Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:19:52 on May 01,2019
vlog "+define+RANDSEED=3" -work __work ALUCtrlMod.v ALUSrc2Mod.v DMemDumpMod.v DMemEnMod.v DMemWriteMod.v EX_MEM_reg.v EX_stage.v ID_EX_reg.v ID_stage.v IF_ID_reg.v IF_stage.v JumpMod.v MEM_Stage.v MEM_WB_reg.v MemToRegMod.v PCImmMod.v PCSrcMod.v RegDstMod.v RegWriteMod.v SESelMod.v WB_stage.v WriteDataSelMod.v alu.v and16.v barrelShifter.v barrelShifter_hier.v barrelShifter_hier_bench.v cache.v cache_controller.v clkrst.v control.v control_hier.v control_hier_bench.v decoder_8_1.v dff.v errMod.v err_ck_16b.v err_ck_3b.v final_memory.v forwarding_unit.v four_bank_mem.v fullAdder_1b.v mem_system.v mem_system_hier.v mem_system_perfbench.v mem_system_randbench.v mem_system_ref.v memc.v memory2c.v memory2c_align.v memv.v mux16_1_16b.v mux2_1.v mux2_1_16b.v mux4_1.v mux4_1_16b.v mux4_1_3b.v mux4_1_4b.v mux4_1_4b_bench.v mux8_1_16b.v nand2.v nand3.v nor2.v nor3.v not1.v or16.v pc_updater.v proc.v proc_hier.v proc_hier_bench.v proc_hier_pbench.v rca_16b.v rca_16b_bench.v rca_4b.v reg16b.v register.v rf.v rf_bench.v rf_bypass.v rf_bypass_hier.v rf_bypass_hier_bench.v rf_hier.v sign_extend_11b.v sign_extend_5b.v sign_extend_8b.v stallmem.v subtract.v xor16.v xor2.v xor3.v zero_extend_5b.v zero_extend_8b.v 
-- Compiling module ALU_Ctrl
-- Compiling module ALUSrc2Mod
-- Compiling module DMemDumpMod
-- Compiling module DMemEnMod
-- Compiling module DMemWriteMod
-- Compiling module EX_MEM_reg
-- Compiling module EX_stage
-- Compiling module ID_EX_reg
-- Compiling module ID_stage
-- Compiling module IF_ID_reg
-- Compiling module IF_stage
-- Compiling module JumpMod
-- Compiling module MEM_stage
-- Compiling module MEM_WB_reg
-- Compiling module MemToRegMod
-- Compiling module PCImmMod
-- Compiling module PCSrcMod
-- Compiling module RegDstMod
-- Compiling module RegWriteMod
-- Compiling module SESelMod
-- Compiling module WB_stage
-- Compiling module WriteDataSelMod
-- Compiling module alu
-- Compiling module and16
-- Compiling module barrelShifter
-- Compiling module barrelShifter_hier
-- Compiling module barrelShifter_hier_bench
-- Compiling module cache
-- Compiling module cache_controller
-- Compiling module clkrst
-- Compiling module control
-- Compiling module control_hier
-- Compiling module control_hier_bench
-- Compiling module decoder_8_1
-- Compiling module dff
-- Compiling module errMod
-- Compiling module err_ck_16b
-- Compiling module err_ck_3b
-- Compiling module final_memory
-- Compiling module forwarding_unit
-- Compiling module four_bank_mem
-- Compiling module fullAdder_1b
-- Compiling module mem_system
-- Compiling module mem_system_hier
-- Compiling module mem_system_perfbench
-- Compiling module mem_system_randbench
-- Compiling module mem_system_ref
-- Compiling module memc
-- Compiling module memory2c
-- Compiling module memory2c_align
-- Compiling module memv
-- Compiling module mux16_1_16b
-- Compiling module mux2_1
-- Compiling module mux2_1_16b
-- Compiling module mux4_1
-- Compiling module mux4_1_16b
-- Compiling module mux4_1_3b
-- Compiling module mux4_1_4b
-- Compiling module mux4_1_4b_bench
-- Compiling module mux8_1_16b
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module or16
-- Compiling module pc_updater
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module rca_16b
-- Compiling module rca_16b_bench
-- Compiling module rca_4b
-- Compiling module reg16b
-- Compiling module register
-- Compiling module rf
-- Compiling module rf_bench
-- Compiling module rf_bypass
-- Compiling module rf_bypass_hier
-- Compiling module rf_bypass_hier_bench
-- Compiling module rf_hier
-- Compiling module sign_extend_11b
-- Compiling module sign_extend_5b
-- Compiling module sign_extend_8b
-- Compiling module stallmem
-- Compiling module subtract
-- Compiling module xor16
-- Compiling module xor2
-- Compiling module xor3
-- Compiling module zero_extend_5b
-- Compiling module zero_extend_8b

Top level modules:
	and16
	barrelShifter_hier_bench
	control_hier_bench
	decoder_8_1
	err_ck_3b
	mem_system_perfbench
	mem_system_randbench
	memory2c
	memory2c_align
	mux4_1_4b_bench
	nand3
	nor3
	or16
	proc_hier_pbench
	rca_16b_bench
	rf_bench
	rf_bypass_hier_bench
	stallmem
	xor16
	xor3
End time: 15:19:52 on May 01,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:19:53 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:19:53 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:add_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/add_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:19:55 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:19:56 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:add_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/add_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:19:57 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:19:58 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:addi_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/addi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:00 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:01 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:addi_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/addi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:02 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:03 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:addi_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/addi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:05 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:05 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:addi_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/addi_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:08 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:08 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:andn_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andn_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:10 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:11 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:andn_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andn_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:13 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:14 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:andn_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andn_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:15 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:16 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:andni_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:18 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:18 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:andni_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:20 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:20 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:andni_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:22 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:23 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:andni_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:24 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:25 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:andni_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/andni_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:27 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:27 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:beqz_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/beqz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:29 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:30 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bltz_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bltz_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:32 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:32 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bltz_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bltz_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:34 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:34 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bltz_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bltz_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:36 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:37 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bltz_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bltz_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:39 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:40 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bnez_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:42 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bnez_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:45 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:46 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bnez_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:47 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:48 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:bnez_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:50 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:50 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bnez_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:52 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:52 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:bnez_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/bnez_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:54 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:55 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:btr_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:56 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:57 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:btr_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:20:59 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:20:59 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:01 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:01 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:04 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:04 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:06 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:07 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:btr_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:08 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:09 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:btr_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:11 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:11 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:13 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:13 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:btr_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/btr_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:15 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:16 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:j_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:18 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:18 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:j_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:20 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:20 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:j_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:22 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:23 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:j_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:25 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:25 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:j_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/j_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:27 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:28 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:30 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:30 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_10.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:32 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:32 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_11.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:34 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:35 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_12.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:38 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:38 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_15.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:40 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:41 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_16.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:43 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:43 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_17.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:45 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:45 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_19.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:47 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:48 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:50 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:50 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_22.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_22.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:52 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:52 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_24.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_24.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:54 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:55 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_25.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_25.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:57 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:21:57 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_26.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_26.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:21:59 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:00 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_27.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:02 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:02 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_28.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:04 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:05 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_29.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:06 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:07 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:09 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:09 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_30.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:11 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:11 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_31.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:13 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:14 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_32.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:16 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:16 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_33.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:18 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:19 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_35.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_35.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:20 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:21 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_36.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:23 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:23 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:25 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:25 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:27 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:28 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:30 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:30 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jal_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:32 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:33 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jal_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jal_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:34 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:35 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:37 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:37 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_11.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:39 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:39 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_12.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:42 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_13.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:45 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:45 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_14.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_14.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:47 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:47 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_15.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_15.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:49 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:50 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_16.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_16.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:51 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:52 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_17.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_17.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:54 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:54 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_18.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_18.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:56 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:57 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_19.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_19.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:22:59 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:22:59 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:01 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:01 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_27.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_27.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:03 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:04 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_28.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_28.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:07 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:07 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_29.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_29.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:09 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:10 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:11 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:12 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_30.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_30.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:14 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:14 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_31.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_31.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:16 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4505 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:17 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_32.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_32.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:19 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:19 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_33.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_33.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:21 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:22 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_34.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_34.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:24 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:24 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_36.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_36.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:26 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:26 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:28 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 6905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:29 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:31 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:32 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:33 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:34 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jalr_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:36 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:36 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:jalr_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jalr_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:38 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5205 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:39 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:jr_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/jr_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:40 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:41 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:lbi_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/lbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:43 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:43 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:lbi_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/lbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:45 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:46 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ld_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ld_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:48 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:48 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ld_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ld_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:50 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:50 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ld_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ld_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:53 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:53 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ld_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ld_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:55 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:57 on May 01,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
BASE:rol_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/rol_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:23:59 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:23:59 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:rol_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/rol_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:01 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 11305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:02 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:roli_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:05 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:05 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:roli_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:07 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:08 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:roli_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:09 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:10 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:roli_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:12 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:12 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:roli_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/roli_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:14 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:15 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ror_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:17 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:17 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ror_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:19 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:20 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ror_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:21 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:22 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ror_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:24 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:24 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:ror_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:26 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:27 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:ror_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/ror_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:28 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:29 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:rori_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/rori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:31 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 11305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:32 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sco_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sco_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:34 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:35 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sco_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sco_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:36 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:37 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sco_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sco_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:39 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:39 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:41 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 27805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:42 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:45 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:45 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:47 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:47 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:49 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:50 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:52 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:52 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:seq_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:54 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:55 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:56 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:24:57 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:24:59 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:00 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:01 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:02 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:seq_9.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/seq_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:04 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:04 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:siic_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/siic_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:06 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:07 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:slbi_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slbi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:09 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:10 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:slbi_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slbi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:12 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:13 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:slbi_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slbi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:15 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:15 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sle_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:17 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 12305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:18 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sle_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:20 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:21 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sle_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:23 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:23 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sle_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:26 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:26 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sle_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:28 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:29 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sle_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:31 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:31 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sle_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sle_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:33 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:33 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sll_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:35 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:36 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sll_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:38 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:38 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sll_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:41 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:41 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sll_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:43 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:44 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sll_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sll_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:46 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:46 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slli_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:48 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:49 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:slli_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:51 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:51 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slli_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:53 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:54 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:slt_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slt_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:56 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:56 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slt_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slt_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:25:59 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:25:59 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slt_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slt_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:02 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:02 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:slt_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/slt_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:04 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:05 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:srli_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/srli_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:07 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:07 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:srli_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/srli_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:09 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:10 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:srli_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/srli_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:12 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:12 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:14 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:15 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_10.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:16 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:17 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:19 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:20 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:22 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:22 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:25 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:25 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:27 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:28 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:30 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:30 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:32 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:32 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:34 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:35 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:st_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:37 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:37 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:st_9.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/st_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:39 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:40 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:stu_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/stu_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:42 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:stu_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/stu_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:44 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:45 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:stu_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/stu_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:47 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:47 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:49 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:50 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sub_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:53 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:53 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:55 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:56 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sub_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:26:58 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:26:58 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:00 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:00 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:02 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:03 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:sub_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:05 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:05 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:sub_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/sub_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:08 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:08 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:subi_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/subi_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:10 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:11 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:subi_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/subi_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:13 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:13 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:subi_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/subi_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:15 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:16 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xor_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:18 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:18 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xor_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:20 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:20 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xor_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:23 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:23 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xor_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:25 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:26 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xor_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:27 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:28 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xor_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:30 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:30 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xor_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xor_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:32 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:33 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_0.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:35 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:35 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_10.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_10.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:37 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:38 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_11.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_11.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:40 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:40 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_12.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_12.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:42 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_13.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_13.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:44 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:45 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_1.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_1.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:47 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:47 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_2.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:49 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:49 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_3.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_3.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:51 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:52 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_4.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_4.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:54 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:54 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_5.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_5.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:56 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:56 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_6.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_6.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:27:58 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:27:59 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_7.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_7.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:28:01 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:28:01 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
BASE:xori_8.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_8.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:28:03 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:28:04 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
BASE:xori_9.asm PATH:/u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2019/handouts/testprograms/public/inst_tests/xori_9.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work 
# Start time: 15:28:06 on May 01,2019
# //  ModelSim DE 10.7c Aug 17 2018Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.IF_stage
# Loading __work.register
# Loading __work.err_ck_16b
# Loading __work.dff
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.cache_controller
# Loading __work.mux2_1_16b
# Loading __work.mux2_1
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.rca_16b
# Loading __work.rca_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.IF_ID_reg
# Loading __work.ID_stage
# Loading __work.control
# Loading __work.errMod
# Loading __work.RegDstMod
# Loading __work.SESelMod
# Loading __work.RegWriteMod
# Loading __work.DMemWriteMod
# Loading __work.DMemEnMod
# Loading __work.ALUSrc2Mod
# Loading __work.PCSrcMod
# Loading __work.PCImmMod
# Loading __work.MemToRegMod
# Loading __work.DMemDumpMod
# Loading __work.JumpMod
# Loading __work.WriteDataSelMod
# Loading __work.ALU_Ctrl
# Loading __work.rf_bypass
# Loading __work.rf
# Loading __work.reg16b
# Loading __work.mux4_1_3b
# Loading __work.mux4_1
# Loading __work.zero_extend_5b
# Loading __work.zero_extend_8b
# Loading __work.sign_extend_5b
# Loading __work.sign_extend_8b
# Loading __work.sign_extend_11b
# Loading __work.mux8_1_16b
# Loading __work.mux4_1_16b
# Loading __work.ID_EX_reg
# Loading __work.EX_stage
# Loading __work.alu
# Loading __work.subtract
# Loading __work.barrelShifter
# Loading __work.mux16_1_16b
# Loading __work.EX_MEM_reg
# Loading __work.MEM_stage
# Loading __work.pc_updater
# Loading __work.MEM_WB_reg
# Loading __work.WB_stage
# Loading __work.forwarding_unit
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:28:06 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
