<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p35" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_35{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_35{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_35{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_35{left:190px;bottom:998px;}
#t5_35{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t6_35{left:690px;bottom:998px;letter-spacing:-0.12px;}
#t7_35{left:190px;bottom:973px;}
#t8_35{left:425px;bottom:973px;letter-spacing:-0.12px;}
#t9_35{left:690px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_35{left:190px;bottom:949px;}
#tb_35{left:425px;bottom:949px;letter-spacing:-0.12px;}
#tc_35{left:690px;bottom:949px;letter-spacing:-0.11px;}
#td_35{left:190px;bottom:924px;}
#te_35{left:425px;bottom:924px;letter-spacing:-0.12px;}
#tf_35{left:690px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_35{left:190px;bottom:900px;}
#th_35{left:425px;bottom:900px;letter-spacing:-0.12px;}
#ti_35{left:690px;bottom:900px;letter-spacing:-0.11px;}
#tj_35{left:190px;bottom:875px;letter-spacing:-0.17px;}
#tk_35{left:425px;bottom:875px;letter-spacing:-0.12px;}
#tl_35{left:690px;bottom:875px;letter-spacing:-0.12px;}
#tm_35{left:190px;bottom:851px;letter-spacing:-0.17px;}
#tn_35{left:425px;bottom:851px;letter-spacing:-0.12px;}
#to_35{left:690px;bottom:851px;letter-spacing:-0.12px;}
#tp_35{left:190px;bottom:826px;letter-spacing:-0.21px;}
#tq_35{left:425px;bottom:826px;letter-spacing:-0.11px;}
#tr_35{left:690px;bottom:826px;letter-spacing:-0.11px;}
#ts_35{left:190px;bottom:802px;letter-spacing:-0.21px;}
#tt_35{left:425px;bottom:802px;letter-spacing:-0.12px;}
#tu_35{left:690px;bottom:802px;letter-spacing:-0.11px;}
#tv_35{left:190px;bottom:778px;letter-spacing:-0.21px;}
#tw_35{left:425px;bottom:778px;letter-spacing:-0.12px;}
#tx_35{left:690px;bottom:778px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ty_35{left:190px;bottom:753px;letter-spacing:-0.21px;}
#tz_35{left:425px;bottom:753px;letter-spacing:-0.12px;}
#t10_35{left:690px;bottom:753px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t11_35{left:190px;bottom:729px;letter-spacing:-0.13px;}
#t12_35{left:425px;bottom:729px;letter-spacing:-0.11px;}
#t13_35{left:690px;bottom:729px;letter-spacing:-0.12px;}
#t14_35{left:190px;bottom:704px;letter-spacing:-0.14px;}
#t15_35{left:425px;bottom:704px;letter-spacing:-0.14px;}
#t16_35{left:190px;bottom:680px;letter-spacing:-0.13px;}
#t17_35{left:425px;bottom:680px;letter-spacing:-0.12px;}
#t18_35{left:690px;bottom:680px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_35{left:190px;bottom:655px;letter-spacing:-0.21px;}
#t1a_35{left:425px;bottom:655px;letter-spacing:-0.11px;}
#t1b_35{left:690px;bottom:655px;letter-spacing:-0.12px;}
#t1c_35{left:190px;bottom:631px;letter-spacing:-0.14px;}
#t1d_35{left:425px;bottom:631px;letter-spacing:-0.14px;}
#t1e_35{left:79px;bottom:606px;letter-spacing:-0.14px;}
#t1f_35{left:141px;bottom:606px;letter-spacing:-0.18px;}
#t1g_35{left:190px;bottom:606px;letter-spacing:-0.14px;}
#t1h_35{left:425px;bottom:606px;letter-spacing:-0.11px;}
#t1i_35{left:425px;bottom:585px;letter-spacing:-0.11px;}
#t1j_35{left:425px;bottom:568px;letter-spacing:-0.12px;}
#t1k_35{left:190px;bottom:544px;}
#t1l_35{left:425px;bottom:544px;letter-spacing:-0.11px;}
#t1m_35{left:425px;bottom:522px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1n_35{left:425px;bottom:506px;letter-spacing:-0.13px;word-spacing:-0.08px;}
#t1o_35{left:425px;bottom:489px;letter-spacing:-0.11px;}
#t1p_35{left:690px;bottom:544px;letter-spacing:-0.14px;}
#t1q_35{left:190px;bottom:464px;letter-spacing:-0.11px;}
#t1r_35{left:425px;bottom:464px;letter-spacing:-0.14px;}
#t1s_35{left:190px;bottom:440px;}
#t1t_35{left:425px;bottom:440px;letter-spacing:-0.11px;}
#t1u_35{left:425px;bottom:423px;letter-spacing:-0.11px;}
#t1v_35{left:425px;bottom:402px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1w_35{left:458px;bottom:402px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_35{left:458px;bottom:385px;letter-spacing:-0.11px;}
#t1y_35{left:458px;bottom:368px;letter-spacing:-0.11px;}
#t1z_35{left:458px;bottom:351px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t20_35{left:458px;bottom:334px;letter-spacing:-0.12px;}
#t21_35{left:458px;bottom:318px;letter-spacing:-0.12px;}
#t22_35{left:425px;bottom:298px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t23_35{left:458px;bottom:298px;letter-spacing:-0.11px;}
#t24_35{left:425px;bottom:278px;letter-spacing:-0.11px;}
#t25_35{left:425px;bottom:261px;letter-spacing:-0.11px;}
#t26_35{left:425px;bottom:244px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_35{left:425px;bottom:228px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t28_35{left:425px;bottom:206px;letter-spacing:-0.1px;}
#t29_35{left:425px;bottom:189px;letter-spacing:-0.12px;}
#t2a_35{left:425px;bottom:173px;letter-spacing:-0.1px;}
#t2b_35{left:690px;bottom:440px;letter-spacing:-0.14px;}
#t2c_35{left:190px;bottom:148px;letter-spacing:-0.11px;}
#t2d_35{left:425px;bottom:148px;letter-spacing:-0.14px;}
#t2e_35{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2f_35{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2g_35{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2h_35{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2i_35{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2j_35{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2k_35{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2l_35{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2m_35{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2n_35{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_35{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_35{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_35{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_35{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_35{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts35" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg35Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg35" style="-webkit-user-select: none;"><object width="935" height="1210" data="35/35.svg" type="image/svg+xml" id="pdf35" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_35" class="t s1_35">Vol. 4 </span><span id="t2_35" class="t s1_35">2-19 </span>
<span id="t3_35" class="t s2_35">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_35" class="t s3_35">5 </span><span id="t5_35" class="t s3_35">Critical Temperature Status log (R/WC0) </span><span id="t6_35" class="t s3_35">If CPUID.01H:EDX[22] = 1 </span>
<span id="t7_35" class="t s3_35">6 </span><span id="t8_35" class="t s3_35">Thermal Threshold #1 Status (R/O) </span><span id="t9_35" class="t s3_35">If CPUID.01H:ECX[8] = 1 </span>
<span id="ta_35" class="t s3_35">7 </span><span id="tb_35" class="t s3_35">Thermal Threshold #1 log (R/WC0) </span><span id="tc_35" class="t s3_35">If CPUID.01H:ECX[8] = 1 </span>
<span id="td_35" class="t s3_35">8 </span><span id="te_35" class="t s3_35">Thermal Threshold #2 Status (R/O) </span><span id="tf_35" class="t s3_35">If CPUID.01H:ECX[8] = 1 </span>
<span id="tg_35" class="t s3_35">9 </span><span id="th_35" class="t s3_35">Thermal Threshold #2 log (R/WC0) </span><span id="ti_35" class="t s3_35">If CPUID.01H:ECX[8] = 1 </span>
<span id="tj_35" class="t s3_35">10 </span><span id="tk_35" class="t s3_35">Power Limitation Status (R/O) </span><span id="tl_35" class="t s3_35">If CPUID.06H:EAX[4] = 1 </span>
<span id="tm_35" class="t s3_35">11 </span><span id="tn_35" class="t s3_35">Power Limitation log (R/WC0) </span><span id="to_35" class="t s3_35">If CPUID.06H:EAX[4] = 1 </span>
<span id="tp_35" class="t s3_35">12 </span><span id="tq_35" class="t s3_35">Current Limit Status (R/O) </span><span id="tr_35" class="t s3_35">If CPUID.06H:EAX[7] = 1 </span>
<span id="ts_35" class="t s3_35">13 </span><span id="tt_35" class="t s3_35">Current Limit log (R/WC0) </span><span id="tu_35" class="t s3_35">If CPUID.06H:EAX[7] = 1 </span>
<span id="tv_35" class="t s3_35">14 </span><span id="tw_35" class="t s3_35">Cross Domain Limit Status (R/O) </span><span id="tx_35" class="t s3_35">If CPUID.06H:EAX[7] = 1 </span>
<span id="ty_35" class="t s3_35">15 </span><span id="tz_35" class="t s3_35">Cross Domain Limit log (R/WC0) </span><span id="t10_35" class="t s3_35">If CPUID.06H:EAX[7] = 1 </span>
<span id="t11_35" class="t s3_35">22:16 </span><span id="t12_35" class="t s3_35">Digital Readout (R/O) </span><span id="t13_35" class="t s3_35">If CPUID.06H:EAX[0] = 1 </span>
<span id="t14_35" class="t s3_35">26:23 </span><span id="t15_35" class="t s3_35">Reserved </span>
<span id="t16_35" class="t s3_35">30:27 </span><span id="t17_35" class="t s3_35">Resolution in Degrees Celsius (R/O) </span><span id="t18_35" class="t s3_35">If CPUID.06H:EAX[0] = 1 </span>
<span id="t19_35" class="t s3_35">31 </span><span id="t1a_35" class="t s3_35">Reading Valid (R/O) </span><span id="t1b_35" class="t s3_35">If CPUID.06H:EAX[0] = 1 </span>
<span id="t1c_35" class="t s3_35">63:32 </span><span id="t1d_35" class="t s3_35">Reserved </span>
<span id="t1e_35" class="t s3_35">1A0H </span><span id="t1f_35" class="t s3_35">416 </span><span id="t1g_35" class="t s3_35">IA32_MISC_ENABLE </span><span id="t1h_35" class="t s3_35">Enable Misc. Processor Features (R/W) </span>
<span id="t1i_35" class="t s3_35">Allows a variety of processor functions to </span>
<span id="t1j_35" class="t s3_35">be enabled and disabled. </span>
<span id="t1k_35" class="t s3_35">0 </span><span id="t1l_35" class="t s3_35">Fast-Strings Enable </span>
<span id="t1m_35" class="t s3_35">When set, the fast-strings feature (for REP </span>
<span id="t1n_35" class="t s3_35">MOVS and REP STORS) is enabled (default). </span>
<span id="t1o_35" class="t s3_35">When clear, fast-strings are disabled. </span>
<span id="t1p_35" class="t s3_35">0F_0H </span>
<span id="t1q_35" class="t s3_35">2:1 </span><span id="t1r_35" class="t s3_35">Reserved </span>
<span id="t1s_35" class="t s3_35">3 </span><span id="t1t_35" class="t s3_35">Automatic Thermal Control Circuit Enable </span>
<span id="t1u_35" class="t s3_35">(R/W) </span>
<span id="t1v_35" class="t s3_35">1 = </span><span id="t1w_35" class="t s3_35">Setting this bit enables the thermal </span>
<span id="t1x_35" class="t s3_35">control circuit (TCC) portion of the </span>
<span id="t1y_35" class="t s3_35">Intel Thermal Monitor feature. This </span>
<span id="t1z_35" class="t s3_35">allows the processor to automatically </span>
<span id="t20_35" class="t s3_35">reduce power consumption in </span>
<span id="t21_35" class="t s3_35">response to TCC activation. </span>
<span id="t22_35" class="t s3_35">0 = </span><span id="t23_35" class="t s3_35">Disabled. </span>
<span id="t24_35" class="t s3_35">Note: In some products clearing this bit </span>
<span id="t25_35" class="t s3_35">might be ignored in critical thermal </span>
<span id="t26_35" class="t s3_35">conditions, and TM1, TM2, and adaptive </span>
<span id="t27_35" class="t s3_35">thermal throttling will still be activated. </span>
<span id="t28_35" class="t s3_35">The default value of this field varies with </span>
<span id="t29_35" class="t s3_35">product. See respective tables where </span>
<span id="t2a_35" class="t s3_35">default value is listed. </span>
<span id="t2b_35" class="t s3_35">0F_0H </span>
<span id="t2c_35" class="t s3_35">6:4 </span><span id="t2d_35" class="t s3_35">Reserved </span>
<span id="t2e_35" class="t s4_35">Table 2-2. </span><span id="t2f_35" class="t s4_35">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2g_35" class="t s5_35">Register </span>
<span id="t2h_35" class="t s5_35">Address </span>
<span id="t2i_35" class="t s5_35">Architectural MSR Name / Bit Fields </span>
<span id="t2j_35" class="t s5_35">(Former MSR Name) </span><span id="t2k_35" class="t s5_35">MSR/Bit Description </span><span id="t2l_35" class="t s5_35">Comment </span>
<span id="t2m_35" class="t s5_35">Hex </span><span id="t2n_35" class="t s5_35">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
