{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162.v@90:100@HdlIdDef", "    \n    \n    // internal clocks and resets\n    \n    wire              dac_rst;\n    wire              up_clk;\n    wire              up_rstn;\n    \n    // internal signals\n    \n    wire    [255:0]   dac_data_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9144/axi_ad9144.v@93:103", "\n\n  // internal clocks and resets\n\n  wire                                    dac_rst;\n  wire                                    up_clk;\n  wire                                    up_rstn;\n\n  // internal signals\n\n  wire    [255:0]                         tx_data_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@103:113", "\n\n  // internal clocks and resets\n\n  wire            dac_rst;\n  wire            mmcm_rst;\n  wire            up_clk;\n  wire            up_rstn;\n\n  // internal signals\n\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@102:112", "  input       [ 2:0]      s_axi_arprot);\n\n\n  // internal clocks and resets\n\n  wire            dac_rst;\n  wire            mmcm_rst;\n  wire            up_clk;\n  wire            up_rstn;\n\n  // internal signals\n"], ["hdl/library/axi_ad9144/axi_ad9144.v@94:104", "\n  // internal clocks and resets\n\n  wire                                    dac_rst;\n  wire                                    up_clk;\n  wire                                    up_rstn;\n\n  // internal signals\n\n  wire    [255:0]                         tx_data_s;\n  wire    [ 15:0]                         dac_data_0_0_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@90:100", "\n\n  // internal clocks and resets\n\n  wire              dac_rst;\n  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n  wire    [ 15:0]   dac_data_00_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@91:101", "    \n    // internal clocks and resets\n    \n    wire              dac_rst;\n    wire              up_clk;\n    wire              up_rstn;\n    \n    // internal signals\n    \n    wire    [255:0]   dac_data_s;\n    wire              up_wreq_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152.v@86:96", "\n\n  // internal clocks and resets\n\n  wire              dac_rst;\n  wire              up_clk;\n  wire              up_rstn;\n\n  // internal signals\n\n  wire    [ 15:0]   dac_data_0_0_s;\n"], ["hdl/library/axi_mc_speed/axi_mc_speed.v@80:90", "\n//------------------------------------------------------------------------------\n//----------- Wires Declarations -----------------------------------------------\n//------------------------------------------------------------------------------\n// internal clocks & resets\nwire            adc_rst;\nwire            up_rstn;\nwire            up_clk;\n\n// internal signals\nwire    [31:0]  speed_data_s;\n"]], "Diff Content": {"Delete": [[95, "    wire              up_clk;\n"]], "Add": []}}