Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:54:02 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : system
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 data_mem/staller/T_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            data_mem/staller/T_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.146ns (48.569%)  route 0.155ns (51.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.630     2.023    data_mem/staller/clk_IBUF_BUFG
    SLICE_X14Y121                                                     r  data_mem/staller/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_fdre_C_Q)         0.118     2.141 f  data_mem/staller/T_reg/Q
                         net (fo=4, estimated)        0.155     2.295    data_mem/staller/T
    SLICE_X14Y121                                                     f  data_mem/staller/T_i_1__0/I1
    SLICE_X14Y121        LUT3 (Prop_lut3_I1_O)        0.028     2.323 r  data_mem/staller/T_i_1__0/O
                         net (fo=1, routed)           0.000     2.323    data_mem/staller/n_0_T_i_1__0
    SLICE_X14Y121        FDRE                                         r  data_mem/staller/T_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.850     2.477    data_mem/staller/clk_IBUF_BUFG
    SLICE_X14Y121                                                     r  data_mem/staller/T_reg/C
                         clock pessimism             -0.443     2.035    
    SLICE_X14Y121        FDRE (Hold_fdre_C_D)         0.087     2.122    data_mem/staller/T_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ctrl_mux6to1_ifetch_load_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mux6to1_ifetch_load_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.248%)  route 0.149ns (53.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.629     2.022    clk_IBUF_BUFG
    SLICE_X13Y122                                                     r  ctrl_mux6to1_ifetch_load_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.100     2.122 r  ctrl_mux6to1_ifetch_load_sel_reg[1]/Q
                         net (fo=4, estimated)        0.149     2.270    pipereg11/I10
    SLICE_X13Y122                                                     r  pipereg11/ctrl_mux6to1_ifetch_load_sel[1]_i_1/I5
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.028     2.298 r  pipereg11/ctrl_mux6to1_ifetch_load_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     2.298    n_16_pipereg11
    SLICE_X13Y122        FDRE                                         r  ctrl_mux6to1_ifetch_load_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.849     2.476    clk_IBUF_BUFG
    SLICE_X13Y122                                                     r  ctrl_mux6to1_ifetch_load_sel_reg[1]/C
                         clock pessimism             -0.443     2.034    
    SLICE_X13Y122        FDRE (Hold_fdre_C_D)         0.061     2.095    ctrl_mux6to1_ifetch_load_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_mux3to1_zeroer4_d_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.826%)  route 0.159ns (52.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.634     2.027    clk_IBUF_BUFG
    SLICE_X12Y117                                                     r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.118     2.145 r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/Q
                         net (fo=6, estimated)        0.159     2.304    ifetch/imem_replace/I11
    SLICE_X12Y117                                                     r  ifetch/imem_replace/ctrl_mux3to1_zeroer4_d_sel[1]_i_1/I5
    SLICE_X12Y117        LUT6 (Prop_lut6_I5_O)        0.028     2.332 r  ifetch/imem_replace/ctrl_mux3to1_zeroer4_d_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     2.332    n_127_ifetch
    SLICE_X12Y117        FDRE                                         r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.854     2.481    clk_IBUF_BUFG
    SLICE_X12Y117                                                     r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
                         clock pessimism             -0.443     2.039    
    SLICE_X12Y117        FDRE (Hold_fdre_C_D)         0.087     2.126    ctrl_mux3to1_zeroer4_d_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ctrl_addersub_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            ctrl_addersub_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.199%)  route 0.155ns (54.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.627     2.020    clk_IBUF_BUFG
    SLICE_X21Y122                                                     r  ctrl_addersub_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y122        FDRE (Prop_fdre_C_Q)         0.100     2.120 r  ctrl_addersub_op_reg[0]/Q
                         net (fo=4, estimated)        0.155     2.275    pipereg11/I23
    SLICE_X21Y122                                                     r  pipereg11/ctrl_addersub_op[0]_i_1/I5
    SLICE_X21Y122        LUT6 (Prop_lut6_I5_O)        0.028     2.303 r  pipereg11/ctrl_addersub_op[0]_i_1/O
                         net (fo=1, routed)           0.000     2.303    n_28_pipereg11
    SLICE_X21Y122        FDRE                                         r  ctrl_addersub_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.848     2.475    clk_IBUF_BUFG
    SLICE_X21Y122                                                     r  ctrl_addersub_op_reg[0]/C
                         clock pessimism             -0.444     2.032    
    SLICE_X21Y122        FDRE (Hold_fdre_C_D)         0.060     2.092    ctrl_addersub_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ctrl_hi_reg_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hi_reg/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.605%)  route 0.181ns (64.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.630     2.023    clk_IBUF_BUFG
    SLICE_X15Y121                                                     r  ctrl_hi_reg_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.100     2.123 r  ctrl_hi_reg_en_reg/Q
                         net (fo=17, estimated)       0.181     2.304    hi_reg/E[0]
    SLICE_X16Y120        FDRE                                         r  hi_reg/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.851     2.478    hi_reg/clk_IBUF_BUFG
    SLICE_X16Y120                                                     r  hi_reg/q_reg[0]/C
                         clock pessimism             -0.423     2.056    
    SLICE_X16Y120        FDRE (Hold_fdre_C_CE)        0.030     2.086    hi_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ctrl_hi_reg_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            lo_reg/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.605%)  route 0.181ns (64.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.630     2.023    clk_IBUF_BUFG
    SLICE_X15Y121                                                     r  ctrl_hi_reg_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.100     2.123 r  ctrl_hi_reg_en_reg/Q
                         net (fo=17, estimated)       0.181     2.304    lo_reg/E[0]
    SLICE_X16Y120        FDRE                                         r  lo_reg/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.851     2.478    lo_reg/clk_IBUF_BUFG
    SLICE_X16Y120                                                     r  lo_reg/q_reg[0]/C
                         clock pessimism             -0.423     2.056    
    SLICE_X16Y120        FDRE (Hold_fdre_C_CE)        0.030     2.086    lo_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg5/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.335%)  route 0.150ns (50.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.634     2.027    clk_IBUF_BUFG
    SLICE_X12Y117                                                     r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.118     2.145 r  ctrl_mux3to1_zeroer4_d_sel_reg[1]/Q
                         net (fo=6, estimated)        0.150     2.295    ifetch/imem_replace/I11
    SLICE_X13Y119                                                     r  ifetch/imem_replace/q[2]_i_1/I2
    SLICE_X13Y119        LUT4 (Prop_lut4_I2_O)        0.028     2.323 r  ifetch/imem_replace/q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.323    pipereg5/D[2]
    SLICE_X13Y119        FDRE                                         r  pipereg5/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.852     2.479    pipereg5/clk_IBUF_BUFG
    SLICE_X13Y119                                                     r  pipereg5/q_reg[2]/C
                         clock pessimism             -0.443     2.037    
    SLICE_X13Y119        FDRE (Hold_fdre_C_D)         0.060     2.097    pipereg5/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mem_reg_i_123/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mem_reg_i_149/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.566%)  route 0.153ns (56.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.632     2.025    clk_IBUF_BUFG
    SLICE_X22Y132                                                     r  mem_reg_i_123/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDRE (Prop_fdre_C_Q)         0.118     2.143 r  mem_reg_i_123/Q
                         net (fo=64, estimated)       0.153     2.296    n_0_mem_reg_i_123
    SLICE_X22Y131        FDRE                                         r  mem_reg_i_149/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.851     2.478    clk_IBUF_BUFG
    SLICE_X22Y131                                                     r  mem_reg_i_149/C
                         clock pessimism             -0.443     2.036    
    SLICE_X22Y131        FDRE (Hold_fdre_C_CE)        0.030     2.066    mem_reg_i_149
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_zeroer4_d_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pipereg5/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.146ns (44.351%)  route 0.183ns (55.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.634     2.027    clk_IBUF_BUFG
    SLICE_X12Y117                                                     r  ctrl_mux3to1_zeroer4_d_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.118     2.145 r  ctrl_mux3to1_zeroer4_d_sel_reg[0]/Q
                         net (fo=6, estimated)        0.183     2.328    ifetch/imem_replace/I12
    SLICE_X12Y119                                                     r  ifetch/imem_replace/q[4]_i_1/I3
    SLICE_X12Y119        LUT4 (Prop_lut4_I3_O)        0.028     2.356 r  ifetch/imem_replace/q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.356    pipereg5/D[4]
    SLICE_X12Y119        FDRE                                         r  pipereg5/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.852     2.479    pipereg5/clk_IBUF_BUFG
    SLICE_X12Y119                                                     r  pipereg5/q_reg[4]/C
                         clock pessimism             -0.443     2.037    
    SLICE_X12Y119        FDRE (Hold_fdre_C_D)         0.087     2.124    pipereg5/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ctrl_hi_reg_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            hi_reg/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.130%)  route 0.177ns (63.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.223     1.367    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.393 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.630     2.023    clk_IBUF_BUFG
    SLICE_X15Y121                                                     r  ctrl_hi_reg_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.100     2.123 r  ctrl_hi_reg_en_reg/Q
                         net (fo=17, estimated)       0.177     2.299    hi_reg/E[0]
    SLICE_X14Y122        FDRE                                         r  hi_reg/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.288     1.597    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=341, estimated)      0.849     2.476    hi_reg/clk_IBUF_BUFG
    SLICE_X14Y122                                                     r  hi_reg/q_reg[2]/C
                         clock pessimism             -0.443     2.034    
    SLICE_X14Y122        FDRE (Hold_fdre_C_CE)        0.030     2.064    hi_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.236    




