#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555f5d9b0590 .scope module, "user_project_wrapper_tb" "user_project_wrapper_tb" 2 3;
 .timescale -9 -12;
v0x555f5d9ace90_0 .var "io_in", 39 0;
L_0x7fa164a9f060 .functor BUFT 1, C4<00000000000000000000000000000000000000zz>, C4<0>, C4<0>, C4<0>;
v0x555f5d9e4330_0 .net "io_oeb", 39 0, L_0x7fa164a9f060;  1 drivers
L_0x7fa164a9f018 .functor BUFT 1, C4<00000000000000000000000000000000000000zz>, C4<0>, C4<0>, C4<0>;
v0x555f5d9e4410_0 .net "io_out", 39 0, L_0x7fa164a9f018;  1 drivers
v0x555f5d9e44d0_0 .var "la_data_in", 127 0;
o0x7fa164ae8228 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555f5d9e45c0_0 .net "la_data_out", 127 0, o0x7fa164ae8228;  0 drivers
v0x555f5d9e4660_0 .var "la_oenb", 127 0;
v0x555f5d9e4730_0 .var "user_clock2", 0 0;
o0x7fa164ae82b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x555f5d9e4800_0 .net "user_irq", 2 0, o0x7fa164ae82b8;  0 drivers
v0x555f5d9e48d0_0 .var "wb_clk_i", 0 0;
v0x555f5d9e49a0_0 .var "wb_rst_i", 0 0;
v0x555f5d9e4a70_0 .net "wbs_ack_o", 0 0, v0x555f5d9e3950_0;  1 drivers
v0x555f5d9e4b40_0 .var "wbs_adr_i", 31 0;
v0x555f5d9e4c10_0 .var "wbs_cyc_i", 0 0;
v0x555f5d9e4ce0_0 .var "wbs_dat_i", 31 0;
v0x555f5d9e4db0_0 .net "wbs_dat_o", 31 0, v0x555f5d9e3c90_0;  1 drivers
v0x555f5d9e4e80_0 .var "wbs_sel_i", 3 0;
v0x555f5d9e4f50_0 .var "wbs_stb_i", 0 0;
v0x555f5d9e5020_0 .var "wbs_we_i", 0 0;
L_0x555f5d9e50f0 .part v0x555f5d9ace90_0, 0, 2;
S_0x555f5d9b9300 .scope module, "uut" "user_project_wrapper" 2 29, 3 36 0, S_0x555f5d9b0590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
    .port_info 10 /INPUT 128 "la_data_in";
    .port_info 11 /OUTPUT 128 "la_data_out";
    .port_info 12 /INPUT 128 "la_oenb";
    .port_info 13 /INPUT 2 "io_in";
    .port_info 14 /OUTPUT 2 "io_out";
    .port_info 15 /OUTPUT 2 "io_oeb";
    .port_info 16 /INOUT 11 "analog_io";
    .port_info 17 /INPUT 1 "user_clock2";
    .port_info 18 /OUTPUT 3 "user_irq";
P_0x555f5d9b94e0 .param/l "BITS" 0 3 37, +C4<00000000000000000000000000100000>;
v0x555f5d9ac520_0 .var "adder_input_a", 31 0;
v0x555f5d9e2e90_0 .var "adder_input_b", 31 0;
v0x555f5d9e2f30_0 .net "adder_output", 31 0, v0x555f5d9ac660_0;  1 drivers
o0x7fa164ae8138 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x555f5d9e3000_0 .net "analog_io", -10 0, o0x7fa164ae8138;  0 drivers
v0x555f5d9e30a0_0 .net "io_in", -1 0, L_0x555f5d9e50f0;  1 drivers
o0x7fa164ae8198 .functor BUFZ 2, C4<zz>; HiZ drive
v0x555f5d9e31d0_0 .net "io_oeb", -1 0, o0x7fa164ae8198;  0 drivers
o0x7fa164ae81c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x555f5d9e32b0_0 .net "io_out", -1 0, o0x7fa164ae81c8;  0 drivers
v0x555f5d9e3390_0 .net "la_data_in", 127 0, v0x555f5d9e44d0_0;  1 drivers
v0x555f5d9e3470_0 .net "la_data_out", 127 0, o0x7fa164ae8228;  alias, 0 drivers
v0x555f5d9e3550_0 .net "la_oenb", 127 0, v0x555f5d9e4660_0;  1 drivers
v0x555f5d9e3630_0 .net "user_clock2", 0 0, v0x555f5d9e4730_0;  1 drivers
v0x555f5d9e36f0_0 .net "user_irq", 2 0, o0x7fa164ae82b8;  alias, 0 drivers
v0x555f5d9e37d0_0 .net "wb_clk_i", 0 0, v0x555f5d9e48d0_0;  1 drivers
v0x555f5d9e3890_0 .net "wb_rst_i", 0 0, v0x555f5d9e49a0_0;  1 drivers
v0x555f5d9e3950_0 .var "wbs_ack_o", 0 0;
v0x555f5d9e3a10_0 .net "wbs_adr_i", 31 0, v0x555f5d9e4b40_0;  1 drivers
v0x555f5d9e3af0_0 .net "wbs_cyc_i", 0 0, v0x555f5d9e4c10_0;  1 drivers
v0x555f5d9e3bb0_0 .net "wbs_dat_i", 31 0, v0x555f5d9e4ce0_0;  1 drivers
v0x555f5d9e3c90_0 .var "wbs_dat_o", 31 0;
v0x555f5d9e3d70_0 .net "wbs_sel_i", 3 0, v0x555f5d9e4e80_0;  1 drivers
v0x555f5d9e3e50_0 .net "wbs_stb_i", 0 0, v0x555f5d9e4f50_0;  1 drivers
v0x555f5d9e3f10_0 .net "wbs_we_i", 0 0, v0x555f5d9e5020_0;  1 drivers
E_0x555f5d980870 .event posedge, v0x555f5d9e37d0_0;
E_0x555f5d9b8dc0 .event posedge, v0x555f5d9e3890_0, v0x555f5d9e37d0_0;
S_0x555f5d9c1ec0 .scope module, "adder_instance" "simple_adder" 3 82, 3 19 0, S_0x555f5d9b9300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x555f5d9acf30_0 .net "a", 31 0, v0x555f5d9ac520_0;  1 drivers
v0x555f5d9ac5c0_0 .net "b", 31 0, v0x555f5d9e2e90_0;  1 drivers
v0x555f5d9ac660_0 .var "sum", 31 0;
E_0x555f5d9a39b0 .event edge, v0x555f5d9acf30_0, v0x555f5d9ac5c0_0;
    .scope S_0x555f5d9c1ec0;
T_0 ;
    %wait E_0x555f5d9a39b0;
    %load/vec4 v0x555f5d9acf30_0;
    %load/vec4 v0x555f5d9ac5c0_0;
    %add;
    %store/vec4 v0x555f5d9ac660_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555f5d9b9300;
T_1 ;
    %wait E_0x555f5d9b8dc0;
    %load/vec4 v0x555f5d9e3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555f5d9ac520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555f5d9e2e90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555f5d9e3af0_0;
    %load/vec4 v0x555f5d9e3e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555f5d9e3a10_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x555f5d9e3f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x555f5d9e3bb0_0;
    %assign/vec4 v0x555f5d9ac520_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x555f5d9e3f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x555f5d9e3bb0_0;
    %assign/vec4 v0x555f5d9e2e90_0, 0;
T_1.10 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x555f5d9e3f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x555f5d9e2f30_0;
    %assign/vec4 v0x555f5d9e3c90_0, 0;
T_1.12 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555f5d9b9300;
T_2 ;
    %wait E_0x555f5d980870;
    %load/vec4 v0x555f5d9e3af0_0;
    %load/vec4 v0x555f5d9e3e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555f5d9e3950_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f5d9e3950_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555f5d9b0590;
T_3 ;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x555f5d9e44d0_0, 0, 128;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x555f5d9e4660_0, 0, 128;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x555f5d9ace90_0, 0, 40;
    %end;
    .thread T_3;
    .scope S_0x555f5d9b0590;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x555f5d9e48d0_0;
    %inv;
    %store/vec4 v0x555f5d9e48d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555f5d9b0590;
T_5 ;
    %vpi_call 2 57 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555f5d9b0590 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f5d9e48d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e49a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f5d9e4f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f5d9e4c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f5d9e5020_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555f5d9e4e80_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f5d9e4ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f5d9e4b40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f5d9e4730_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f5d9e49a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f5d9e4b40_0, 0, 32;
    %pushi/vec4 165, 0, 32;
    %store/vec4 v0x555f5d9e4ce0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e4c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e5020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555f5d9e4b40_0, 0, 32;
    %pushi/vec4 90, 0, 32;
    %store/vec4 v0x555f5d9e4ce0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e4c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e5020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x555f5d9e4b40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e4f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f5d9e4c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f5d9e5020_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x555f5d9e4a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 98 "$display", "Read Sum: %h", v0x555f5d9e4db0_0 {0 0 0};
T_5.0 ;
    %vpi_call 2 102 "$dumpoff" {0 0 0};
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "verilog/rtl/addertest.v";
    "verilog/rtl/user_project_wrapper.v";
