{"vcs1":{"timestamp_begin":1747827528.016069419, "rt":9.07, "ut":9.28, "st":0.57}}
{"vcselab":{"timestamp_begin":1747827537.169019053, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747827537.608784801, "rt":0.39, "ut":0.19, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747827527.218461614}
{"VCS_COMP_START_TIME": 1747827527.218461614}
{"VCS_COMP_END_TIME": 1747827538.129703291}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488656}}
{"vcselab": {"peak_mem": 183892}}
