// Seed: 3380936079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  assign module_1._id_2 = 0;
  output wire id_2;
  inout wire id_1;
  uwire id_8 = id_1, id_9 = id_9 - -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd6,
    parameter id_4 = 32'd38
) (
    output uwire id_0 [id_2 : 1],
    output wand  id_1,
    input  wor   _id_2,
    output tri1  id_3,
    input  tri0  _id_4,
    output wand  id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    input  wire  id_8,
    output wor   id_9
);
  wire id_11;
  logic [7:0][id_4 : 1] id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_11,
      id_12,
      id_11
  );
endmodule
