/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [15:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [9:0] celloutsig_0_51z;
  reg [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[94] ? in_data[52] : in_data[11];
  assign celloutsig_0_30z = celloutsig_0_8z[12] ? celloutsig_0_21z : celloutsig_0_25z;
  assign celloutsig_0_33z = celloutsig_0_28z ? celloutsig_0_2z : celloutsig_0_6z;
  assign celloutsig_0_39z = celloutsig_0_30z ? celloutsig_0_32z[1] : in_data[81];
  assign celloutsig_0_43z = celloutsig_0_0z ? celloutsig_0_33z : celloutsig_0_27z;
  assign celloutsig_0_13z = celloutsig_0_9z[3] ? celloutsig_0_4z : celloutsig_0_3z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[99]) & (in_data[185] | in_data[118]));
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_5z[4] | celloutsig_0_2z));
  assign celloutsig_0_10z = ~((celloutsig_0_9z[3] | celloutsig_0_6z) & (celloutsig_0_6z | celloutsig_0_3z));
  assign celloutsig_0_17z = ~((celloutsig_0_5z[4] | celloutsig_0_11z) & (celloutsig_0_11z | celloutsig_0_0z));
  assign celloutsig_0_22z = ~((celloutsig_0_18z | celloutsig_0_14z[5]) & (celloutsig_0_6z | celloutsig_0_15z[1]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_2z | in_data[90]));
  assign celloutsig_1_13z = celloutsig_1_7z | celloutsig_1_11z;
  assign celloutsig_1_19z = celloutsig_1_7z | in_data[125];
  assign celloutsig_0_12z = celloutsig_0_6z | in_data[35];
  assign celloutsig_0_9z = { celloutsig_0_8z[10:7], celloutsig_0_6z, celloutsig_0_3z } + celloutsig_0_8z[14:9];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } > { in_data[143:140], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_10z[5:3] > { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_23z = { celloutsig_0_14z[5:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_18z } > { in_data[41:35], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } <= { in_data[81:78], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[103:102], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } <= { in_data[174], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = ! in_data[90:61];
  assign celloutsig_0_44z = { celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_9z } || celloutsig_0_31z[9:2];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } || { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[72:63] || { in_data[10:3], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_9z[3] & ~(celloutsig_0_4z);
  assign celloutsig_0_16z = celloutsig_0_13z & ~(celloutsig_0_14z[5]);
  assign celloutsig_0_18z = celloutsig_0_4z & ~(celloutsig_0_15z[0]);
  assign celloutsig_0_19z = in_data[73] & ~(celloutsig_0_14z[9]);
  assign celloutsig_0_21z = celloutsig_0_0z & ~(celloutsig_0_3z);
  assign celloutsig_0_41z = { celloutsig_0_20z[13:3], celloutsig_0_26z } % { 1'h1, celloutsig_0_20z[12:11], celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_39z };
  assign celloutsig_0_32z = celloutsig_0_28z ? celloutsig_0_20z[11:9] : { celloutsig_0_15z[1:0], celloutsig_0_13z };
  assign celloutsig_0_14z = celloutsig_0_3z ? { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, 1'h1, celloutsig_0_12z, 1'h1, celloutsig_0_1z } : { celloutsig_0_5z[11:1], celloutsig_0_6z };
  assign celloutsig_0_31z = { celloutsig_0_20z[13:0], celloutsig_0_26z, celloutsig_0_10z } | { celloutsig_0_5z[4:0], celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_25z };
  assign celloutsig_0_51z = { celloutsig_0_20z[7:1], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_11z } | { celloutsig_0_46z[12:8], celloutsig_0_44z, celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_1_6z = { in_data[116:107], celloutsig_1_3z } | { in_data[115:108], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_5z[12:10], celloutsig_0_3z } | celloutsig_0_9z[3:0];
  assign celloutsig_0_20z = { celloutsig_0_14z[10:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_0z } | { in_data[71:63], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_50z = | { celloutsig_0_41z[10:7], celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_0_1z = | in_data[60:44];
  assign celloutsig_0_27z = | { celloutsig_0_14z[5:1], celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_25z };
  assign celloutsig_0_28z = | { celloutsig_0_9z[4:2], celloutsig_0_4z };
  assign celloutsig_0_25z = celloutsig_0_16z & celloutsig_0_3z;
  assign celloutsig_1_2z = | in_data[152:149];
  assign celloutsig_1_11z = | { celloutsig_1_10z[3:1], celloutsig_1_1z, in_data[152:149] };
  assign celloutsig_1_18z = | { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_8z[1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, in_data[152:149] };
  assign celloutsig_0_40z = ^ { celloutsig_0_5z[2:0], celloutsig_0_18z, celloutsig_0_30z };
  assign celloutsig_1_0z = ^ in_data[121:100];
  assign celloutsig_1_7z = ^ { celloutsig_1_6z[5:1], celloutsig_1_3z };
  assign celloutsig_0_26z = ^ in_data[15:10];
  assign celloutsig_1_10z = { in_data[162:158], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } >> { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_46z = { celloutsig_0_20z[9:0], celloutsig_0_17z, celloutsig_0_39z, celloutsig_0_28z } >>> { celloutsig_0_20z[13:6], celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_8z = in_data[19:5] - { celloutsig_0_5z[11:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[14:6], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
