// Seed: 1694332581
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_4 = id_4, id_5 = 1;
  id_6(
      .id_0(id_1),
      .id_1(id_4),
      .id_2(1),
      .id_3(id_4),
      .id_4(id_1),
      .id_5(id_4 <= id_5),
      .id_6(""),
      .id_7(1'b0),
      .id_8(id_7)
  );
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    module_1,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_19;
  module_0 modCall_1 (
      id_16,
      id_9,
      id_19
  );
  wire id_20;
  assign id_8 = "" < 1'b0 ? id_4 : id_11;
  wire id_21;
  wire id_22;
  or primCall (id_6, id_4, id_11, id_15, id_8, id_5, id_12, id_3, id_14, id_7, id_2, id_17, id_10);
  id_23(
      .id_0(id_2), .id_1(id_10 - 1), .id_2(1'd0), .id_3(1), .id_4(id_11[1]), .id_5(1)
  );
  assign id_16 = 1;
endmodule
