
*** Running vivado
    with args -log wrapper_timer_7seg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper_timer_7seg.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source wrapper_timer_7seg.tcl -notrace
Command: synth_design -top wrapper_timer_7seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1297.125 ; gain = 438.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrapper_timer_7seg' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:89]
	Parameter sec_delay bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'timer' declared at 'C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:50' bound to instance 'inst_timer' of component 'timer' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:119]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:58]
	Parameter sec_delay bound to: 1000000 - type: integer 
	Parameter scalar bound to: 1000000 - type: integer 
	Parameter resetval bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'clock_counter' declared at 'C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:5' bound to instance 'sec_ones' of component 'clock_counter' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:70]
INFO: [Synth 8-638] synthesizing module 'clock_counter' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:14]
	Parameter scalar bound to: 1000000 - type: integer 
	Parameter resetval bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_counter' (0#1) [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:14]
	Parameter scalar bound to: 1000000 - type: integer 
	Parameter resetval bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'clock_counter' declared at 'C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:5' bound to instance 'sec_tens' of component 'clock_counter' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:71]
INFO: [Synth 8-638] synthesizing module 'clock_counter__parameterized1' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:14]
	Parameter scalar bound to: 1000000 - type: integer 
	Parameter resetval bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_counter__parameterized1' (0#1) [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:14]
	Parameter scalar bound to: 1000000 - type: integer 
	Parameter resetval bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'clock_counter' declared at 'C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:5' bound to instance 'min_ones' of component 'clock_counter' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:72]
	Parameter scalar bound to: 1000000 - type: integer 
	Parameter resetval bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'clock_counter' declared at 'C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:5' bound to instance 'min_tens' of component 'clock_counter' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'timer' (0#1) [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:58]
	Parameter G_REFRESH_SCALE_FACTOR bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'seg7_ctler' declared at 'C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:14' bound to instance 'inst_seg7' of component 'seg7_ctler' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:121]
INFO: [Synth 8-638] synthesizing module 'seg7_ctler' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:25]
	Parameter G_REFRESH_SCALE_FACTOR bound to: 10000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:77]
WARNING: [Synth 8-614] signal 'switch16_i' is read in the process but is not in the sensitivity list [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:75]
INFO: [Synth 8-637] synthesizing blackbox instance 'i_bcd_to_7seg' of component 'bcd_to_7seg_decoder' [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'seg7_ctler' (0#1) [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/seg7_ctler.vhd:25]
WARNING: [Synth 8-614] signal 's_counter' is read in the process but is not in the sensitivity list [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'wrapper_timer_7seg' (0#1) [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/sources_1/new/wrapper_timer_7seg.vhd:89]
WARNING: [Synth 8-7129] Port en_i in module clock_counter__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port en_i in module clock_counter is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port en_i in module timer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1403.582 ; gain = 544.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1403.582 ; gain = 544.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1403.582 ; gain = 544.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1403.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc:43]
Finished Parsing XDC File [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/wrapper_timer_7seg_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.srcs/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_timer_7seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_timer_7seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Det g†r inte att hitta s”kv„gen.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1504.215 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |bcd_to_7seg_decoder |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |bcd_to_7seg_decoder_bbox |     1|
|2     |BUFG                     |     1|
|3     |CARRY4                   |    28|
|4     |LUT2                     |    46|
|5     |LUT3                     |     2|
|6     |LUT4                     |    31|
|7     |LUT5                     |    13|
|8     |LUT6                     |    49|
|9     |FDRE                     |   131|
|10    |IBUF                     |     1|
|11    |OBUF                     |    11|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.215 ; gain = 645.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1504.215 ; gain = 544.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1504.215 ; gain = 645.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1504.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1504.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Det g†r inte att hitta s”kv„gen.
Synth Design complete | Checksum: 61e71681
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.215 ; gain = 1039.688
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1504.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab4/Step4.2/Step4.2.runs/synth_1/wrapper_timer_7seg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_timer_7seg_utilization_synth.rpt -pb wrapper_timer_7seg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 13:48:18 2024...
