// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/15/2023 23:04:21"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module multiply (
	SW,
	Clk,
	Reset_Load_Clear,
	Run,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	Aval,
	Bval,
	LED,
	Xval);
input 	logic [7:0] SW ;
input 	logic Clk ;
input 	logic Reset_Load_Clear ;
input 	logic Run ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [7:0] Aval ;
output 	logic [7:0] Bval ;
output 	logic [7:0] LED ;
output 	logic Xval ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xval	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_Load_Clear	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \Xval~output_o ;
wire \SW[0]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire \SW[5]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[4]~input_o ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset_Load_Clear~input_o ;
wire \Run~input_o ;
wire \B_reg|Data_Next~7_combout ;
wire \control_unit|WideOr11~1_combout ;
wire \control_unit|WideOr11~0_combout ;
wire \B_reg|Data_Out[1]~0_combout ;
wire \B_reg|Data_Next~6_combout ;
wire \B_reg|Data_Next~5_combout ;
wire \B_reg|Data_Next~4_combout ;
wire \B_reg|Data_Next~3_combout ;
wire \B_reg|Data_Next~2_combout ;
wire \B_reg|Data_Out[2]~feeder_combout ;
wire \B_reg|Data_Next~1_combout ;
wire \B_reg|Data_Out[1]~feeder_combout ;
wire \B_reg|Data_Next~0_combout ;
wire \control_unit|Selector16~0_combout ;
wire \control_unit|curr_state.Last_Shift~q ;
wire \control_unit|Selector17~0_combout ;
wire \control_unit|curr_state.Halt~q ;
wire \control_unit|curr_state~33_combout ;
wire \control_unit|curr_state.Start~q ;
wire \control_unit|curr_state~25_combout ;
wire \control_unit|curr_state.Add1~q ;
wire \control_unit|Selector9~0_combout ;
wire \control_unit|curr_state.Shift1~feeder_combout ;
wire \control_unit|curr_state.Shift1~q ;
wire \control_unit|curr_state~26_combout ;
wire \control_unit|curr_state.Add2~q ;
wire \control_unit|Selector10~0_combout ;
wire \control_unit|curr_state.Shift2~q ;
wire \control_unit|curr_state~27_combout ;
wire \control_unit|curr_state.Add3~q ;
wire \control_unit|Selector11~0_combout ;
wire \control_unit|curr_state.Shift3~q ;
wire \control_unit|curr_state~28_combout ;
wire \control_unit|curr_state.Add4~q ;
wire \control_unit|Selector12~0_combout ;
wire \control_unit|curr_state.Shift4~q ;
wire \control_unit|curr_state~29_combout ;
wire \control_unit|curr_state.Add5~q ;
wire \control_unit|Selector13~0_combout ;
wire \control_unit|curr_state.Shift5~q ;
wire \control_unit|curr_state~30_combout ;
wire \control_unit|curr_state.Add6~q ;
wire \control_unit|Selector14~0_combout ;
wire \control_unit|curr_state.Shift6~q ;
wire \control_unit|curr_state~31_combout ;
wire \control_unit|curr_state.Add7~q ;
wire \control_unit|Selector15~0_combout ;
wire \control_unit|curr_state.Shift7~q ;
wire \control_unit|curr_state~32_combout ;
wire \control_unit|curr_state.Sub~q ;
wire \adder|sub|FA0|c~0_combout ;
wire \adder|sub|FA1|s~combout ;
wire \comb~0_combout ;
wire \comb~1_combout ;
wire \comb~2_combout ;
wire \adder|sub|FA8|s~0_combout ;
wire \X|Data_Next~0_combout ;
wire \adder|sub|FA1|c~0_combout ;
wire \adder|sub|FA2|c~0_combout ;
wire \adder|sub|FA3|c~0_combout ;
wire \adder|sub|FA4|c~0_combout ;
wire \adder|sub|FA5|c~0_combout ;
wire \adder|sub|FA6|c~0_combout ;
wire \adder|sub|FA7|c~0_combout ;
wire \X|Data_Next~1_combout ;
wire \X|Data_Out~q ;
wire \A_reg|Data_Next[7]~13_combout ;
wire \A_reg|Data_Out[7]~0_combout ;
wire \adder|sub|FA6|s~0_combout ;
wire \A_reg|Data_Next[6]~19_combout ;
wire \adder|sub|FA5|s~0_combout ;
wire \A_reg|Data_Next[5]~18_combout ;
wire \adder|sub|FA4|s~0_combout ;
wire \A_reg|Data_Next[4]~17_combout ;
wire \adder|sub|FA3|s~0_combout ;
wire \A_reg|Data_Next[3]~16_combout ;
wire \adder|sub|FA2|s~0_combout ;
wire \A_reg|Data_Next[2]~15_combout ;
wire \A_reg|Data_Next[1]~14_combout ;
wire \A_reg|Data_Next[0]~12_combout ;
wire [7:0] \A_reg|Data_Out ;
wire [7:0] \B_reg|Data_Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \Aval[0]~output (
	.i(\A_reg|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \Aval[1]~output (
	.i(\A_reg|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \Aval[2]~output (
	.i(\A_reg|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \Aval[3]~output (
	.i(\A_reg|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \Aval[4]~output (
	.i(\A_reg|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \Aval[5]~output (
	.i(\A_reg|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \Aval[6]~output (
	.i(\A_reg|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \Aval[7]~output (
	.i(\A_reg|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \Bval[0]~output (
	.i(\B_reg|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \Bval[1]~output (
	.i(\B_reg|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \Bval[2]~output (
	.i(\B_reg|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \Bval[3]~output (
	.i(\B_reg|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \Bval[4]~output (
	.i(\B_reg|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \Bval[5]~output (
	.i(\B_reg|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \Bval[6]~output (
	.i(\B_reg|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \Bval[7]~output (
	.i(\B_reg|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \Xval~output (
	.i(\X|Data_Out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Xval~output_o ),
	.obar());
// synopsys translate_off
defparam \Xval~output .bus_hold = "false";
defparam \Xval~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N0
fiftyfivenm_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\SW[3]~input_o  & (\SW[0]~input_o  & (\SW[2]~input_o  $ (\SW[1]~input_o )))) # (!\SW[3]~input_o  & (!\SW[1]~input_o  & (\SW[0]~input_o  $ (\SW[2]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h0892;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N2
fiftyfivenm_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\SW[3]~input_o  & ((\SW[0]~input_o  & ((\SW[1]~input_o ))) # (!\SW[0]~input_o  & (\SW[2]~input_o )))) # (!\SW[3]~input_o  & (\SW[2]~input_o  & (\SW[0]~input_o  $ (\SW[1]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'hD860;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
fiftyfivenm_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\SW[3]~input_o  & (\SW[2]~input_o  & ((\SW[1]~input_o ) # (!\SW[0]~input_o )))) # (!\SW[3]~input_o  & (!\SW[0]~input_o  & (!\SW[2]~input_o  & \SW[1]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'hC140;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
fiftyfivenm_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o  & ((\SW[2]~input_o ))) # (!\SW[0]~input_o  & (\SW[3]~input_o  & !\SW[2]~input_o )))) # (!\SW[1]~input_o  & (!\SW[3]~input_o  & (\SW[0]~input_o  $ (\SW[2]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hA412;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
fiftyfivenm_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o  & (!\SW[3]~input_o ))) # (!\SW[1]~input_o  & ((\SW[2]~input_o  & ((!\SW[3]~input_o ))) # (!\SW[2]~input_o  & (\SW[0]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h223A;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
fiftyfivenm_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\SW[0]~input_o  & (\SW[3]~input_o  $ (((\SW[1]~input_o ) # (!\SW[2]~input_o ))))) # (!\SW[0]~input_o  & (!\SW[3]~input_o  & (!\SW[2]~input_o  & \SW[1]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h2382;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
fiftyfivenm_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\SW[0]~input_o  & ((\SW[3]~input_o ) # (\SW[2]~input_o  $ (\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o ) # (\SW[3]~input_o  $ (\SW[2]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
fiftyfivenm_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\SW[7]~input_o  & (\SW[4]~input_o  & (\SW[5]~input_o  $ (\SW[6]~input_o )))) # (!\SW[7]~input_o  & (!\SW[5]~input_o  & (\SW[6]~input_o  $ (\SW[4]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h4910;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
fiftyfivenm_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\SW[5]~input_o  & ((\SW[4]~input_o  & (\SW[7]~input_o )) # (!\SW[4]~input_o  & ((\SW[6]~input_o ))))) # (!\SW[5]~input_o  & (\SW[6]~input_o  & (\SW[7]~input_o  $ (\SW[4]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'h98E0;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
fiftyfivenm_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\SW[7]~input_o  & (\SW[6]~input_o  & ((\SW[5]~input_o ) # (!\SW[4]~input_o )))) # (!\SW[7]~input_o  & (\SW[5]~input_o  & (!\SW[6]~input_o  & !\SW[4]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
fiftyfivenm_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\SW[5]~input_o  & ((\SW[6]~input_o  & ((\SW[4]~input_o ))) # (!\SW[6]~input_o  & (\SW[7]~input_o  & !\SW[4]~input_o )))) # (!\SW[5]~input_o  & (!\SW[7]~input_o  & (\SW[6]~input_o  $ (\SW[4]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'hA118;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
fiftyfivenm_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\SW[5]~input_o  & (!\SW[7]~input_o  & ((\SW[4]~input_o )))) # (!\SW[5]~input_o  & ((\SW[6]~input_o  & (!\SW[7]~input_o )) # (!\SW[6]~input_o  & ((\SW[4]~input_o )))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h3710;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
fiftyfivenm_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\SW[5]~input_o  & (!\SW[7]~input_o  & ((\SW[4]~input_o ) # (!\SW[6]~input_o )))) # (!\SW[5]~input_o  & (\SW[4]~input_o  & (\SW[7]~input_o  $ (!\SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h6302;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
fiftyfivenm_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\SW[4]~input_o  & ((\SW[7]~input_o ) # (\SW[5]~input_o  $ (\SW[6]~input_o )))) # (!\SW[4]~input_o  & ((\SW[5]~input_o ) # (\SW[7]~input_o  $ (\SW[6]~input_o ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Reset_Load_Clear~input (
	.i(Reset_Load_Clear),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset_Load_Clear~input_o ));
// synopsys translate_off
defparam \Reset_Load_Clear~input .bus_hold = "false";
defparam \Reset_Load_Clear~input .listen_to_nsleep_signal = "false";
defparam \Reset_Load_Clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
fiftyfivenm_lcell_comb \B_reg|Data_Next~7 (
// Equation(s):
// \B_reg|Data_Next~7_combout  = (\Reset_Load_Clear~input_o  & ((\A_reg|Data_Out [0]))) # (!\Reset_Load_Clear~input_o  & (\SW[7]~input_o ))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(\A_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\B_reg|Data_Next~7_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Next~7 .lut_mask = 16'hEE44;
defparam \B_reg|Data_Next~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
fiftyfivenm_lcell_comb \control_unit|WideOr11~1 (
// Equation(s):
// \control_unit|WideOr11~1_combout  = (!\control_unit|curr_state.Last_Shift~q  & (!\control_unit|curr_state.Shift6~q  & (!\control_unit|curr_state.Shift5~q  & !\control_unit|curr_state.Shift7~q )))

	.dataa(\control_unit|curr_state.Last_Shift~q ),
	.datab(\control_unit|curr_state.Shift6~q ),
	.datac(\control_unit|curr_state.Shift5~q ),
	.datad(\control_unit|curr_state.Shift7~q ),
	.cin(gnd),
	.combout(\control_unit|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr11~1 .lut_mask = 16'h0001;
defparam \control_unit|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
fiftyfivenm_lcell_comb \control_unit|WideOr11~0 (
// Equation(s):
// \control_unit|WideOr11~0_combout  = (!\control_unit|curr_state.Shift2~q  & (!\control_unit|curr_state.Shift1~q  & (!\control_unit|curr_state.Shift4~q  & !\control_unit|curr_state.Shift3~q )))

	.dataa(\control_unit|curr_state.Shift2~q ),
	.datab(\control_unit|curr_state.Shift1~q ),
	.datac(\control_unit|curr_state.Shift4~q ),
	.datad(\control_unit|curr_state.Shift3~q ),
	.cin(gnd),
	.combout(\control_unit|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr11~0 .lut_mask = 16'h0001;
defparam \control_unit|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
fiftyfivenm_lcell_comb \B_reg|Data_Out[1]~0 (
// Equation(s):
// \B_reg|Data_Out[1]~0_combout  = ((!\control_unit|WideOr11~0_combout ) # (!\control_unit|WideOr11~1_combout )) # (!\Reset_Load_Clear~input_o )

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(\control_unit|WideOr11~1_combout ),
	.datad(\control_unit|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\B_reg|Data_Out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Out[1]~0 .lut_mask = 16'h5FFF;
defparam \B_reg|Data_Out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N5
dffeas \B_reg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_reg|Data_Next~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_reg|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_reg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg|Data_Out[7] .is_wysiwyg = "true";
defparam \B_reg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
fiftyfivenm_lcell_comb \B_reg|Data_Next~6 (
// Equation(s):
// \B_reg|Data_Next~6_combout  = (\Reset_Load_Clear~input_o  & (\B_reg|Data_Out [7])) # (!\Reset_Load_Clear~input_o  & ((\SW[6]~input_o )))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\B_reg|Data_Out [7]),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_reg|Data_Next~6_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Next~6 .lut_mask = 16'hD8D8;
defparam \B_reg|Data_Next~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N11
dffeas \B_reg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_reg|Data_Next~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_reg|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_reg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg|Data_Out[6] .is_wysiwyg = "true";
defparam \B_reg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
fiftyfivenm_lcell_comb \B_reg|Data_Next~5 (
// Equation(s):
// \B_reg|Data_Next~5_combout  = (\Reset_Load_Clear~input_o  & ((\B_reg|Data_Out [6]))) # (!\Reset_Load_Clear~input_o  & (\SW[5]~input_o ))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\B_reg|Data_Out [6]),
	.cin(gnd),
	.combout(\B_reg|Data_Next~5_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Next~5 .lut_mask = 16'hFA0A;
defparam \B_reg|Data_Next~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N13
dffeas \B_reg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_reg|Data_Next~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_reg|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_reg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg|Data_Out[5] .is_wysiwyg = "true";
defparam \B_reg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
fiftyfivenm_lcell_comb \B_reg|Data_Next~4 (
// Equation(s):
// \B_reg|Data_Next~4_combout  = (\Reset_Load_Clear~input_o  & ((\B_reg|Data_Out [5]))) # (!\Reset_Load_Clear~input_o  & (\SW[4]~input_o ))

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\B_reg|Data_Out [5]),
	.cin(gnd),
	.combout(\B_reg|Data_Next~4_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Next~4 .lut_mask = 16'hFA0A;
defparam \B_reg|Data_Next~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N19
dffeas \B_reg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_reg|Data_Next~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_reg|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_reg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg|Data_Out[4] .is_wysiwyg = "true";
defparam \B_reg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
fiftyfivenm_lcell_comb \B_reg|Data_Next~3 (
// Equation(s):
// \B_reg|Data_Next~3_combout  = (\Reset_Load_Clear~input_o  & ((\B_reg|Data_Out [4]))) # (!\Reset_Load_Clear~input_o  & (\SW[3]~input_o ))

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\B_reg|Data_Out [4]),
	.cin(gnd),
	.combout(\B_reg|Data_Next~3_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Next~3 .lut_mask = 16'hFC0C;
defparam \B_reg|Data_Next~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N5
dffeas \B_reg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_reg|Data_Next~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_reg|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_reg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg|Data_Out[3] .is_wysiwyg = "true";
defparam \B_reg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
fiftyfivenm_lcell_comb \B_reg|Data_Next~2 (
// Equation(s):
// \B_reg|Data_Next~2_combout  = (\Reset_Load_Clear~input_o  & ((\B_reg|Data_Out [3]))) # (!\Reset_Load_Clear~input_o  & (\SW[2]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(\B_reg|Data_Out [3]),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\B_reg|Data_Next~2_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Next~2 .lut_mask = 16'hCACA;
defparam \B_reg|Data_Next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \B_reg|Data_Out[2]~feeder (
// Equation(s):
// \B_reg|Data_Out[2]~feeder_combout  = \B_reg|Data_Next~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_reg|Data_Next~2_combout ),
	.cin(gnd),
	.combout(\B_reg|Data_Out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Out[2]~feeder .lut_mask = 16'hFF00;
defparam \B_reg|Data_Out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N29
dffeas \B_reg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_reg|Data_Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_reg|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_reg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg|Data_Out[2] .is_wysiwyg = "true";
defparam \B_reg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
fiftyfivenm_lcell_comb \B_reg|Data_Next~1 (
// Equation(s):
// \B_reg|Data_Next~1_combout  = (\Reset_Load_Clear~input_o  & ((\B_reg|Data_Out [2]))) # (!\Reset_Load_Clear~input_o  & (\SW[1]~input_o ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\B_reg|Data_Out [2]),
	.cin(gnd),
	.combout(\B_reg|Data_Next~1_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Next~1 .lut_mask = 16'hFC0C;
defparam \B_reg|Data_Next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
fiftyfivenm_lcell_comb \B_reg|Data_Out[1]~feeder (
// Equation(s):
// \B_reg|Data_Out[1]~feeder_combout  = \B_reg|Data_Next~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_reg|Data_Next~1_combout ),
	.cin(gnd),
	.combout(\B_reg|Data_Out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Out[1]~feeder .lut_mask = 16'hFF00;
defparam \B_reg|Data_Out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N23
dffeas \B_reg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_reg|Data_Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_reg|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_reg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg|Data_Out[1] .is_wysiwyg = "true";
defparam \B_reg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N26
fiftyfivenm_lcell_comb \B_reg|Data_Next~0 (
// Equation(s):
// \B_reg|Data_Next~0_combout  = (\Reset_Load_Clear~input_o  & ((\B_reg|Data_Out [1]))) # (!\Reset_Load_Clear~input_o  & (\SW[0]~input_o ))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\B_reg|Data_Out [1]),
	.cin(gnd),
	.combout(\B_reg|Data_Next~0_combout ),
	.cout());
// synopsys translate_off
defparam \B_reg|Data_Next~0 .lut_mask = 16'hFA0A;
defparam \B_reg|Data_Next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N27
dffeas \B_reg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\B_reg|Data_Next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\B_reg|Data_Out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B_reg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \B_reg|Data_Out[0] .is_wysiwyg = "true";
defparam \B_reg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
fiftyfivenm_lcell_comb \control_unit|Selector16~0 (
// Equation(s):
// \control_unit|Selector16~0_combout  = (\control_unit|curr_state.Sub~q ) # ((\control_unit|curr_state.Shift7~q  & !\B_reg|Data_Out [0]))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift7~q ),
	.datac(\control_unit|curr_state.Sub~q ),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector16~0 .lut_mask = 16'hF0FC;
defparam \control_unit|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N27
dffeas \control_unit|curr_state.Last_Shift (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Last_Shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Last_Shift .is_wysiwyg = "true";
defparam \control_unit|curr_state.Last_Shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
fiftyfivenm_lcell_comb \control_unit|Selector17~0 (
// Equation(s):
// \control_unit|Selector17~0_combout  = (\control_unit|curr_state.Last_Shift~q ) # ((!\Run~input_o  & \control_unit|curr_state.Halt~q ))

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(\control_unit|curr_state.Halt~q ),
	.datad(\control_unit|curr_state.Last_Shift~q ),
	.cin(gnd),
	.combout(\control_unit|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector17~0 .lut_mask = 16'hFF30;
defparam \control_unit|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N13
dffeas \control_unit|curr_state.Halt (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Halt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Halt .is_wysiwyg = "true";
defparam \control_unit|curr_state.Halt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
fiftyfivenm_lcell_comb \control_unit|curr_state~33 (
// Equation(s):
// \control_unit|curr_state~33_combout  = (\Reset_Load_Clear~input_o  & (((\control_unit|curr_state.Start~q  & !\control_unit|curr_state.Halt~q )) # (!\Run~input_o )))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\Run~input_o ),
	.datac(\control_unit|curr_state.Start~q ),
	.datad(\control_unit|curr_state.Halt~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~33 .lut_mask = 16'h22A2;
defparam \control_unit|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N29
dffeas \control_unit|curr_state.Start (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Start .is_wysiwyg = "true";
defparam \control_unit|curr_state.Start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
fiftyfivenm_lcell_comb \control_unit|curr_state~25 (
// Equation(s):
// \control_unit|curr_state~25_combout  = (\Reset_Load_Clear~input_o  & (!\control_unit|curr_state.Start~q  & (!\Run~input_o  & \B_reg|Data_Out [0])))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(\control_unit|curr_state.Start~q ),
	.datac(\Run~input_o ),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|curr_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~25 .lut_mask = 16'h0200;
defparam \control_unit|curr_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N7
dffeas \control_unit|curr_state.Add1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add1 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N2
fiftyfivenm_lcell_comb \control_unit|Selector9~0 (
// Equation(s):
// \control_unit|Selector9~0_combout  = (\control_unit|curr_state.Add1~q ) # ((!\control_unit|curr_state.Start~q  & (!\Run~input_o  & !\B_reg|Data_Out [0])))

	.dataa(\control_unit|curr_state.Add1~q ),
	.datab(\control_unit|curr_state.Start~q ),
	.datac(\Run~input_o ),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector9~0 .lut_mask = 16'hAAAB;
defparam \control_unit|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \control_unit|curr_state.Shift1~feeder (
// Equation(s):
// \control_unit|curr_state.Shift1~feeder_combout  = \control_unit|Selector9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_unit|Selector9~0_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.Shift1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.Shift1~feeder .lut_mask = 16'hFF00;
defparam \control_unit|curr_state.Shift1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N21
dffeas \control_unit|curr_state.Shift1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state.Shift1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift1 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
fiftyfivenm_lcell_comb \control_unit|curr_state~26 (
// Equation(s):
// \control_unit|curr_state~26_combout  = (\control_unit|curr_state.Shift1~q  & (\B_reg|Data_Out [0] & \Reset_Load_Clear~input_o ))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift1~q ),
	.datac(\B_reg|Data_Out [0]),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control_unit|curr_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~26 .lut_mask = 16'hC000;
defparam \control_unit|curr_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N29
dffeas \control_unit|curr_state.Add2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add2 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
fiftyfivenm_lcell_comb \control_unit|Selector10~0 (
// Equation(s):
// \control_unit|Selector10~0_combout  = (\control_unit|curr_state.Add2~q ) # ((!\B_reg|Data_Out [0] & \control_unit|curr_state.Shift1~q ))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Add2~q ),
	.datac(\B_reg|Data_Out [0]),
	.datad(\control_unit|curr_state.Shift1~q ),
	.cin(gnd),
	.combout(\control_unit|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector10~0 .lut_mask = 16'hCFCC;
defparam \control_unit|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N11
dffeas \control_unit|curr_state.Shift2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift2 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
fiftyfivenm_lcell_comb \control_unit|curr_state~27 (
// Equation(s):
// \control_unit|curr_state~27_combout  = (\control_unit|curr_state.Shift2~q  & (\Reset_Load_Clear~input_o  & \B_reg|Data_Out [0]))

	.dataa(\control_unit|curr_state.Shift2~q ),
	.datab(\Reset_Load_Clear~input_o ),
	.datac(gnd),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|curr_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~27 .lut_mask = 16'h8800;
defparam \control_unit|curr_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N15
dffeas \control_unit|curr_state.Add3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add3 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
fiftyfivenm_lcell_comb \control_unit|Selector11~0 (
// Equation(s):
// \control_unit|Selector11~0_combout  = (\control_unit|curr_state.Add3~q ) # ((\control_unit|curr_state.Shift2~q  & !\B_reg|Data_Out [0]))

	.dataa(\control_unit|curr_state.Shift2~q ),
	.datab(gnd),
	.datac(\control_unit|curr_state.Add3~q ),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector11~0 .lut_mask = 16'hF0FA;
defparam \control_unit|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N1
dffeas \control_unit|curr_state.Shift3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift3 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
fiftyfivenm_lcell_comb \control_unit|curr_state~28 (
// Equation(s):
// \control_unit|curr_state~28_combout  = (\control_unit|curr_state.Shift3~q  & (\B_reg|Data_Out [0] & \Reset_Load_Clear~input_o ))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift3~q ),
	.datac(\B_reg|Data_Out [0]),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control_unit|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~28 .lut_mask = 16'hC000;
defparam \control_unit|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N13
dffeas \control_unit|curr_state.Add4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add4 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
fiftyfivenm_lcell_comb \control_unit|Selector12~0 (
// Equation(s):
// \control_unit|Selector12~0_combout  = (\control_unit|curr_state.Add4~q ) # ((\control_unit|curr_state.Shift3~q  & !\B_reg|Data_Out [0]))

	.dataa(\control_unit|curr_state.Add4~q ),
	.datab(\control_unit|curr_state.Shift3~q ),
	.datac(gnd),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector12~0 .lut_mask = 16'hAAEE;
defparam \control_unit|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N3
dffeas \control_unit|curr_state.Shift4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift4 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
fiftyfivenm_lcell_comb \control_unit|curr_state~29 (
// Equation(s):
// \control_unit|curr_state~29_combout  = (\control_unit|curr_state.Shift4~q  & (\B_reg|Data_Out [0] & \Reset_Load_Clear~input_o ))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift4~q ),
	.datac(\B_reg|Data_Out [0]),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control_unit|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~29 .lut_mask = 16'hC000;
defparam \control_unit|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N9
dffeas \control_unit|curr_state.Add5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add5 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
fiftyfivenm_lcell_comb \control_unit|Selector13~0 (
// Equation(s):
// \control_unit|Selector13~0_combout  = (\control_unit|curr_state.Add5~q ) # ((\control_unit|curr_state.Shift4~q  & !\B_reg|Data_Out [0]))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift4~q ),
	.datac(\control_unit|curr_state.Add5~q ),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector13~0 .lut_mask = 16'hF0FC;
defparam \control_unit|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \control_unit|curr_state.Shift5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift5 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N24
fiftyfivenm_lcell_comb \control_unit|curr_state~30 (
// Equation(s):
// \control_unit|curr_state~30_combout  = (\control_unit|curr_state.Shift5~q  & (\Reset_Load_Clear~input_o  & \B_reg|Data_Out [0]))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift5~q ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~30 .lut_mask = 16'hC000;
defparam \control_unit|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N25
dffeas \control_unit|curr_state.Add6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add6 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
fiftyfivenm_lcell_comb \control_unit|Selector14~0 (
// Equation(s):
// \control_unit|Selector14~0_combout  = (\control_unit|curr_state.Add6~q ) # ((\control_unit|curr_state.Shift5~q  & !\B_reg|Data_Out [0]))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Add6~q ),
	.datac(\control_unit|curr_state.Shift5~q ),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector14~0 .lut_mask = 16'hCCFC;
defparam \control_unit|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N19
dffeas \control_unit|curr_state.Shift6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift6 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
fiftyfivenm_lcell_comb \control_unit|curr_state~31 (
// Equation(s):
// \control_unit|curr_state~31_combout  = (\control_unit|curr_state.Shift6~q  & (\B_reg|Data_Out [0] & \Reset_Load_Clear~input_o ))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift6~q ),
	.datac(\B_reg|Data_Out [0]),
	.datad(\Reset_Load_Clear~input_o ),
	.cin(gnd),
	.combout(\control_unit|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~31 .lut_mask = 16'hC000;
defparam \control_unit|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N7
dffeas \control_unit|curr_state.Add7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add7 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
fiftyfivenm_lcell_comb \control_unit|Selector15~0 (
// Equation(s):
// \control_unit|Selector15~0_combout  = (\control_unit|curr_state.Add7~q ) # ((\control_unit|curr_state.Shift6~q  & !\B_reg|Data_Out [0]))

	.dataa(\control_unit|curr_state.Add7~q ),
	.datab(\control_unit|curr_state.Shift6~q ),
	.datac(gnd),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector15~0 .lut_mask = 16'hAAEE;
defparam \control_unit|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N17
dffeas \control_unit|curr_state.Shift7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift7 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N26
fiftyfivenm_lcell_comb \control_unit|curr_state~32 (
// Equation(s):
// \control_unit|curr_state~32_combout  = (\Reset_Load_Clear~input_o  & (\control_unit|curr_state.Shift7~q  & \B_reg|Data_Out [0]))

	.dataa(\Reset_Load_Clear~input_o ),
	.datab(gnd),
	.datac(\control_unit|curr_state.Shift7~q ),
	.datad(\B_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~32 .lut_mask = 16'hA000;
defparam \control_unit|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N27
dffeas \control_unit|curr_state.Sub (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Sub .is_wysiwyg = "true";
defparam \control_unit|curr_state.Sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
fiftyfivenm_lcell_comb \adder|sub|FA0|c~0 (
// Equation(s):
// \adder|sub|FA0|c~0_combout  = (\SW[0]~input_o  & ((\A_reg|Data_Out [0]))) # (!\SW[0]~input_o  & (\control_unit|curr_state.Sub~q ))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\control_unit|curr_state.Sub~q ),
	.datad(\A_reg|Data_Out [0]),
	.cin(gnd),
	.combout(\adder|sub|FA0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA0|c~0 .lut_mask = 16'hFA50;
defparam \adder|sub|FA0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N0
fiftyfivenm_lcell_comb \adder|sub|FA1|s (
// Equation(s):
// \adder|sub|FA1|s~combout  = \SW[1]~input_o  $ (\A_reg|Data_Out [1] $ (\control_unit|curr_state.Sub~q  $ (\adder|sub|FA0|c~0_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\A_reg|Data_Out [1]),
	.datac(\control_unit|curr_state.Sub~q ),
	.datad(\adder|sub|FA0|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA1|s .lut_mask = 16'h6996;
defparam \adder|sub|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\control_unit|curr_state.Add4~q ) # ((\control_unit|curr_state.Add1~q ) # ((\control_unit|curr_state.Add3~q ) # (\control_unit|curr_state.Add2~q )))

	.dataa(\control_unit|curr_state.Add4~q ),
	.datab(\control_unit|curr_state.Add1~q ),
	.datac(\control_unit|curr_state.Add3~q ),
	.datad(\control_unit|curr_state.Add2~q ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N30
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\control_unit|curr_state.Add5~q ) # ((\control_unit|curr_state.Add6~q ) # ((\control_unit|curr_state.Add7~q ) # (\control_unit|curr_state.Sub~q )))

	.dataa(\control_unit|curr_state.Add5~q ),
	.datab(\control_unit|curr_state.Add6~q ),
	.datac(\control_unit|curr_state.Add7~q ),
	.datad(\control_unit|curr_state.Sub~q ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hFFFE;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N12
fiftyfivenm_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\comb~1_combout ) # (\comb~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb~1_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hFFF0;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N28
fiftyfivenm_lcell_comb \adder|sub|FA8|s~0 (
// Equation(s):
// \adder|sub|FA8|s~0_combout  = \control_unit|curr_state.Sub~q  $ (\A_reg|Data_Out [7] $ (\SW[7]~input_o ))

	.dataa(\control_unit|curr_state.Sub~q ),
	.datab(\A_reg|Data_Out [7]),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\adder|sub|FA8|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA8|s~0 .lut_mask = 16'h9966;
defparam \adder|sub|FA8|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N6
fiftyfivenm_lcell_comb \X|Data_Next~0 (
// Equation(s):
// \X|Data_Next~0_combout  = (!\comb~2_combout  & (\control_unit|WideOr11~0_combout  & (\X|Data_Out~q  & \control_unit|WideOr11~1_combout )))

	.dataa(\comb~2_combout ),
	.datab(\control_unit|WideOr11~0_combout ),
	.datac(\X|Data_Out~q ),
	.datad(\control_unit|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\X|Data_Next~0_combout ),
	.cout());
// synopsys translate_off
defparam \X|Data_Next~0 .lut_mask = 16'h4000;
defparam \X|Data_Next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
fiftyfivenm_lcell_comb \adder|sub|FA1|c~0 (
// Equation(s):
// \adder|sub|FA1|c~0_combout  = (\A_reg|Data_Out [1] & ((\adder|sub|FA0|c~0_combout ) # (\SW[1]~input_o  $ (\control_unit|curr_state.Sub~q )))) # (!\A_reg|Data_Out [1] & (\adder|sub|FA0|c~0_combout  & (\SW[1]~input_o  $ (\control_unit|curr_state.Sub~q ))))

	.dataa(\A_reg|Data_Out [1]),
	.datab(\SW[1]~input_o ),
	.datac(\control_unit|curr_state.Sub~q ),
	.datad(\adder|sub|FA0|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA1|c~0 .lut_mask = 16'hBE28;
defparam \adder|sub|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N16
fiftyfivenm_lcell_comb \adder|sub|FA2|c~0 (
// Equation(s):
// \adder|sub|FA2|c~0_combout  = (\A_reg|Data_Out [2] & ((\adder|sub|FA1|c~0_combout ) # (\control_unit|curr_state.Sub~q  $ (\SW[2]~input_o )))) # (!\A_reg|Data_Out [2] & (\adder|sub|FA1|c~0_combout  & (\control_unit|curr_state.Sub~q  $ (\SW[2]~input_o ))))

	.dataa(\control_unit|curr_state.Sub~q ),
	.datab(\SW[2]~input_o ),
	.datac(\A_reg|Data_Out [2]),
	.datad(\adder|sub|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA2|c~0 .lut_mask = 16'hF660;
defparam \adder|sub|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N10
fiftyfivenm_lcell_comb \adder|sub|FA3|c~0 (
// Equation(s):
// \adder|sub|FA3|c~0_combout  = (\A_reg|Data_Out [3] & ((\adder|sub|FA2|c~0_combout ) # (\control_unit|curr_state.Sub~q  $ (\SW[3]~input_o )))) # (!\A_reg|Data_Out [3] & (\adder|sub|FA2|c~0_combout  & (\control_unit|curr_state.Sub~q  $ (\SW[3]~input_o ))))

	.dataa(\control_unit|curr_state.Sub~q ),
	.datab(\SW[3]~input_o ),
	.datac(\A_reg|Data_Out [3]),
	.datad(\adder|sub|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA3|c~0 .lut_mask = 16'hF660;
defparam \adder|sub|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N0
fiftyfivenm_lcell_comb \adder|sub|FA4|c~0 (
// Equation(s):
// \adder|sub|FA4|c~0_combout  = (\A_reg|Data_Out [4] & ((\adder|sub|FA3|c~0_combout ) # (\SW[4]~input_o  $ (\control_unit|curr_state.Sub~q )))) # (!\A_reg|Data_Out [4] & (\adder|sub|FA3|c~0_combout  & (\SW[4]~input_o  $ (\control_unit|curr_state.Sub~q ))))

	.dataa(\A_reg|Data_Out [4]),
	.datab(\SW[4]~input_o ),
	.datac(\control_unit|curr_state.Sub~q ),
	.datad(\adder|sub|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA4|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA4|c~0 .lut_mask = 16'hBE28;
defparam \adder|sub|FA4|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N6
fiftyfivenm_lcell_comb \adder|sub|FA5|c~0 (
// Equation(s):
// \adder|sub|FA5|c~0_combout  = (\A_reg|Data_Out [5] & ((\adder|sub|FA4|c~0_combout ) # (\SW[5]~input_o  $ (\control_unit|curr_state.Sub~q )))) # (!\A_reg|Data_Out [5] & (\adder|sub|FA4|c~0_combout  & (\SW[5]~input_o  $ (\control_unit|curr_state.Sub~q ))))

	.dataa(\A_reg|Data_Out [5]),
	.datab(\SW[5]~input_o ),
	.datac(\control_unit|curr_state.Sub~q ),
	.datad(\adder|sub|FA4|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA5|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA5|c~0 .lut_mask = 16'hBE28;
defparam \adder|sub|FA5|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N14
fiftyfivenm_lcell_comb \adder|sub|FA6|c~0 (
// Equation(s):
// \adder|sub|FA6|c~0_combout  = (\A_reg|Data_Out [6] & ((\adder|sub|FA5|c~0_combout ) # (\control_unit|curr_state.Sub~q  $ (\SW[6]~input_o )))) # (!\A_reg|Data_Out [6] & (\adder|sub|FA5|c~0_combout  & (\control_unit|curr_state.Sub~q  $ (\SW[6]~input_o ))))

	.dataa(\control_unit|curr_state.Sub~q ),
	.datab(\A_reg|Data_Out [6]),
	.datac(\SW[6]~input_o ),
	.datad(\adder|sub|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA6|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA6|c~0 .lut_mask = 16'hDE48;
defparam \adder|sub|FA6|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N18
fiftyfivenm_lcell_comb \adder|sub|FA7|c~0 (
// Equation(s):
// \adder|sub|FA7|c~0_combout  = (\adder|sub|FA6|c~0_combout  & ((\A_reg|Data_Out [7]) # (\control_unit|curr_state.Sub~q  $ (\SW[7]~input_o )))) # (!\adder|sub|FA6|c~0_combout  & (\A_reg|Data_Out [7] & (\control_unit|curr_state.Sub~q  $ (\SW[7]~input_o ))))

	.dataa(\control_unit|curr_state.Sub~q ),
	.datab(\SW[7]~input_o ),
	.datac(\adder|sub|FA6|c~0_combout ),
	.datad(\A_reg|Data_Out [7]),
	.cin(gnd),
	.combout(\adder|sub|FA7|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA7|c~0 .lut_mask = 16'hF660;
defparam \adder|sub|FA7|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N8
fiftyfivenm_lcell_comb \X|Data_Next~1 (
// Equation(s):
// \X|Data_Next~1_combout  = (\X|Data_Next~0_combout ) # ((\comb~2_combout  & (\adder|sub|FA8|s~0_combout  $ (\adder|sub|FA7|c~0_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\adder|sub|FA8|s~0_combout ),
	.datac(\X|Data_Next~0_combout ),
	.datad(\adder|sub|FA7|c~0_combout ),
	.cin(gnd),
	.combout(\X|Data_Next~1_combout ),
	.cout());
// synopsys translate_off
defparam \X|Data_Next~1 .lut_mask = 16'hF2F8;
defparam \X|Data_Next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N9
dffeas \X|Data_Out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\X|Data_Next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|Data_Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \X|Data_Out .is_wysiwyg = "true";
defparam \X|Data_Out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N22
fiftyfivenm_lcell_comb \A_reg|Data_Next[7]~13 (
// Equation(s):
// \A_reg|Data_Next[7]~13_combout  = (\comb~2_combout  & (\adder|sub|FA8|s~0_combout  $ (((\adder|sub|FA6|c~0_combout ))))) # (!\comb~2_combout  & (((\X|Data_Out~q ))))

	.dataa(\comb~2_combout ),
	.datab(\adder|sub|FA8|s~0_combout ),
	.datac(\X|Data_Out~q ),
	.datad(\adder|sub|FA6|c~0_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Next[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Next[7]~13 .lut_mask = 16'h72D8;
defparam \A_reg|Data_Next[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N2
fiftyfivenm_lcell_comb \A_reg|Data_Out[7]~0 (
// Equation(s):
// \A_reg|Data_Out[7]~0_combout  = (\comb~2_combout ) # (((!\control_unit|WideOr11~1_combout ) # (!\Reset_Load_Clear~input_o )) # (!\control_unit|WideOr11~0_combout ))

	.dataa(\comb~2_combout ),
	.datab(\control_unit|WideOr11~0_combout ),
	.datac(\Reset_Load_Clear~input_o ),
	.datad(\control_unit|WideOr11~1_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Out[7]~0 .lut_mask = 16'hBFFF;
defparam \A_reg|Data_Out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N23
dffeas \A_reg|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_reg|Data_Next[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(\A_reg|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_reg|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg|Data_Out[7] .is_wysiwyg = "true";
defparam \A_reg|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
fiftyfivenm_lcell_comb \adder|sub|FA6|s~0 (
// Equation(s):
// \adder|sub|FA6|s~0_combout  = \control_unit|curr_state.Sub~q  $ (\A_reg|Data_Out [6] $ (\SW[6]~input_o  $ (\adder|sub|FA5|c~0_combout )))

	.dataa(\control_unit|curr_state.Sub~q ),
	.datab(\A_reg|Data_Out [6]),
	.datac(\SW[6]~input_o ),
	.datad(\adder|sub|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA6|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA6|s~0 .lut_mask = 16'h6996;
defparam \adder|sub|FA6|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N4
fiftyfivenm_lcell_comb \A_reg|Data_Next[6]~19 (
// Equation(s):
// \A_reg|Data_Next[6]~19_combout  = (\comb~1_combout  & (((\adder|sub|FA6|s~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & ((\adder|sub|FA6|s~0_combout ))) # (!\comb~0_combout  & (\A_reg|Data_Out [7]))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\A_reg|Data_Out [7]),
	.datad(\adder|sub|FA6|s~0_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Next[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Next[6]~19 .lut_mask = 16'hFE10;
defparam \A_reg|Data_Next[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N5
dffeas \A_reg|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_reg|Data_Next[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(\A_reg|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_reg|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg|Data_Out[6] .is_wysiwyg = "true";
defparam \A_reg|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N28
fiftyfivenm_lcell_comb \adder|sub|FA5|s~0 (
// Equation(s):
// \adder|sub|FA5|s~0_combout  = \SW[5]~input_o  $ (\control_unit|curr_state.Sub~q  $ (\adder|sub|FA4|c~0_combout  $ (\A_reg|Data_Out [5])))

	.dataa(\SW[5]~input_o ),
	.datab(\control_unit|curr_state.Sub~q ),
	.datac(\adder|sub|FA4|c~0_combout ),
	.datad(\A_reg|Data_Out [5]),
	.cin(gnd),
	.combout(\adder|sub|FA5|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA5|s~0 .lut_mask = 16'h6996;
defparam \adder|sub|FA5|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N14
fiftyfivenm_lcell_comb \A_reg|Data_Next[5]~18 (
// Equation(s):
// \A_reg|Data_Next[5]~18_combout  = (\comb~1_combout  & (((\adder|sub|FA5|s~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & ((\adder|sub|FA5|s~0_combout ))) # (!\comb~0_combout  & (\A_reg|Data_Out [6]))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\A_reg|Data_Out [6]),
	.datad(\adder|sub|FA5|s~0_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Next[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Next[5]~18 .lut_mask = 16'hFE10;
defparam \A_reg|Data_Next[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N15
dffeas \A_reg|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_reg|Data_Next[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(\A_reg|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_reg|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg|Data_Out[5] .is_wysiwyg = "true";
defparam \A_reg|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N10
fiftyfivenm_lcell_comb \adder|sub|FA4|s~0 (
// Equation(s):
// \adder|sub|FA4|s~0_combout  = \SW[4]~input_o  $ (\A_reg|Data_Out [4] $ (\adder|sub|FA3|c~0_combout  $ (\control_unit|curr_state.Sub~q )))

	.dataa(\SW[4]~input_o ),
	.datab(\A_reg|Data_Out [4]),
	.datac(\adder|sub|FA3|c~0_combout ),
	.datad(\control_unit|curr_state.Sub~q ),
	.cin(gnd),
	.combout(\adder|sub|FA4|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA4|s~0 .lut_mask = 16'h6996;
defparam \adder|sub|FA4|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N16
fiftyfivenm_lcell_comb \A_reg|Data_Next[4]~17 (
// Equation(s):
// \A_reg|Data_Next[4]~17_combout  = (\comb~1_combout  & (((\adder|sub|FA4|s~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & ((\adder|sub|FA4|s~0_combout ))) # (!\comb~0_combout  & (\A_reg|Data_Out [5]))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\A_reg|Data_Out [5]),
	.datad(\adder|sub|FA4|s~0_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Next[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Next[4]~17 .lut_mask = 16'hFE10;
defparam \A_reg|Data_Next[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N17
dffeas \A_reg|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_reg|Data_Next[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(\A_reg|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_reg|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg|Data_Out[4] .is_wysiwyg = "true";
defparam \A_reg|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N8
fiftyfivenm_lcell_comb \adder|sub|FA3|s~0 (
// Equation(s):
// \adder|sub|FA3|s~0_combout  = \A_reg|Data_Out [3] $ (\control_unit|curr_state.Sub~q  $ (\SW[3]~input_o  $ (\adder|sub|FA2|c~0_combout )))

	.dataa(\A_reg|Data_Out [3]),
	.datab(\control_unit|curr_state.Sub~q ),
	.datac(\SW[3]~input_o ),
	.datad(\adder|sub|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA3|s~0 .lut_mask = 16'h6996;
defparam \adder|sub|FA3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N26
fiftyfivenm_lcell_comb \A_reg|Data_Next[3]~16 (
// Equation(s):
// \A_reg|Data_Next[3]~16_combout  = (\comb~1_combout  & (((\adder|sub|FA3|s~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & ((\adder|sub|FA3|s~0_combout ))) # (!\comb~0_combout  & (\A_reg|Data_Out [4]))))

	.dataa(\comb~1_combout ),
	.datab(\A_reg|Data_Out [4]),
	.datac(\adder|sub|FA3|s~0_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Next[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Next[3]~16 .lut_mask = 16'hF0E4;
defparam \A_reg|Data_Next[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N27
dffeas \A_reg|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_reg|Data_Next[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(\A_reg|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_reg|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg|Data_Out[3] .is_wysiwyg = "true";
defparam \A_reg|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N18
fiftyfivenm_lcell_comb \adder|sub|FA2|s~0 (
// Equation(s):
// \adder|sub|FA2|s~0_combout  = \SW[2]~input_o  $ (\control_unit|curr_state.Sub~q  $ (\A_reg|Data_Out [2] $ (\adder|sub|FA1|c~0_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(\control_unit|curr_state.Sub~q ),
	.datac(\A_reg|Data_Out [2]),
	.datad(\adder|sub|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\adder|sub|FA2|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \adder|sub|FA2|s~0 .lut_mask = 16'h6996;
defparam \adder|sub|FA2|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N4
fiftyfivenm_lcell_comb \A_reg|Data_Next[2]~15 (
// Equation(s):
// \A_reg|Data_Next[2]~15_combout  = (\comb~0_combout  & (((\adder|sub|FA2|s~0_combout )))) # (!\comb~0_combout  & ((\comb~1_combout  & ((\adder|sub|FA2|s~0_combout ))) # (!\comb~1_combout  & (\A_reg|Data_Out [3]))))

	.dataa(\A_reg|Data_Out [3]),
	.datab(\comb~0_combout ),
	.datac(\comb~1_combout ),
	.datad(\adder|sub|FA2|s~0_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Next[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Next[2]~15 .lut_mask = 16'hFE02;
defparam \A_reg|Data_Next[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N5
dffeas \A_reg|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_reg|Data_Next[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(\A_reg|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_reg|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg|Data_Out[2] .is_wysiwyg = "true";
defparam \A_reg|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
fiftyfivenm_lcell_comb \A_reg|Data_Next[1]~14 (
// Equation(s):
// \A_reg|Data_Next[1]~14_combout  = (\comb~0_combout  & (\adder|sub|FA1|s~combout )) # (!\comb~0_combout  & ((\comb~1_combout  & (\adder|sub|FA1|s~combout )) # (!\comb~1_combout  & ((\A_reg|Data_Out [2])))))

	.dataa(\adder|sub|FA1|s~combout ),
	.datab(\comb~0_combout ),
	.datac(\A_reg|Data_Out [2]),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Next[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Next[1]~14 .lut_mask = 16'hAAB8;
defparam \A_reg|Data_Next[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N31
dffeas \A_reg|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_reg|Data_Next[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(\A_reg|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_reg|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg|Data_Out[1] .is_wysiwyg = "true";
defparam \A_reg|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N12
fiftyfivenm_lcell_comb \A_reg|Data_Next[0]~12 (
// Equation(s):
// \A_reg|Data_Next[0]~12_combout  = (\comb~2_combout  & (\SW[0]~input_o  $ (((\A_reg|Data_Out [0]))))) # (!\comb~2_combout  & (((\A_reg|Data_Out [1]))))

	.dataa(\SW[0]~input_o ),
	.datab(\A_reg|Data_Out [1]),
	.datac(\A_reg|Data_Out [0]),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\A_reg|Data_Next[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \A_reg|Data_Next[0]~12 .lut_mask = 16'h5ACC;
defparam \A_reg|Data_Next[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N13
dffeas \A_reg|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\A_reg|Data_Next[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset_Load_Clear~input_o ),
	.sload(gnd),
	.ena(\A_reg|Data_Out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A_reg|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A_reg|Data_Out[0] .is_wysiwyg = "true";
defparam \A_reg|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign Xval = \Xval~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
