INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saran/OneDrive/Desktop/DSD LAB/LOGIC_GATES.srcs/sources_1/new/logic_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates
