[
    {
        "age": null,
        "album": "",
        "author": "/u/self",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-19T22:07:52.646745+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-19T21:54:35+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kqoei2/fosdem_2025_upstream_embedded_linux_on_riscv_the/\"> <img src=\"https://external-preview.redd.it/P3lyfhnClpqOXoYr5hnW1nzsKvn-H05FYkcfYIDxqrU.jpg?width=108&amp;crop=smart&amp;auto=webp&amp;s=e20724b837a14c3dc4539c2b1e94263a68911e9d\" alt=\"FOSDEM 2025 - Upstream Embedded Linux on RISC-V: The Good, the Bad and the Ugly [video, spacemit]\" title=\"FOSDEM 2025 - Upstream Embedded Linux on RISC-V: The Good, the Bad and the Ugly [video, spacemit]\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/self\"> /u/self </a> <br/> <span><a href=\"https://fosdem.org/2025/schedule/event/fosdem-2025-6342-upstream-embedded-linux-on-risc-v-the-good-the-bad-and-the-ugly/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kqoei2/fosdem_2025_upstream_embedded_linux_on_riscv_the/\">[comments]</a></span> </td></tr></table>",
        "id": 2720445,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kqoei2/fosdem_2025_upstream_embedded_linux_on_riscv_the",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/P3lyfhnClpqOXoYr5hnW1nzsKvn-H05FYkcfYIDxqrU.jpg?width=108&crop=smart&auto=webp&s=e20724b837a14c3dc4539c2b1e94263a68911e9d",
        "title": "FOSDEM 2025 - Upstream Embedded Linux on RISC-V: The Good, the Bad and the Ugly [video, spacemit]",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/0BAD-C0DE",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-19T15:40:27.864859+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-19T15:12:05+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Official <a href=\"https://riscv.github.io/riscv-isa-manual/snapshot/privileged/#_supervisor_trap_value_stval_register\">documentation</a> says it should currently be zero. So how would a supervisor react to that interrupt? It seems a pretty useless trap when no further details are provided by the hardware, like the 12bit index of the &quot;offending&quot; CSR. Any hint?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/0BAD-C0DE\"> /u/0BAD-C0DE </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kqe5ye/stval_csr_content_when_interrupt_no13_is_received/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kqe5ye/stval_csr_content_when_interrupt_no13_is_received/\">[comments]</a></span>",
        "id": 2717259,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kqe5ye/stval_csr_content_when_interrupt_no13_is_received",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "stval CSR content when interrupt no.13 is received",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/dark_elixir_",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-19T13:30:24.056034+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-19T13:15:23+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hey everyone!</p> <p>Me and my team are trying to implement the RISC-V P-Extension (Packed SIMD) on FPGA, but honestly, we have no idea where to start.</p> <p>Can someone please guide us on:</p> <p>How to approach the implementation on FPGA? Any good resources or tutorials?</p> <p>Which toolchains or simulators support the RISC-V P-Extension?</p> <p>Best practices for adding SIMD instructions to a base RISC-V core on FPGA?</p> <p>Any open-source projects or examples we can check out?</p> <p>We want to understand the full workflow\u2014from modifying the core, simulating it, synthesizing, to testing on hardware.</p> <p>Thanks a lot in advance for any help!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/dark_elixir_\"> /u/dark_elixir_ </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kqbep4/riscv_pextenstion_implementation_on_fpga/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/c",
        "id": 2716029,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kqbep4/riscv_pextenstion_implementation_on_fpga",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V P-Extenstion implementation on FPGA",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/LeptirovLet",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-19T08:05:26.959295+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-19T07:53:48+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi, </p> <p>I am writing this on behalf of the small company called Chipfy, which is working on development of RISC-V vector unit, based on RVV1.0 spec and aimed for HPC market.</p> <p>We are looking for talented people with CPU design/verification/architecture background who want to join our team ( currently it is 10 people and growing ).<br/> For all details please send me DM.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/LeptirovLet\"> /u/LeptirovLet </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kq640r/looking_for_design_and_verification_people_for/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kq640r/looking_for_design_and_verification_people_for/\">[comments]</a></span>",
        "id": 2713856,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kq640r/looking_for_design_and_verification_people_for",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Looking for design and verification people for RISC-V vector unit development",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/IceOld9043",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-19T05:55:33.192491+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-19T05:28:33+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/IceOld9043\"> /u/IceOld9043 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kq400h/full_stack_devloper/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1kq400h/full_stack_devloper/\">[comments]</a></span>",
        "id": 2713370,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kq400h/full_stack_devloper",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "full stack devloper",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/brucehoult",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-05-19T01:35:24.697837+00:00",
        "date_dead_since": null,
        "date_published": "2025-05-19T00:34:28+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1kpyu4x/from_berkeley_lab_to_global_standard_riscvs/\"> <img src=\"https://external-preview.redd.it/twyNmbA8R7DdBYykI0yUYYwDzSkG2rf15P-G-xQVeQw.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=03a9d023017b447146f91a9a1bb930bded54cd31\" alt=\"From Berkeley Lab to Global Standard: RISC-V\u2019s 15-Year Journey\" title=\"From Berkeley Lab to Global Standard: RISC-V\u2019s 15-Year Journey\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I&#39;m not really a fan of calling RISC-V 15 years old. Yes, the idea to <strong>start</strong> making a new ISA was 15 years ago, but there was many years of work before there was actually a finished usable ISA that could be used in chips.</p> <p>In the first few years there were multiple radical incompatible iterations with basic instructions added and subtracted and even complete redesigns of the binary encoding.</p> <p>By this time in 2015 the user-level ISA was pretty well settled, certainly on th",
        "id": 2712535,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1kpyu4x/from_berkeley_lab_to_global_standard_riscvs",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/twyNmbA8R7DdBYykI0yUYYwDzSkG2rf15P-G-xQVeQw.jpg?width=640&crop=smart&auto=webp&s=03a9d023017b447146f91a9a1bb930bded54cd31",
        "title": "From Berkeley Lab to Global Standard: RISC-V\u2019s 15-Year Journey",
        "vote": 0
    }
]