<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="practica_final.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rams.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rams.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rams.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_basica.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_basica.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_basica.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_basica.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_basica.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_basica_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_basica_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_basica_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_basica_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="test_basica_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_basica_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_basica_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_contador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_contador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_contador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_contador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1421855879" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1421855879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421855968" xil_pn:in_ck="3769197300148537010" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1421855968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="recursos/asm.vhd"/>
      <outfile xil_pn:name="recursos/contador.vhd"/>
      <outfile xil_pn:name="recursos/flipflop.vhd"/>
      <outfile xil_pn:name="recursos/ram.vhd"/>
      <outfile xil_pn:name="recursos/registro.vhd"/>
      <outfile xil_pn:name="recursos/test.vhd"/>
      <outfile xil_pn:name="recursos/test_contador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421855879" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2493650920605122404" xil_pn:start_ts="1421855879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421855879" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5393365343252273324" xil_pn:start_ts="1421855879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421855879" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4518911813231127640" xil_pn:start_ts="1421855879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421855968" xil_pn:in_ck="3769197300148537010" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1421855968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="recursos/asm.vhd"/>
      <outfile xil_pn:name="recursos/contador.vhd"/>
      <outfile xil_pn:name="recursos/flipflop.vhd"/>
      <outfile xil_pn:name="recursos/ram.vhd"/>
      <outfile xil_pn:name="recursos/registro.vhd"/>
      <outfile xil_pn:name="recursos/test.vhd"/>
      <outfile xil_pn:name="recursos/test_contador.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421855973" xil_pn:in_ck="3769197300148537010" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1491352642335732712" xil_pn:start_ts="1421855968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_contador_beh.prj"/>
      <outfile xil_pn:name="test_contador_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1421855973" xil_pn:in_ck="-6757257419874165720" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5811814229227408139" xil_pn:start_ts="1421855973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_contador_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1421853971" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1421853971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421853971" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2429191964427144368" xil_pn:start_ts="1421853971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421853971" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4518911813231127640" xil_pn:start_ts="1421853971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421853971" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1421853971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421853971" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5884394364014733416" xil_pn:start_ts="1421853971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421853971" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1421853971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421853971" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5431198974961757470" xil_pn:start_ts="1421853971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421854296" xil_pn:in_ck="2498397681995239905" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8047246687543384418" xil_pn:start_ts="1421854293">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1421853975" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6374952408249881395" xil_pn:start_ts="1421853975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_postParSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:name="TRAN_postRouteTrce">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
