{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562198364357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562198364373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 20:59:24 2019 " "Processing started: Wed Jul 03 20:59:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562198364373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198364373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UnidadeProcessamento -c UnidadeProcessamento " "Command: quartus_map --read_settings_files=on --write_settings_files=off UnidadeProcessamento -c UnidadeProcessamento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198364373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562198366264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562198366264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor16.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor16 " "Found entity 1: Extensor16" {  } { { "Extensor16.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/Extensor16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce_v " "Found entity 1: DeBounce_v" {  } { { "DeBounce_v.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradasaida.v 1 1 " "Found 1 design units, including 1 entities, in source file entradasaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 EntradaSaida " "Found entity 1: EntradaSaida" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Found entity 1: MuxPC" {  } { { "MuxPC.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoReg " "Found entity 1: BancoReg" {  } { { "BancoReg.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/BancoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.v 1 1 " "Found 1 design units, including 1 entities, in source file memdados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemDados " "Found entity 1: MemDados" {  } { { "MemDados.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mPC MPC Teste.v(16) " "Verilog HDL Declaration information at Teste.v(16): object \"mPC\" differs only in case from object \"MPC\" in the same scope" {  } { { "Teste.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/Teste.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562198387952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mJr MJR Teste.v(18) " "Verilog HDL Declaration information at Teste.v(18): object \"mJr\" differs only in case from object \"MJR\" in the same scope" {  } { { "Teste.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/Teste.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562198387952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Teste " "Found entity 1: Teste" {  } { { "Teste.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/Teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file display_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_verilog " "Found entity 1: display_verilog" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemoria.v 1 1 " "Found 1 design units, including 1 entities, in source file muxmemoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemoria " "Found entity 1: MuxMemoria" {  } { { "MuxMemoria.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxMemoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mPC MPC UnidadeProcessamento.v(19) " "Verilog HDL Declaration information at UnidadeProcessamento.v(19): object \"mPC\" differs only in case from object \"MPC\" in the same scope" {  } { { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562198387999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mJr MJR UnidadeProcessamento.v(21) " "Verilog HDL Declaration information at UnidadeProcessamento.v(21): object \"mJr\" differs only in case from object \"MJR\" in the same scope" {  } { { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1562198387999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeprocessamento.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadeprocessamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeProcessamento " "Found entity 1: UnidadeProcessamento" {  } { { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.v 1 1 " "Found 1 design units, including 1 entities, in source file muxalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxAlu " "Found entity 1: MuxAlu" {  } { { "MuxAlu.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxAlu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198387999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198387999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordeprograma.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordeprograma.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadordePrograma " "Found entity 1: ContadordePrograma" {  } { { "ContadordePrograma.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198388014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor26.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor26.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor26 " "Found entity 1: Extensor26" {  } { { "Extensor26.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/Extensor26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198388014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388014 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemInstrucoes.v(12) " "Verilog HDL information at MemInstrucoes.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "MemInstrucoes.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemInstrucoes.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1562198388030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file meminstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInstrucoes " "Found entity 1: MemInstrucoes" {  } { { "MemInstrucoes.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198388030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjumpreg.v 1 1 " "Found 1 design units, including 1 entities, in source file muxjumpreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxJumpReg " "Found entity 1: MuxJumpReg" {  } { { "MuxJumpReg.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxJumpReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198388030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.v 1 1 " "Found 1 design units, including 1 entities, in source file muxjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxJump " "Found entity 1: MuxJump" {  } { { "MuxJump.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxJump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198388045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198388061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInstrucao " "Found entity 1: MuxInstrucao" {  } { { "MuxInstrucao.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MuxInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198388061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.v 1 1 " "Found 1 design units, including 1 entities, in source file input.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input " "Found entity 1: Input" {  } { { "Input.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/Input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198388077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388077 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UnidadeProcessamento.v(150) " "Verilog HDL Instantiation warning at UnidadeProcessamento.v(150): instance has no name" {  } { { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1562198388092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadeProcessamento " "Elaborating entity \"UnidadeProcessamento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562198388499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UnidadeProcessamento.v(55) " "Verilog HDL assignment warning at UnidadeProcessamento.v(55): truncated value with size 32 to match size of target (1)" {  } { { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562198388514 "|UnidadeProcessamento"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:temp\"" {  } { { "UnidadeProcessamento.v" "temp" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:UC " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:UC\"" {  } { { "UnidadeProcessamento.v" "UC" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadordePrograma ContadordePrograma:PC " "Elaborating entity \"ContadordePrograma\" for hierarchy \"ContadordePrograma:PC\"" {  } { { "UnidadeProcessamento.v" "PC" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInstrucoes MemInstrucoes:IM " "Elaborating entity \"MemInstrucoes\" for hierarchy \"MemInstrucoes:IM\"" {  } { { "UnidadeProcessamento.v" "IM" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388514 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[255..68\] 0 MemInstrucoes.v(7) " "Net \"mem\[255..68\]\" at MemInstrucoes.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MemInstrucoes.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/MemInstrucoes.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1562198388592 "|UnidadeProcessamento|MemInstrucoes:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoReg BancoReg:RB " "Elaborating entity \"BancoReg\" for hierarchy \"BancoReg:RB\"" {  } { { "UnidadeProcessamento.v" "RB" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:OP " "Elaborating entity \"ALU\" for hierarchy \"ALU:OP\"" {  } { { "UnidadeProcessamento.v" "OP" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(37) " "Verilog HDL assignment warning at ALU.v(37): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562198388873 "|UnidadeProcessamento|ALU:OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDados MemDados:DM " "Elaborating entity \"MemDados\" for hierarchy \"MemDados:DM\"" {  } { { "UnidadeProcessamento.v" "DM" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxInstrucao MuxInstrucao:MI " "Elaborating entity \"MuxInstrucao\" for hierarchy \"MuxInstrucao:MI\"" {  } { { "UnidadeProcessamento.v" "MI" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAlu MuxAlu:MA " "Elaborating entity \"MuxAlu\" for hierarchy \"MuxAlu:MA\"" {  } { { "UnidadeProcessamento.v" "MA" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemoria MuxMemoria:MM " "Elaborating entity \"MuxMemoria\" for hierarchy \"MuxMemoria:MM\"" {  } { { "UnidadeProcessamento.v" "MM" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC MuxPC:MPC " "Elaborating entity \"MuxPC\" for hierarchy \"MuxPC:MPC\"" {  } { { "UnidadeProcessamento.v" "MPC" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxJump MuxJump:MJMP " "Elaborating entity \"MuxJump\" for hierarchy \"MuxJump:MJMP\"" {  } { { "UnidadeProcessamento.v" "MJMP" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxJumpReg MuxJumpReg:MJR " "Elaborating entity \"MuxJumpReg\" for hierarchy \"MuxJumpReg:MJR\"" {  } { { "UnidadeProcessamento.v" "MJR" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor16 Extensor16:EXT1 " "Elaborating entity \"Extensor16\" for hierarchy \"Extensor16:EXT1\"" {  } { { "UnidadeProcessamento.v" "EXT1" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor26 Extensor26:EXT2 " "Elaborating entity \"Extensor26\" for hierarchy \"Extensor26:EXT2\"" {  } { { "UnidadeProcessamento.v" "EXT2" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EntradaSaida EntradaSaida:ES " "Elaborating entity \"EntradaSaida\" for hierarchy \"EntradaSaida:ES\"" {  } { { "UnidadeProcessamento.v" "ES" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_verilog display_verilog:comb_7 " "Elaborating entity \"display_verilog\" for hierarchy \"display_verilog:comb_7\"" {  } { { "UnidadeProcessamento.v" "comb_7" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "display_verilog.v(32) " "Verilog HDL Case Statement warning at display_verilog.v(32): can't check case statement for completeness because the case expression has too many possible states" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 32 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(32) " "Verilog HDL Case Statement warning at display_verilog.v(32): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(58) " "Verilog HDL Case Statement warning at display_verilog.v(58): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "display_verilog.v(74) " "Verilog HDL Case Statement warning at display_verilog.v(74): can't check case statement for completeness because the case expression has too many possible states" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 74 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(74) " "Verilog HDL Case Statement warning at display_verilog.v(74): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 74 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(101) " "Verilog HDL Case Statement warning at display_verilog.v(101): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(117) " "Verilog HDL Case Statement warning at display_verilog.v(117): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "display_verilog.v(132) " "Verilog HDL Case Statement warning at display_verilog.v(132): can't check case statement for completeness because the case expression has too many possible states" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 132 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(132) " "Verilog HDL Case Statement warning at display_verilog.v(132): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 132 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(159) " "Verilog HDL Case Statement warning at display_verilog.v(159): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 159 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(175) " "Verilog HDL Case Statement warning at display_verilog.v(175): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 175 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(190) " "Verilog HDL Case Statement warning at display_verilog.v(190): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 190 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "display_verilog.v(205) " "Verilog HDL Case Statement warning at display_verilog.v(205): can't check case statement for completeness because the case expression has too many possible states" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 205 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(205) " "Verilog HDL Case Statement warning at display_verilog.v(205): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 205 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida2 display_verilog.v(23) " "Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable \"saida2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida3 display_verilog.v(23) " "Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable \"saida3\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida4 display_verilog.v(23) " "Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable \"saida4\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida1 display_verilog.v(23) " "Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable \"saida1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 display_verilog.v(23) " "Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 display_verilog.v(23) " "Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 display_verilog.v(23) " "Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4 display_verilog.v(23) " "Verilog HDL Always Construct warning at display_verilog.v(23): inferring latch(es) for variable \"d4\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(236) " "Verilog HDL Case Statement warning at display_verilog.v(236): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 236 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(259) " "Verilog HDL Case Statement warning at display_verilog.v(259): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 259 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_verilog.v(274) " "Verilog HDL Case Statement warning at display_verilog.v(274): incomplete case statement has no default case item" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 274 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida_clock2 display_verilog.v(226) " "Verilog HDL Always Construct warning at display_verilog.v(226): inferring latch(es) for variable \"saida_clock2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida_clock1 display_verilog.v(226) " "Verilog HDL Always Construct warning at display_verilog.v(226): inferring latch(es) for variable \"saida_clock1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c1 display_verilog.v(226) " "Verilog HDL Always Construct warning at display_verilog.v(226): inferring latch(es) for variable \"c1\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c2 display_verilog.v(226) " "Verilog HDL Always Construct warning at display_verilog.v(226): inferring latch(es) for variable \"c2\", which holds its previous value in one or more paths through the always construct" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock1\[0\] display_verilog.v(252) " "Inferred latch for \"saida_clock1\[0\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock1\[1\] display_verilog.v(252) " "Inferred latch for \"saida_clock1\[1\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock1\[2\] display_verilog.v(252) " "Inferred latch for \"saida_clock1\[2\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock1\[3\] display_verilog.v(252) " "Inferred latch for \"saida_clock1\[3\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock1\[4\] display_verilog.v(252) " "Inferred latch for \"saida_clock1\[4\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock1\[5\] display_verilog.v(252) " "Inferred latch for \"saida_clock1\[5\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock1\[6\] display_verilog.v(252) " "Inferred latch for \"saida_clock1\[6\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock2\[0\] display_verilog.v(252) " "Inferred latch for \"saida_clock2\[0\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock2\[1\] display_verilog.v(252) " "Inferred latch for \"saida_clock2\[1\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock2\[2\] display_verilog.v(252) " "Inferred latch for \"saida_clock2\[2\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock2\[3\] display_verilog.v(252) " "Inferred latch for \"saida_clock2\[3\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock2\[4\] display_verilog.v(252) " "Inferred latch for \"saida_clock2\[4\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock2\[5\] display_verilog.v(252) " "Inferred latch for \"saida_clock2\[5\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_clock2\[6\] display_verilog.v(252) " "Inferred latch for \"saida_clock2\[6\]\" at display_verilog.v(252)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida1\[0\] display_verilog.v(49) " "Inferred latch for \"saida1\[0\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida1\[1\] display_verilog.v(49) " "Inferred latch for \"saida1\[1\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida1\[2\] display_verilog.v(49) " "Inferred latch for \"saida1\[2\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida1\[3\] display_verilog.v(49) " "Inferred latch for \"saida1\[3\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida1\[4\] display_verilog.v(49) " "Inferred latch for \"saida1\[4\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida1\[5\] display_verilog.v(49) " "Inferred latch for \"saida1\[5\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida1\[6\] display_verilog.v(49) " "Inferred latch for \"saida1\[6\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida4\[0\] display_verilog.v(49) " "Inferred latch for \"saida4\[0\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida4\[1\] display_verilog.v(49) " "Inferred latch for \"saida4\[1\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida4\[2\] display_verilog.v(49) " "Inferred latch for \"saida4\[2\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida4\[3\] display_verilog.v(49) " "Inferred latch for \"saida4\[3\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida4\[4\] display_verilog.v(49) " "Inferred latch for \"saida4\[4\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida4\[5\] display_verilog.v(49) " "Inferred latch for \"saida4\[5\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida4\[6\] display_verilog.v(49) " "Inferred latch for \"saida4\[6\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida3\[0\] display_verilog.v(49) " "Inferred latch for \"saida3\[0\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida3\[1\] display_verilog.v(49) " "Inferred latch for \"saida3\[1\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida3\[2\] display_verilog.v(49) " "Inferred latch for \"saida3\[2\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida3\[3\] display_verilog.v(49) " "Inferred latch for \"saida3\[3\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida3\[4\] display_verilog.v(49) " "Inferred latch for \"saida3\[4\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida3\[5\] display_verilog.v(49) " "Inferred latch for \"saida3\[5\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida3\[6\] display_verilog.v(49) " "Inferred latch for \"saida3\[6\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida2\[0\] display_verilog.v(49) " "Inferred latch for \"saida2\[0\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida2\[1\] display_verilog.v(49) " "Inferred latch for \"saida2\[1\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida2\[2\] display_verilog.v(49) " "Inferred latch for \"saida2\[2\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida2\[3\] display_verilog.v(49) " "Inferred latch for \"saida2\[3\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida2\[4\] display_verilog.v(49) " "Inferred latch for \"saida2\[4\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida2\[5\] display_verilog.v(49) " "Inferred latch for \"saida2\[5\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida2\[6\] display_verilog.v(49) " "Inferred latch for \"saida2\[6\]\" at display_verilog.v(49)" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198388920 "|UnidadeProcessamento|display_verilog:comb_7"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemDados:DM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemDados:DM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "MemInstrucoes:IM\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemInstrucoes:IM\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE UnidadeProcessamento.UnidadeProcessamento0.rtl.mif " "Parameter INIT_FILE set to UnidadeProcessamento.UnidadeProcessamento0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1562198394532 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394532 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1562198394532 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:OP\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:OP\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:OP\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:OP\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:OP\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:OP\|Div0\"" {  } { { "ALU.v" "Div0" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Mod2\"" {  } { { "display_verilog.v" "Mod2" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Mod0\"" {  } { { "display_verilog.v" "Mod0" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Mod1\"" {  } { { "display_verilog.v" "Mod1" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Div0\"" {  } { { "display_verilog.v" "Div0" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Mod3\"" {  } { { "display_verilog.v" "Mod3" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Div1\"" {  } { { "display_verilog.v" "Div1" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Mod4\"" {  } { { "display_verilog.v" "Mod4" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Div2\"" {  } { { "display_verilog.v" "Div2" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Mod5\"" {  } { { "display_verilog.v" "Mod5" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 256 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_verilog:comb_7\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_verilog:comb_7\|Div3\"" {  } { { "display_verilog.v" "Div3" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198394548 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1562198394548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemDados:DM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"MemDados:DM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198394798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemDados:DM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"MemDados:DM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394798 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198394798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3d1 " "Found entity 1: altsyncram_a3d1" {  } { { "db/altsyncram_a3d1.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/altsyncram_a3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198394939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198394939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemInstrucoes:IM\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"MemInstrucoes:IM\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198394970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemInstrucoes:IM\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"MemInstrucoes:IM\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE UnidadeProcessamento.UnidadeProcessamento0.rtl.mif " "Parameter \"INIT_FILE\" = \"UnidadeProcessamento.UnidadeProcessamento0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198394970 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198394970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5c21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5c21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5c21 " "Found entity 1: altsyncram_5c21" {  } { { "db/altsyncram_5c21.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/altsyncram_5c21.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198395111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198395111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:OP\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:OP\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198395392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:OP\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:OP\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198395392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198395392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198395392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198395392 ""}  } { { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198395392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198395517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198395517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198395595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198395595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198395782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198395782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198395939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198395939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198396079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198396079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:OP\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:OP\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198396267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:OP\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:OP\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396267 ""}  } { { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198396267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198396407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198396407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:OP\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:OP\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198396439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:OP\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:OP\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396439 ""}  } { { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198396439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198396548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198396548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_verilog:comb_7\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"display_verilog:comb_7\|lpm_divide:Mod2\"" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198396642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_verilog:comb_7\|lpm_divide:Mod2 " "Instantiated megafunction \"display_verilog:comb_7\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198396642 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198396642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198396767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198396767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198396845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198396845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198396970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198396970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_verilog:comb_7\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_verilog:comb_7\|lpm_divide:Mod0\"" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198397032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_verilog:comb_7\|lpm_divide:Mod0 " "Instantiated megafunction \"display_verilog:comb_7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397032 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198397032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198397157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198397157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198397220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198397220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198397345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198397345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_verilog:comb_7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_verilog:comb_7\|lpm_divide:Mod1\"" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198397423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_verilog:comb_7\|lpm_divide:Mod1 " "Instantiated megafunction \"display_verilog:comb_7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397438 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198397438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198397563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198397563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198397626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198397626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198397704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198397704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_verilog:comb_7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_verilog:comb_7\|lpm_divide:Div0\"" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198397767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_verilog:comb_7\|lpm_divide:Div0 " "Instantiated megafunction \"display_verilog:comb_7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198397767 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198397767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198397876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198397876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_verilog:comb_7\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display_verilog:comb_7\|lpm_divide:Div1\"" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198398017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_verilog:comb_7\|lpm_divide:Div1 " "Instantiated megafunction \"display_verilog:comb_7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398032 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198398032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198398157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198398157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_verilog:comb_7\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"display_verilog:comb_7\|lpm_divide:Div2\"" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198398298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_verilog:comb_7\|lpm_divide:Div2 " "Instantiated megafunction \"display_verilog:comb_7\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398298 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198398298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198398438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198398438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198398517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198398517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198398642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198398642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_verilog:comb_7\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"display_verilog:comb_7\|lpm_divide:Mod5\"" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198398735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_verilog:comb_7\|lpm_divide:Mod5 " "Instantiated megafunction \"display_verilog:comb_7\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198398735 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198398735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_vam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198398876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198398876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198398938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198398938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_s6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198399017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198399017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_verilog:comb_7\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"display_verilog:comb_7\|lpm_divide:Div3\"" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 257 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198399095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_verilog:comb_7\|lpm_divide:Div3 " "Instantiated megafunction \"display_verilog:comb_7\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198399095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198399095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198399095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562198399095 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 257 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562198399095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/lpm_divide_sim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562198399235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198399235 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:OP\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:OP\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 30 -1 0 } } { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198399971 "|UnidadeProcessamento|ALU:OP|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:OP\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:OP\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ALU.v" 30 -1 0 } } { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198399971 "|UnidadeProcessamento|ALU:OP|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1562198399971 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1562198399971 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1562198401502 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1562198401643 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1562198401643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida1\[0\] " "Latch display_verilog:comb_7\|saida1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida1\[1\] " "Latch display_verilog:comb_7\|saida1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida1\[2\] " "Latch display_verilog:comb_7\|saida1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida1\[3\] " "Latch display_verilog:comb_7\|saida1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida1\[4\] " "Latch display_verilog:comb_7\|saida1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[8\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[8\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida1\[5\] " "Latch display_verilog:comb_7\|saida1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida1\[6\] " "Latch display_verilog:comb_7\|saida1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida2\[0\] " "Latch display_verilog:comb_7\|saida2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE EntradaSaida:ES\|ant\[30\] " "Ports ENA and PRE on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida2\[1\] " "Latch display_verilog:comb_7\|saida2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[30\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida2\[2\] " "Latch display_verilog:comb_7\|saida2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[30\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida2\[3\] " "Latch display_verilog:comb_7\|saida2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[30\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida2\[4\] " "Latch display_verilog:comb_7\|saida2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[30\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida2\[5\] " "Latch display_verilog:comb_7\|saida2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[30\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida2\[6\] " "Latch display_verilog:comb_7\|saida2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[31\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[30\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida3\[0\] " "Latch display_verilog:comb_7\|saida3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[30\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE EntradaSaida:ES\|ant\[31\] " "Ports ENA and PRE on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida3\[1\] " "Latch display_verilog:comb_7\|saida3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[30\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida3\[2\] " "Latch display_verilog:comb_7\|saida3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[30\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida3\[3\] " "Latch display_verilog:comb_7\|saida3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[30\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida3\[4\] " "Latch display_verilog:comb_7\|saida3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[30\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida3\[5\] " "Latch display_verilog:comb_7\|saida3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[30\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida3\[6\] " "Latch display_verilog:comb_7\|saida3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EntradaSaida:ES\|ant\[30\] " "Ports D and ENA on the latch are fed by the same signal EntradaSaida:ES\|ant\[30\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida4\[0\] " "Latch display_verilog:comb_7\|saida4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal32~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 209 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE EntradaSaida:ES\|ant\[31\] " "Ports ENA and PRE on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida4\[1\] " "Latch display_verilog:comb_7\|saida4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal31~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal31~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida4\[2\] " "Latch display_verilog:comb_7\|saida4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal31~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal31~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida4\[3\] " "Latch display_verilog:comb_7\|saida4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal31~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal31~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida4\[4\] " "Latch display_verilog:comb_7\|saida4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal32~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal32~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 209 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida4\[5\] " "Latch display_verilog:comb_7\|saida4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal35~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal35~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 212 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida4\[6\] " "Latch display_verilog:comb_7\|saida4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal31~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal31~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR EntradaSaida:ES\|ant\[31\] " "Ports ENA and CLR on the latch are fed by the same signal EntradaSaida:ES\|ant\[31\]" {  } { { "EntradaSaida.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/EntradaSaida.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock1\[0\] " "Latch display_verilog:comb_7\|saida_clock1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ContadordePrograma:PC\|adressOut\[4\] " "Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC\|adressOut\[4\]" {  } { { "ContadordePrograma.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock1\[1\] " "Latch display_verilog:comb_7\|saida_clock1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ContadordePrograma:PC\|adressOut\[4\] " "Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC\|adressOut\[4\]" {  } { { "ContadordePrograma.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock1\[2\] " "Latch display_verilog:comb_7\|saida_clock1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ContadordePrograma:PC\|adressOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC\|adressOut\[0\]" {  } { { "ContadordePrograma.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock1\[3\] " "Latch display_verilog:comb_7\|saida_clock1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ContadordePrograma:PC\|adressOut\[4\] " "Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC\|adressOut\[4\]" {  } { { "ContadordePrograma.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock1\[4\] " "Latch display_verilog:comb_7\|saida_clock1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ContadordePrograma:PC\|adressOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC\|adressOut\[0\]" {  } { { "ContadordePrograma.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock1\[5\] " "Latch display_verilog:comb_7\|saida_clock1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ContadordePrograma:PC\|adressOut\[4\] " "Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC\|adressOut\[4\]" {  } { { "ContadordePrograma.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock1\[6\] " "Latch display_verilog:comb_7\|saida_clock1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ContadordePrograma:PC\|adressOut\[4\] " "Ports D and ENA on the latch are fed by the same signal ContadordePrograma:PC\|adressOut\[4\]" {  } { { "ContadordePrograma.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/ContadordePrograma.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock2\[0\] " "Latch display_verilog:comb_7\|saida_clock2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal52~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal52~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock2\[1\] " "Latch display_verilog:comb_7\|saida_clock2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal51~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal51~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock2\[2\] " "Latch display_verilog:comb_7\|saida_clock2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal51~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal51~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock2\[3\] " "Latch display_verilog:comb_7\|saida_clock2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal51~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal51~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock2\[4\] " "Latch display_verilog:comb_7\|saida_clock2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal52~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal52~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 278 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock2\[5\] " "Latch display_verilog:comb_7\|saida_clock2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal55~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal55~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 281 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_verilog:comb_7\|saida_clock2\[6\] " "Latch display_verilog:comb_7\|saida_clock2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_verilog:comb_7\|Equal51~synth " "Ports D and ENA on the latch are fed by the same signal display_verilog:comb_7\|Equal51~synth" {  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562198401737 ""}  } { { "display_verilog.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/display_verilog.v" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562198401737 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "traco_display\[0\] GND " "Pin \"traco_display\[0\]\" is stuck at GND" {  } { { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562198407535 "|UnidadeProcessamento|traco_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "traco_display\[1\] GND " "Pin \"traco_display\[1\]\" is stuck at GND" {  } { { "UnidadeProcessamento.v" "" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/UnidadeProcessamento.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1562198407535 "|UnidadeProcessamento|traco_display[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1562198407535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562198408207 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1562198418590 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 171 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"display_verilog:comb_7\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "d:/Users/Raphael/Desktop/LAB COMP/Teste2/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1562198418684 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1562198418684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "d:/Users/Raphael/Desktop/LAB COMP/Teste2/output_files/UnidadeProcessamento.map.smsg " "Generated suppressed messages file d:/Users/Raphael/Desktop/LAB COMP/Teste2/output_files/UnidadeProcessamento.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198419059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562198420357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562198420357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9091 " "Implemented 9091 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562198421310 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562198421310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8974 " "Implemented 8974 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562198421310 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562198421310 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1562198421310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562198421310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562198421420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 21:00:21 2019 " "Processing ended: Wed Jul 03 21:00:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562198421420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562198421420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562198421420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562198421420 ""}
