#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 19 20:39:16 2019
# Process ID: 14804
# Current directory: C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16228 C:\Users\lukas\Documents\SoC_Lab\FPGA_MNIST\vivado\project\FPGA-MNIST.xpr
# Log file: C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/project/vivado.log
# Journal file: C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/project/FPGA-MNIST.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/project/FPGA-MNIST.srcs/sources_1/bd/zedboard/zedboard.bd}
ipx::edit_ip_in_project -upgrade true -name EggNet_v1_0_project -directory C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/project/FPGA-MNIST.tmp/EggNet_v1_0_project c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/MemCtrl/MemCtrl.vhd
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0/blk_mem_gen_0.dcp
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0.dcp] -no_script -reset -force -quiet
remove_files  c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0.dcp
add_files -norecurse -copy_to c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
add_files -norecurse C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/hdl/EggNet_v1_0_S00_AXIS.vhd
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1568} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/users/lukas/documents/soc_lab/fpga_mnist/vivado/project/fpga-mnist.tmp/eggnet_v1_0_project/EggNet_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/lukas/documents/soc_lab/fpga_mnist/vivado/project/fpga-mnist.tmp/eggnet_v1_0_project/EggNet_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/lukas/documents/soc_lab/fpga_mnist/vivado/project/fpga-mnist.tmp/eggnet_v1_0_project/EggNet_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/lukas/documents/soc_lab/fpga_mnist/vivado/project/fpga-mnist.tmp/eggnet_v1_0_project/EggNet_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/lukas/documents/soc_lab/fpga_mnist/vivado/project/fpga-mnist.tmp/eggnet_v1_0_project/EggNet_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/lukas/documents/soc_lab/fpga_mnist/vivado/project/fpga-mnist.tmp/eggnet_v1_0_project/EggNet_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/lukas/documents/soc_lab/fpga_mnist/vivado/project/fpga-mnist.tmp/eggnet_v1_0_project/EggNet_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/lukas/Documents/SoC_Lab/FPGA_MNIST/vivado/NN_IP/EggNet_1.0/sim/MemCtrl/tb_AXI_stream_slave.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_EggNet_v1_0_S00_AXIS [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_simulation
source tb_EggNet_v1_0_S00_AXIS.tcl
run 30 us
relaunch_sim
run 30 us
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property language mixed [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
set_property language vhdl [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:EggNet:1.0 [get_ips  zedboard_NeuralNetwork_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips zedboard_NeuralNetwork_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
