$date
	Tue Apr  2 22:37:11 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module add_tb $end
$scope module add_1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # CIN $end
$var wire 1 $ SUM $end
$var wire 1 % COUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#50
0$
0%
0#
0"
0!
#100
1$
1#
#150
0#
1"
#200
0$
1%
1#
#250
0%
1$
0#
0"
1!
#300
0$
1%
1#
#350
0#
1"
#400
1$
1#
#450
