<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Shifter_8_bit.vhd</title>
<style> .LN { font-style: italic; color: #888888 } </style>
<style> .CT { font-style: italic; color: #117755 } </style>
<style> .PP { font-style: bold;   color: #992211 } </style>
<style> .KW { font-style: bold;   color: #112266 } </style>
<style> .DT { font-style: bold;   color: #112266 } </style>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" text="#1122aa" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../Shifter_8_bit.vhd" target="rtwreport_document_frame" id="linkToText_plain">Shifter_8_bit.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdlsrc\hdlcodercpu_eml\Shifter_8_bit.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2014-08-26 11:41:14</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 8.3 and HDL Coder 3.4</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: Shifter_8_bit</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: hdlcodercpu_eml/CPU_Subsystem_8_bit/Shifter (8-bit)</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a>LIBRARY IEEE;
</span><span><a class="LN" name="19">   19   </a>USE IEEE.std_logic_1164.ALL;
</span><span><a class="LN" name="20">   20   </a>USE IEEE.numeric_std.ALL;
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a>ENTITY Shifter_8_bit IS
</span><span><a class="LN" name="23">   23   </a>  PORT( select_rsvd                       :   IN    std_logic_vector(1 DOWNTO 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="24">   24   </a>        input                             :   IN    std_logic_vector(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="25">   25   </a>        in_flags                          :   IN    std_logic_vector(3 DOWNTO 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="26">   26   </a>        out_flags                         :   OUT   std_logic_vector(3 DOWNTO 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="27">   27   </a>        shift_out                         :   OUT   std_logic_vector(7 DOWNTO 0)  <span class="CT">-- int8</span>
</span><span><a class="LN" name="28">   28   </a>        );
</span><span><a class="LN" name="29">   29   </a>END Shifter_8_bit;
</span><span><a class="LN" name="30">   30   </a>
</span><span><a class="LN" name="31">   31   </a>
</span><span><a class="LN" name="32">   32   </a>ARCHITECTURE rtl OF Shifter_8_bit IS
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a>  <span class="CT">-- Functions</span>
</span><span><a class="LN" name="35">   35   </a>  <span class="CT">-- HDLCODER_TO_STDLOGIC </span>
</span><span><a class="LN" name="36">   36   </a>  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS
</span><span><a class="LN" name="37">   37   </a>  BEGIN
</span><span><a class="LN" name="38">   38   </a>    IF arg THEN
</span><span><a class="LN" name="39">   39   </a>      RETURN '1';
</span><span><a class="LN" name="40">   40   </a>    ELSE
</span><span><a class="LN" name="41">   41   </a>      RETURN '0';
</span><span><a class="LN" name="42">   42   </a>    END IF;
</span><span><a class="LN" name="43">   43   </a>  END FUNCTION;
</span><span><a class="LN" name="44">   44   </a>
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="47">   47   </a>  SIGNAL select_unsigned                  : <span class="DT">unsigned</span>(1 DOWNTO 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="48">   48   </a>  SIGNAL input_signed                     : <span class="DT">signed</span>(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="49">   49   </a>  SIGNAL in_flags_unsigned                : <span class="DT">unsigned</span>(3 DOWNTO 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="50">   50   </a>  SIGNAL out_flags_tmp                    : <span class="DT">unsigned</span>(3 DOWNTO 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="51">   51   </a>  SIGNAL shift_out_tmp                    : <span class="DT">signed</span>(7 DOWNTO 0);  <span class="CT">-- int8</span>
</span><span><a class="LN" name="52">   52   </a>
</span><span><a class="LN" name="53">   53   </a>BEGIN
</span><span><a class="LN" name="54">   54   </a>  select_unsigned &lt;= <span class="DT">unsigned</span>(select_rsvd);
</span><span><a class="LN" name="55">   55   </a>
</span><span><a class="LN" name="56">   56   </a>  input_signed &lt;= <span class="DT">signed</span>(input);
</span><span><a class="LN" name="57">   57   </a>
</span><span><a class="LN" name="58">   58   </a>  in_flags_unsigned &lt;= <span class="DT">unsigned</span>(in_flags);
</span><span><a class="LN" name="59">   59   </a>
</span><span><a class="LN" name="60">   60   </a>  Shifter_8_bit_1_output : PROCESS (select_unsigned, input_signed, in_flags_unsigned)
</span><span><a class="LN" name="61">   61   </a>    VARIABLE c_out : std_logic;
</span><span><a class="LN" name="62">   62   </a>    VARIABLE sign_bit : std_logic;
</span><span><a class="LN" name="63">   63   </a>    VARIABLE is_zero : <span class="DT">unsigned</span>(7 DOWNTO 0);
</span><span><a class="LN" name="64">   64   </a>    VARIABLE zero_ufix1 : std_logic;
</span><span><a class="LN" name="65">   65   </a>    VARIABLE c_uint : std_logic;
</span><span><a class="LN" name="66">   66   </a>    VARIABLE c : <span class="DT">signed</span>(7 DOWNTO 0);
</span><span><a class="LN" name="67">   67   </a>    VARIABLE c_0 : BOOLEAN;
</span><span><a class="LN" name="68">   68   </a>  BEGIN
</span><span><a class="LN" name="69">   69   </a>    <span class="CT">--MATLAB Function 'CPU_Subsystem_8_bit/Shifter (8-bit)': '<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1</i></font></a>'</span>
</span><span><a class="LN" name="70">   70   </a>    <span class="CT">-- An 8-bit shifter:</span>
</span><span><a class="LN" name="71">   71   </a>    <span class="CT">-- select = 1 =&gt; shift left by 1 bit</span>
</span><span><a class="LN" name="72">   72   </a>    <span class="CT">-- select = 2 =&gt; shift right by 1 bit</span>
</span><span><a class="LN" name="73">   73   </a>    <span class="CT">-- otherwise, pass the input</span>
</span><span><a class="LN" name="74">   74   </a>    <span class="CT">-- HDL specific fimath</span>
</span><span><a class="LN" name="75">   75   </a>    <span class="CT">-- Overflow (V)</span>
</span><span><a class="LN" name="76">   76   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:16')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:16</i></font></a>'</span>
</span><span><a class="LN" name="77">   77   </a>    c_uint := in_flags_unsigned(1);
</span><span><a class="LN" name="78">   78   </a>    <span class="CT">-- Carry (C)</span>
</span><span><a class="LN" name="79">   79   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:19')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:19</i></font></a>'</span>
</span><span><a class="LN" name="80">   80   </a>    c_out := in_flags_unsigned(3);
</span><span><a class="LN" name="81">   81   </a>
</span><span><a class="LN" name="82">   82   </a>    CASE select_unsigned IS
</span><span><a class="LN" name="83">   83   </a>      WHEN <font color="#1122ff">&quot;01&quot;</font> =&gt;
</span><span><a class="LN" name="84">   84   </a>        <span class="CT">-- shift left</span>
</span><span><a class="LN" name="85">   85   </a>        <span class="CT">-- affects C and V as well</span>
</span><span><a class="LN" name="86">   86   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:25')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:25</i></font></a>'</span>
</span><span><a class="LN" name="87">   87   </a>        c := input_signed sll 1;
</span><span><a class="LN" name="88">   88   </a>        <span class="CT">-- Carry (C)</span>
</span><span><a class="LN" name="89">   89   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:27')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:27</i></font></a>'</span>
</span><span><a class="LN" name="90">   90   </a>        c_out := input_signed(7);
</span><span><a class="LN" name="91">   91   </a>        <span class="CT">-- Overflow (V)</span>
</span><span><a class="LN" name="92">   92   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:29')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:29</i></font></a>'</span>
</span><span><a class="LN" name="93">   93   </a>        c_uint := input_signed(7) XOR input_signed(6);
</span><span><a class="LN" name="94">   94   </a>      WHEN <font color="#1122ff">&quot;10&quot;</font> =&gt;
</span><span><a class="LN" name="95">   95   </a>        <span class="CT">-- shift right</span>
</span><span><a class="LN" name="96">   96   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:32')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:32</i></font></a>'</span>
</span><span><a class="LN" name="97">   97   </a>        c := SHIFT_RIGHT(input_signed , 1);
</span><span><a class="LN" name="98">   98   </a>      WHEN OTHERS =&gt; 
</span><span><a class="LN" name="99">   99   </a>        <span class="CT">-- pass the input</span>
</span><span><a class="LN" name="100">  100   </a>        <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:35')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:35</i></font></a>'</span>
</span><span><a class="LN" name="101">  101   </a>        c := input_signed;
</span><span><a class="LN" name="102">  102   </a>    END CASE;
</span><span><a class="LN" name="103">  103   </a>
</span><span><a class="LN" name="104">  104   </a>    <span class="CT">-- Negativity  (N)</span>
</span><span><a class="LN" name="105">  105   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:39')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:39</i></font></a>'</span>
</span><span><a class="LN" name="106">  106   </a>    sign_bit := c(7);
</span><span><a class="LN" name="107">  107   </a>    <span class="CT">-- Is Zero? (Z)</span>
</span><span><a class="LN" name="108">  108   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:42')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:42</i></font></a>'</span>
</span><span><a class="LN" name="109">  109   </a>    c_0 :=  NOT (c /= 0);
</span><span><a class="LN" name="110">  110   </a>    is_zero := '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; hdlcoder_to_stdlogic(c_0);
</span><span><a class="LN" name="111">  111   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:43')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:43</i></font></a>'</span>
</span><span><a class="LN" name="112">  112   </a>    zero_ufix1 := is_zero(0);
</span><span><a class="LN" name="113">  113   </a>    <span class="CT">-- Set [C, N, V, Z] in the flag register</span>
</span><span><a class="LN" name="114">  114   </a>    <span class="CT">--'<a href="matlab:coder.internal.code2model('hdlcodercpu_eml:13:1:46')" name="code2model"><font color="#117755"><i>&lt;S11&gt;:1:46</i></font></a>'</span>
</span><span><a class="LN" name="115">  115   </a>    out_flags_tmp &lt;= <span class="DT">unsigned</span>'(c_out &amp; sign_bit &amp; c_uint &amp; zero_ufix1);
</span><span><a class="LN" name="116">  116   </a>    shift_out_tmp &lt;= c;
</span><span><a class="LN" name="117">  117   </a>  END PROCESS Shifter_8_bit_1_output;
</span><span><a class="LN" name="118">  118   </a>
</span><span><a class="LN" name="119">  119   </a>
</span><span><a class="LN" name="120">  120   </a>  out_flags &lt;= std_logic_vector(out_flags_tmp);
</span><span><a class="LN" name="121">  121   </a>
</span><span><a class="LN" name="122">  122   </a>  shift_out &lt;= std_logic_vector(shift_out_tmp);
</span><span><a class="LN" name="123">  123   </a>
</span><span><a class="LN" name="124">  124   </a>END rtl;
</span><span><a class="LN" name="125">  125   </a>
</span><span><a class="LN" name="126">  126   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>