
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
Options:	
Date:		Thu Jan 30 22:48:09 2025
Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser/cds.lib - Unable to open library umc110ae at path /home/vlsiuser/umc110ae: Invalid Lib Path..
**ERROR: (IMPSYT-16085):	Specify the name of Analysis View.
<CMD> save_global SCfinal.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> set init_verilog ../synthesis/reports/hdl_synthesis.v
<CMD> set init_mmmc_file SCfinal.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=01/30 22:59:47, mem=713.6M)
#% End Load MMMC data ... (date=01/30 22:59:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=713.8M, current mem=713.8M)
rccorners

Loading LEF file ../lef/gsclib045_tech.lef ...

Loading LEF file ../lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Jan 30 22:59:47 2025
viaInitial ends at Thu Jan 30 22:59:47 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from SCfinal.view
Reading slow timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading fast timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=16.9M, fe_cpu=4.38min, fe_real=11.65min, fe_mem=832.5M) ***
#% Begin Load netlist data ... (date=01/30 22:59:48, mem=732.3M)
*** Begin netlist parsing (mem=832.5M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/reports/hdl_synthesis.v'

*** Memory Usage v#1 (Current mem = 832.520M, initial mem = 308.848M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=832.5M) ***
#% End Load netlist data ... (date=01/30 22:59:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.7M, current mem=742.7M)
Top level cell is t1c_riscv_cpu.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell t1c_riscv_cpu ...
*** Netlist is unique.
** info: there are 1055 modules.
** info: there are 4409 stdCell insts.

*** Memory Usage v#1 (Current mem = 896.945M, initial mem = 308.848M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../synthesis/reports/area_opt/riscv_sdc.sdc' ...
Current (total cpu=0:04:23, real=0:11:40, peak res=1032.0M, current mem=1032.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/reports/area_opt/riscv_sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/reports/area_opt/riscv_sdc.sdc, Line 10).

t1c_riscv_cpu
INFO (CTE): Reading of timing constraints file ../synthesis/reports/area_opt/riscv_sdc.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1053.3M, current mem=1053.3M)
Current (total cpu=0:04:23, real=0:11:40, peak res=1053.3M, current mem=1053.3M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.699992 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.998688915375 0.699533 10.0 10.07 10.0 10.07
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1361.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1361.4M)
Ring generation is complete.
<CMD> saveDesign final1.enc
#% Begin save design ... (date=01/30 23:02:02, mem=1188.7M)
% Begin Save ccopt configuration ... (date=01/30 23:02:02, mem=1188.7M)
% End Save ccopt configuration ... (date=01/30 23:02:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1189.6M, current mem=1189.6M)
% Begin Save netlist data ... (date=01/30 23:02:02, mem=1189.6M)
Writing Binary DB to final1.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 23:02:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1189.7M, current mem=1189.7M)
Saving symbol-table file ...
Saving congestion map file final1.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 23:02:02, mem=1190.4M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 23:02:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1190.4M, current mem=1190.4M)
Saving preference file final1.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 23:02:02, mem=1193.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 23:02:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.4M, current mem=1193.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 23:02:02, mem=1193.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 23:02:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.5M, current mem=1193.5M)
% Begin Save routing data ... (date=01/30 23:02:02, mem=1193.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1348.0M) ***
% End Save routing data ... (date=01/30 23:02:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1193.8M, current mem=1193.8M)
Saving property file final1.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1351.0M) ***
% Begin Save power constraints data ... (date=01/30 23:02:02, mem=1194.4M)
% End Save power constraints data ... (date=01/30 23:02:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.5M, current mem=1194.5M)
rccorners
rccorners
rccorners
Generated self-contained design final1.enc.dat
#% End save design ... (date=01/30 23:02:02, total cpu=0:00:00.3, real=0:00:01.0, peak res=1224.2M, current mem=1196.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
Warning: net PC[1] is not connected to global special net.
Warning: net PC[0] is not connected to global special net.
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 30 23:05:01 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2706.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 37 used
Read in 37 components
  37 core components: 37 unplaced, 0 placed, 0 fixed
Read in 228 logical pins
Read in 196 nets
Read in 2 special nets, 2 routed
Read in 74 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 196
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 98
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2746.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 294 wires.
ViaGen created 1764 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       294      |       NA       |
|  Via1  |       196      |        0       |
|  Via2  |       196      |        0       |
|  Via3  |       196      |        0       |
|  Via4  |       196      |        0       |
|  Via5  |       196      |        0       |
|  Via6  |       196      |        0       |
|  Via7  |       196      |        0       |
|  Via8  |       196      |        0       |
|  Via9  |       196      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 30 23:05:02 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 899Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2746.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 37 used
Read in 37 components
  37 core components: 37 unplaced, 0 placed, 0 fixed
Read in 228 logical pins
Read in 196 nets
Read in 2 special nets, 2 routed
Read in 74 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2746.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1446.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1446.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1446.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1446.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1446.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 1772 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       196      |        0       |
|  Via2  |       196      |        0       |
|  Via3  |       196      |        0       |
|  Via4  |       196      |        0       |
|  Via5  |       196      |        0       |
|  Via6  |       196      |        0       |
|  Via7  |       196      |        0       |
|  Via8  |       196      |        0       |
|  Via9  |       196      |        0       |
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1446.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1446.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1446.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1446.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1446.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.900000, 5.270000) (11.900000, 180.740005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (175.449997, 5.270000) (175.449997, 180.740005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (14.150000, 1.520000) (14.150000, 184.490005) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (177.699997, 1.520000) (177.699997, 184.490005) because same wire already exists.
Stripe generation is complete.
<CMD> saveDesign final2.enc
#% Begin save design ... (date=01/30 23:06:04, mem=1228.1M)
% Begin Save ccopt configuration ... (date=01/30 23:06:04, mem=1228.1M)
% End Save ccopt configuration ... (date=01/30 23:06:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.3M, current mem=1228.3M)
% Begin Save netlist data ... (date=01/30 23:06:04, mem=1228.3M)
Writing Binary DB to final2.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 23:06:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.3M, current mem=1228.3M)
Saving symbol-table file ...
Saving congestion map file final2.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 23:06:05, mem=1228.3M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 23:06:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.3M, current mem=1228.3M)
Saving preference file final2.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 23:06:05, mem=1228.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 23:06:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.6M, current mem=1228.6M)
Saving PG file final2.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 23:06:05 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1431.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 23:06:05, mem=1228.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 23:06:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.7M, current mem=1228.7M)
% Begin Save routing data ... (date=01/30 23:06:05, mem=1228.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1431.3M) ***
% End Save routing data ... (date=01/30 23:06:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.7M, current mem=1227.4M)
Saving property file final2.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1434.3M) ***
% Begin Save power constraints data ... (date=01/30 23:06:05, mem=1227.4M)
% End Save power constraints data ... (date=01/30 23:06:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.4M, current mem=1227.4M)
rccorners
rccorners
rccorners
Generated self-contained design final2.enc.dat
#% End save design ... (date=01/30 23:06:05, total cpu=0:00:00.3, real=0:00:01.0, peak res=1259.4M, current mem=1228.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -138.50150 -10.82750 359.40350 229.89150
<CMD> zoomBox -116.94450 -9.30050 306.27450 195.31050
<CMD> zoomBox -98.73600 -7.96450 261.00050 165.95500
<CMD> zoomBox -70.13000 -5.86400 189.77950 119.79300
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.356 14.4535 -pin clk
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1455.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -80.28050 -8.70500 225.49650 139.12700
<CMD> zoomBox -92.22150 -11.95000 267.51650 161.97000
<CMD> zoomBox -106.49850 -15.42400 316.72250 189.18800
<CMD> zoomBox -123.29500 -19.42100 374.61200 221.29900
<CMD> zoomBox -64.76250 2.47500 195.14900 128.13300
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 1.0355 34.3585 -pin Ext_MemWrite
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1445.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 1.0355 57.802 -pin {{Ext_WriteData[0]} {Ext_WriteData[1]} {Ext_WriteData[2]} {Ext_WriteData[3]} {Ext_WriteData[4]} {Ext_WriteData[5]} {Ext_WriteData[6]} {Ext_WriteData[7]} {Ext_WriteData[8]} {Ext_WriteData[9]} {Ext_WriteData[10]} {Ext_WriteData[11]} {Ext_WriteData[12]} {Ext_WriteData[13]} {Ext_WriteData[14]} {Ext_WriteData[15]} {Ext_WriteData[16]} {Ext_WriteData[17]} {Ext_WriteData[18]} {Ext_WriteData[19]} {Ext_WriteData[20]} {Ext_WriteData[21]} {Ext_WriteData[22]} {Ext_WriteData[23]} {Ext_WriteData[24]} {Ext_WriteData[25]} {Ext_WriteData[26]} {Ext_WriteData[27]} {Ext_WriteData[28]} {Ext_WriteData[29]} {Ext_WriteData[30]} {Ext_WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1446.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.5665 84.8405 -pin {{DataAdr[0]} {DataAdr[1]} {DataAdr[2]} {DataAdr[3]} {DataAdr[4]} {DataAdr[5]} {DataAdr[6]} {DataAdr[7]} {DataAdr[8]} {DataAdr[9]} {DataAdr[10]} {DataAdr[11]} {DataAdr[12]} {DataAdr[13]} {DataAdr[14]} {DataAdr[15]} {DataAdr[16]} {DataAdr[17]} {DataAdr[18]} {DataAdr[19]} {DataAdr[20]} {DataAdr[21]} {DataAdr[22]} {DataAdr[23]} {DataAdr[24]} {DataAdr[25]} {DataAdr[26]} {DataAdr[27]} {DataAdr[28]} {DataAdr[29]} {DataAdr[30]} {DataAdr[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1446.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -66.44550 -3.15150 239.33350 144.68150
<CMD> zoomBox -68.42550 -9.77100 291.31500 164.15050
<CMD> zoomBox -70.75400 -17.55850 352.47000 187.05500
<CMD> zoomBox -77.49950 -37.30350 508.27900 245.89900
<CMD> zoomBox -81.85050 -49.86000 607.30050 283.31950
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -5.72350 -13.17650 492.18950 227.54650
<CMD> zoomBox 69.07150 -2.05300 374.85250 145.78100
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Right -layer 1 -assign 189.5085 30.4925 -pin {{DataAdr[0]} {DataAdr[1]} {DataAdr[2]} {DataAdr[3]} {DataAdr[4]} {DataAdr[5]} {DataAdr[6]} {DataAdr[7]} {DataAdr[8]} {DataAdr[9]} {DataAdr[10]} {DataAdr[11]} {DataAdr[12]} {DataAdr[13]} {DataAdr[14]} {DataAdr[15]} {DataAdr[16]} {DataAdr[17]} {DataAdr[18]} {DataAdr[19]} {DataAdr[20]} {DataAdr[21]} {DataAdr[22]} {DataAdr[23]} {DataAdr[24]} {DataAdr[25]} {DataAdr[26]} {DataAdr[27]} {DataAdr[28]} {DataAdr[29]} {DataAdr[30]} {DataAdr[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1446.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox 25.99100 -33.97450 449.21850 170.64050
<CMD> zoomBox -3.96450 -52.70250 493.95000 188.02100
<CMD> zoomBox -39.41800 -75.10550 546.36400 208.09900
<CMD> zoomBox -31.69700 -28.38200 391.53150 176.23350
<CMD> zoomBox -28.68100 -10.13450 331.06300 163.78850
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.739 85.696 -pin {{Ext_DataAdr[0]} {Ext_DataAdr[1]} {Ext_DataAdr[2]} {Ext_DataAdr[3]} {Ext_DataAdr[4]} {Ext_DataAdr[5]} {Ext_DataAdr[6]} {Ext_DataAdr[7]} {Ext_DataAdr[8]} {Ext_DataAdr[9]} {Ext_DataAdr[10]} {Ext_DataAdr[11]} {Ext_DataAdr[12]} {Ext_DataAdr[13]} {Ext_DataAdr[14]} {Ext_DataAdr[15]} {Ext_DataAdr[16]} {Ext_DataAdr[17]} {Ext_DataAdr[18]} {Ext_DataAdr[19]} {Ext_DataAdr[20]} {Ext_DataAdr[21]} {Ext_DataAdr[22]} {Ext_DataAdr[23]} {Ext_DataAdr[24]} {Ext_DataAdr[25]} {Ext_DataAdr[26]} {Ext_DataAdr[27]} {Ext_DataAdr[28]} {Ext_DataAdr[29]} {Ext_DataAdr[30]} {Ext_DataAdr[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1446.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.5225 135.234 -pin {{Result[0]} {Result[1]} {Result[2]} {Result[3]} {Result[4]} {Result[5]} {Result[6]} {Result[7]} {Result[8]} {Result[9]} {Result[10]} {Result[11]} {Result[12]} {Result[13]} {Result[14]} {Result[15]} {Result[16]} {Result[17]} {Result[18]} {Result[19]} {Result[20]} {Result[21]} {Result[22]} {Result[23]} {Result[24]} {Result[25]} {Result[26]} {Result[27]} {Result[28]} {Result[29]} {Result[30]} {Result[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1446.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -30.09350 -30.71050 393.13500 173.90500
<CMD> zoomBox -31.75500 -54.91750 466.16050 185.80650
<CMD> zoomBox -33.71000 -83.39700 552.07300 199.80800
<CMD> zoomBox 1.37300 -45.35500 499.28900 195.36950
<CMD> zoomBox 31.23800 -12.79450 454.46750 191.82150
<CMD> zoomBox 56.62400 14.88200 416.36900 188.80550
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Right -layer 1 -assign 0.0 135.375 -pin {{Result[0]} {Result[1]} {Result[2]} {Result[3]} {Result[4]} {Result[5]} {Result[6]} {Result[7]} {Result[8]} {Result[9]} {Result[10]} {Result[11]} {Result[12]} {Result[13]} {Result[14]} {Result[15]} {Result[16]} {Result[17]} {Result[18]} {Result[19]} {Result[20]} {Result[21]} {Result[22]} {Result[23]} {Result[24]} {Result[25]} {Result[26]} {Result[27]} {Result[28]} {Result[29]} {Result[30]} {Result[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1447.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox 32.15400 -4.12900 455.38350 200.48700
<CMD> zoomBox 3.36600 -26.63000 501.28300 214.09500
<CMD> zoomBox -30.23900 -53.89400 555.54650 229.31200
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -71.70050 -96.78500 617.45900 236.39850
<CMD> zoomBox -120.40550 -147.17200 690.37050 244.80850
<CMD> zoomBox -99.41700 -103.07400 589.74250 230.10950
<CMD> zoomBox -82.57150 -65.28000 503.21450 217.92600
<CMD> zoomBox -61.84900 -5.36050 361.38150 199.25600
<CMD> zoomBox -39.45800 53.16900 220.45850 178.82900
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.553 146.6325 -pin reset
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1447.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -66.56300 24.78750 356.66800 229.40450
<CMD> zoomBox -91.14100 -3.26650 494.64750 279.94100
<CMD> zoomBox -115.35950 -41.69000 695.42150 350.29300
<CMD> zoomBox -22.00750 6.60950 563.78200 289.81750
<CMD> zoomBox 14.45000 25.47250 512.37150 266.19950
<CMD> zoomBox -3.19800 -3.69400 582.59250 279.51450
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox 68.46650 33.15800 428.21500 207.08350
<CMD> zoomBox 101.04750 50.78750 360.96650 176.44900
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Right -layer 1 -assign 189.198 104.397 -pin MemWrite
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1447.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox 93.07650 35.39700 398.86350 183.23400
<CMD> zoomBox 87.26800 21.50850 447.01750 195.43450
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Right -layer 1 -assign 189.5895 78.186 -pin {{PC[0]} {PC[1]} {PC[2]} {PC[3]} {PC[4]} {PC[5]} {PC[6]} {PC[7]} {PC[8]} {PC[9]} {PC[10]} {PC[11]} {PC[12]} {PC[13]} {PC[14]} {PC[15]} {PC[16]} {PC[17]} {PC[18]} {PC[19]} {PC[20]} {PC[21]} {PC[22]} {PC[23]} {PC[24]} {PC[25]} {PC[26]} {PC[27]} {PC[28]} {PC[29]} {PC[30]} {PC[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1447.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox 66.15650 0.47400 489.39200 205.09300
<CMD> zoomBox 3.69400 -55.53700 589.48800 227.67300
<CMD> zoomBox -36.02750 -91.15600 653.14200 242.03250
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox 0.39950 -72.56950 586.19350 210.64050
<CMD> zoomBox 57.48500 -41.73350 480.72150 162.88600
<CMD> zoomBox 94.42050 -15.10850 400.21000 132.72950
<CMD> zoomBox 108.84600 -4.71050 368.76700 120.95200
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Right -layer 1 -assign 189.182 53.7445 -pin {{ReadData[0]} {ReadData[1]} {ReadData[2]} {ReadData[3]} {ReadData[4]} {ReadData[5]} {ReadData[6]} {ReadData[7]} {ReadData[8]} {ReadData[9]} {ReadData[10]} {ReadData[11]} {ReadData[12]} {ReadData[13]} {ReadData[14]} {ReadData[15]} {ReadData[16]} {ReadData[17]} {ReadData[18]} {ReadData[19]} {ReadData[20]} {ReadData[21]} {ReadData[22]} {ReadData[23]} {ReadData[24]} {ReadData[25]} {ReadData[26]} {ReadData[27]} {ReadData[28]} {ReadData[29]} {ReadData[30]} {ReadData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1448.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox 50.07350 -21.57650 473.31400 183.04500
<CMD> zoomBox -8.87000 -37.55450 576.93000 245.65850
<CMD> zoomBox -46.35450 -47.43850 642.82250 285.75350
<CMD> zoomBox -10.98800 18.34200 486.94300 259.07350
<CMD> zoomBox 3.42850 44.43600 426.67050 249.05800
<CMD> zoomBox 16.63750 66.69250 376.39300 240.62100
<CMD> zoomBox 37.88850 101.75050 297.81200 227.41400
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Top -layer 1 -assign 107.285 185.2135 -pin {{WriteData[0]} {WriteData[1]} {WriteData[2]} {WriteData[3]} {WriteData[4]} {WriteData[5]} {WriteData[6]} {WriteData[7]} {WriteData[8]} {WriteData[9]} {WriteData[10]} {WriteData[11]} {WriteData[12]} {WriteData[13]} {WriteData[14]} {WriteData[15]} {WriteData[16]} {WriteData[17]} {WriteData[18]} {WriteData[19]} {WriteData[20]} {WriteData[21]} {WriteData[22]} {WriteData[23]} {WriteData[24]} {WriteData[25]} {WriteData[26]} {WriteData[27]} {WriteData[28]} {WriteData[29]} {WriteData[30]} {WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1448.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox 11.66300 52.68750 509.59450 293.41950
<CMD> zoomBox 1.88750 34.56400 587.68950 317.77800
<CMD> zoomBox -34.66450 -1.92550 654.51450 331.26750
<CMD> zoomBox -128.01250 -95.35900 825.86900 365.80800
<CMD> zoomBox -104.77400 -46.01600 584.40600 287.17750
<CMD> zoomBox -115.74450 -67.73650 695.05600 324.25600
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Top -layer 1 -assign 107.3 186.01 -pin {{WriteData[0]} {WriteData[1]} {WriteData[2]} {WriteData[3]} {WriteData[4]} {WriteData[5]} {WriteData[6]} {WriteData[7]} {WriteData[8]} {WriteData[9]} {WriteData[10]} {WriteData[11]} {WriteData[12]} {WriteData[13]} {WriteData[14]} {WriteData[15]} {WriteData[16]} {WriteData[17]} {WriteData[18]} {WriteData[19]} {WriteData[20]} {WriteData[21]} {WriteData[22]} {WriteData[23]} {WriteData[24]} {WriteData[25]} {WriteData[26]} {WriteData[27]} {WriteData[28]} {WriteData[29]} {WriteData[30]} {WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1448.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -487.61100 -269.43650 832.64350 368.85850
<CMD> zoomBox -323.48300 -157.74100 630.40150 303.42750
<CMD> zoomBox -204.90050 -77.04100 484.28200 256.15350
<CMD> zoomBox -158.58900 -45.52450 427.21600 237.69100
<CMD> zoomBox -119.54100 -18.15400 378.39300 222.57900
<CMD> saveDesign finalPinned.enc
#% Begin save design ... (date=01/30 23:15:13, mem=1236.9M)
% Begin Save ccopt configuration ... (date=01/30 23:15:13, mem=1236.9M)
% End Save ccopt configuration ... (date=01/30 23:15:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.0M, current mem=1237.0M)
% Begin Save netlist data ... (date=01/30 23:15:13, mem=1237.0M)
Writing Binary DB to finalPinned.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 23:15:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.0M, current mem=1237.0M)
Saving symbol-table file ...
Saving congestion map file finalPinned.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 23:15:13, mem=1237.5M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 23:15:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.5M, current mem=1237.5M)
Saving preference file finalPinned.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 23:15:14, mem=1237.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 23:15:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.8M, current mem=1237.8M)
Saving PG file finalPinned.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 23:15:14 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1448.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 23:15:14, mem=1237.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 23:15:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1237.9M, current mem=1237.9M)
% Begin Save routing data ... (date=01/30 23:15:14, mem=1237.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1448.2M) ***
% End Save routing data ... (date=01/30 23:15:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1238.1M, current mem=1238.1M)
Saving property file finalPinned.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1451.2M) ***
% Begin Save power constraints data ... (date=01/30 23:15:14, mem=1238.1M)
% End Save power constraints data ... (date=01/30 23:15:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1238.1M, current mem=1238.1M)
rccorners
rccorners
rccorners
Generated self-contained design finalPinned.enc.dat
#% End save design ... (date=01/30 23:15:14, total cpu=0:00:00.3, real=0:00:01.0, peak res=1268.6M, current mem=1237.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 20.88650 12.68600 35.85750 24.06400 -type hard
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 20.8 11.78 36.0 25.46 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 20.8 11.78 36.0 25.46 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 20.8 11.78 36.0 25.46 -name defScreenName].isNoFlop 0
<CMD> zoomBox -98.97100 10.81500 324.27300 215.43800
<CMD> zoomBox -81.48650 35.55300 278.27100 209.48250
<CMD> zoomBox -99.50550 13.60200 323.73850 218.22500
<CMD> createPlaceBlockage -box 18.07650 142.12750 26.72950 150.01750 -type hard
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 18.0 141.74 26.8 150.29 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 18.0 141.74 26.8 150.29 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 18.0 141.74 26.8 150.29 -name defScreenName].isNoFlop 0
<CMD> zoomBox -136.87300 -2.34200 361.06100 238.39100
<CMD> createPlaceBlockage -box 163.44450 78.80050 170.63050 106.94600 -type hard
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 163.4 78.47 170.8 107.54 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 163.4 78.47 170.8 107.54 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 163.4 78.47 170.8 107.54 -name defScreenName].isNoFlop 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 66 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3843 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1508.57 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1520.08)
Total number of fetched objects 4410
End delay calculation. (MEM=1567.77 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1550.23 CPU=0:00:00.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1540.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.9 mem=1548.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1548.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 1520 (34.5%) nets
3		: 2072 (47.0%) nets
4     -	14	: 789 (17.9%) nets
15    -	39	: 15 (0.3%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=4343 (0 fixed + 4343 movable) #buf cell=0 #inv cell=117 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4410 #term=20014 #term/net=4.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4343 single + 0 double + 0 multi
Total standard cell length = 11.3552 (mm), area = 0.0194 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.740.
Density for the design = 0.740.
       = stdcell_area 56776 sites (19417 um^2) / alloc_area 76688 sites (26227 um^2).
Pin Density = 0.2433.
            = total # of pins 20014 / total area 82256.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.444e+03 (1.66e+03 7.86e+02)
              Est.  stn bbox = 3.820e+03 (2.41e+03 1.41e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1602.0M
Iteration  2: Total net bbox = 2.444e+03 (1.66e+03 7.86e+02)
              Est.  stn bbox = 3.820e+03 (2.41e+03 1.41e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1602.0M
Iteration  3: Total net bbox = 2.674e+03 (1.60e+03 1.07e+03)
              Est.  stn bbox = 5.066e+03 (2.77e+03 2.30e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1610.7M
Active setup views:
    wc
Iteration  4: Total net bbox = 4.599e+04 (2.49e+04 2.11e+04)
              Est.  stn bbox = 5.682e+04 (3.04e+04 2.64e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1610.7M
Iteration  5: Total net bbox = 4.754e+04 (2.55e+04 2.21e+04)
              Est.  stn bbox = 6.081e+04 (3.23e+04 2.85e+04)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 1610.7M
Iteration  6: Total net bbox = 5.760e+04 (3.05e+04 2.72e+04)
              Est.  stn bbox = 7.323e+04 (3.84e+04 3.48e+04)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 1615.1M
Iteration  7: Total net bbox = 9.617e+04 (4.91e+04 4.71e+04)
              Est.  stn bbox = 1.130e+05 (5.76e+04 5.54e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1615.1M
Iteration  8: Total net bbox = 9.617e+04 (4.91e+04 4.71e+04)
              Est.  stn bbox = 1.130e+05 (5.76e+04 5.54e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1615.1M
Iteration  9: Total net bbox = 6.458e+04 (3.35e+04 3.11e+04)
              Est.  stn bbox = 8.112e+04 (4.18e+04 3.93e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1615.1M
Iteration 10: Total net bbox = 6.347e+04 (3.28e+04 3.07e+04)
              Est.  stn bbox = 7.987e+04 (4.10e+04 3.89e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1617.1M
Iteration 11: Total net bbox = 1.014e+05 (5.13e+04 5.00e+04)
              Est.  stn bbox = 1.189e+05 (6.00e+04 5.88e+04)
              cpu = 0:00:05.6 real = 0:00:05.0 mem = 1617.1M
Iteration 12: Total net bbox = 1.014e+05 (5.13e+04 5.00e+04)
              Est.  stn bbox = 1.189e+05 (6.00e+04 5.88e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1617.1M
Iteration 13: Total net bbox = 1.014e+05 (5.13e+04 5.00e+04)
              Est.  stn bbox = 1.189e+05 (6.00e+04 5.88e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1617.1M
*** cost = 1.014e+05 (5.13e+04 5.00e+04) (cpu for global=0:00:11.3) real=0:00:12.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:09.8 real: 0:00:09.7
Core Placement runtime cpu: 0:00:10.1 real: 0:00:11.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:10:00 mem=1625.1M) ***
Total net bbox length = 1.014e+05 (5.133e+04 5.003e+04) (ext = 3.170e+04)
Move report: Detail placement moves 4343 insts, mean move: 1.19 um, max move: 49.79 um 
	Max move on inst (g145032): (173.98, 90.44) --> (124.20, 90.44)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1625.1MB
Summary Report:
Instances move: 4343 (out of 4343 movable)
Instances flipped: 0
Mean displacement: 1.19 um
Max displacement: 49.79 um (Instance: g145032) (173.983, 90.442) -> (124.2, 90.44)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AND2X6
Total net bbox length = 9.994e+04 (5.001e+04 4.994e+04) (ext = 2.978e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1625.1MB
*** Finished refinePlace (0:10:00 mem=1625.1M) ***
*** End of Placement (cpu=0:00:13.2, real=0:00:14.0, mem=1618.1M) ***
default core: bins with density > 0.750 = 37.00 % ( 37 / 100 )
Density distribution unevenness ratio = 6.538%
*** Free Virtual Timing Model ...(mem=1618.1M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3843 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1620.12)
Total number of fetched objects 4410
End delay calculation. (MEM=1633.8 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1633.8 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4289 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4289
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4289 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.248364e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1632.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19677 
[NR-eGR]  Metal2   (2V)         37727  30925 
[NR-eGR]  Metal3   (3H)         47243   1380 
[NR-eGR]  Metal4   (4V)          8762    261 
[NR-eGR]  Metal5   (5H)          4729      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        98461  52243 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 99945um
[NR-eGR] Total length: 98461um, number of vias: 52243
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7046um, number of vias: 6092
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1574.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:16, real = 0: 0:17, mem = 1572.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> zoomBox -38.43450 41.33100 267.35950 189.17150
<CMD> zoomBox 22.01850 68.15150 209.81500 158.94450
<CMD> zoomBox 59.18750 84.62300 174.51900 140.38150
<CMD> zoomBox 82.01450 94.73800 152.84250 128.98100
<CMD> zoomBox 96.03300 100.95000 139.53050 121.97950
<CMD> zoomBox 102.22350 103.69350 133.65100 118.88750
<CMD> zoomBox 82.01200 94.73700 152.84300 128.98100
<CMD> zoomBox 68.05700 88.55300 166.09350 135.95000
<CMD> zoomBox 36.45900 74.55100 196.09650 151.73000
<CMD> zoomBox -38.52150 41.32400 267.29550 189.17550
<CMD> zoomBox -98.77000 14.62500 324.50650 219.26400
<CMD> zoomBox -137.08450 -2.35350 360.88900 238.39850
<CMD> zoomBox -21.20850 42.88300 284.61100 190.73550
<CMD> zoomBox 77.84850 81.90800 237.48950 159.08850
<CMD> zoomBox 109.36150 94.83900 224.70250 150.60200
<CMD> zoomBox -27.51650 35.84900 278.30900 183.70450
<CMD> zoomBox -250.64100 -54.41150 335.22750 228.83450
<CMD> checkPlace t1c_riscv_cpu.checkPlace
Begin checking placement ... (start mem=1582.5M, init mem=1606.5M)
*info: Placed = 4343          
*info: Unplaced = 0           
Placement Density:69.02%(19417/28132)
Placement Density (including fixed std cells):69.02%(19417/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1606.5M)
<CMD> setDrawView place
<CMD> fit
<CMD> check_design

Usage: check_design [-help] [-out_file <string>] {[-type {power_intent timing hierarchical pin_assign budget assign_statements place opt cts route signoff all}] [-no_check ]} [-type {power_intent timing hierarchical pin_assign budget assign_statements place opt cts route signoff all} ]

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "check_design".

<CMD> checkDesign

Usage: checkDesign [-help] {[-all [-danglingNet [highlight]]] | [[-io ] [-netlist [-danglingNet [highlight]]] [-physicalLibrary ] [-timingLibrary ] [-powerGround ] [-tieHiLo ] [-floorplan ] [-place ] [-spef ] [-assigns ]]} [[[-noText ] [-outdir <string>] [-browser ]] | [-noHtml [-outfile <string>]]]

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "checkDesign".

<CMD> checkPlace
Begin checking placement ... (start mem=1606.5M, init mem=1606.5M)
*info: Placed = 4343          
*info: Unplaced = 0           
Placement Density:69.02%(19417/28132)
Placement Density (including fixed std cells):69.02%(19417/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1606.5M)
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 't1c_riscv_cpu' of instances=4343 and nets=4473 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1604.504M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1616.02)
**WARN: (IMPESI-3014):	The RC network is incomplete for net DataAdr[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net DataAdr[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net DataAdr[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net PC[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 4410
End delay calculation. (MEM=1629.71 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1629.71 CPU=0:00:00.5 REAL=0:00:01.0)
Path 1: MET Setup Check with Pin rvcpu_dp_pcreg_q_reg[31]/CK 
Endpoint:   rvcpu_dp_pcreg_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: rvcpu_dp_pcreg_q_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                  10.000
- Uncertainty                   0.010
= Required Time                 9.891
- Arrival Time                  5.609
= Slack Time                    4.282
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^        |          |       |   0.000 |    4.282 | 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^ -> Q ^ | DFFRHQX1 | 0.867 |   0.867 |    5.149 | 
     | rvcpu_dp_pcadd4_add_9_16_g395 | A ^ -> Y ^  | AND2XL   | 0.645 |   1.512 |    5.794 | 
     | rvcpu_dp_pcadd4_add_9_16_g393 | B ^ -> Y ^  | AND2XL   | 0.139 |   1.652 |    5.934 | 
     | rvcpu_dp_pcadd4_add_9_16_g391 | B ^ -> Y ^  | AND2XL   | 0.138 |   1.790 |    6.072 | 
     | rvcpu_dp_pcadd4_add_9_16_g389 | B ^ -> Y ^  | AND2XL   | 0.143 |   1.933 |    6.215 | 
     | rvcpu_dp_pcadd4_add_9_16_g387 | B ^ -> Y ^  | AND2XL   | 0.147 |   2.080 |    6.362 | 
     | rvcpu_dp_pcadd4_add_9_16_g385 | B ^ -> Y ^  | AND2XL   | 0.150 |   2.229 |    6.512 | 
     | rvcpu_dp_pcadd4_add_9_16_g383 | B ^ -> Y ^  | AND2XL   | 0.147 |   2.377 |    6.659 | 
     | rvcpu_dp_pcadd4_add_9_16_g381 | B ^ -> Y ^  | AND2XL   | 0.142 |   2.518 |    6.801 | 
     | rvcpu_dp_pcadd4_add_9_16_g379 | B ^ -> Y ^  | AND2XL   | 0.141 |   2.659 |    6.941 | 
     | rvcpu_dp_pcadd4_add_9_16_g377 | B ^ -> Y ^  | AND2XL   | 0.142 |   2.801 |    7.083 | 
     | rvcpu_dp_pcadd4_add_9_16_g375 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.944 |    7.227 | 
     | rvcpu_dp_pcadd4_add_9_16_g373 | B ^ -> Y ^  | AND2XL   | 0.144 |   3.089 |    7.371 | 
     | rvcpu_dp_pcadd4_add_9_16_g371 | B ^ -> Y ^  | AND2XL   | 0.146 |   3.235 |    7.517 | 
     | rvcpu_dp_pcadd4_add_9_16_g369 | B ^ -> Y ^  | AND2XL   | 0.145 |   3.380 |    7.663 | 
     | rvcpu_dp_pcadd4_add_9_16_g367 | B ^ -> Y ^  | AND2XL   | 0.146 |   3.527 |    7.809 | 
     | rvcpu_dp_pcadd4_add_9_16_g365 | B ^ -> Y ^  | AND2XL   | 0.147 |   3.674 |    7.956 | 
     | rvcpu_dp_pcadd4_add_9_16_g363 | B ^ -> Y ^  | AND2XL   | 0.147 |   3.821 |    8.103 | 
     | rvcpu_dp_pcadd4_add_9_16_g361 | B ^ -> Y ^  | AND2XL   | 0.147 |   3.968 |    8.251 | 
     | rvcpu_dp_pcadd4_add_9_16_g359 | B ^ -> Y ^  | AND2XL   | 0.148 |   4.116 |    8.398 | 
     | rvcpu_dp_pcadd4_add_9_16_g357 | B ^ -> Y ^  | AND2XL   | 0.144 |   4.260 |    8.542 | 
     | rvcpu_dp_pcadd4_add_9_16_g355 | B ^ -> Y ^  | AND2XL   | 0.146 |   4.406 |    8.688 | 
     | rvcpu_dp_pcadd4_add_9_16_g353 | B ^ -> Y ^  | AND2XL   | 0.146 |   4.552 |    8.835 | 
     | rvcpu_dp_pcadd4_add_9_16_g351 | B ^ -> Y ^  | AND2XL   | 0.149 |   4.701 |    8.983 | 
     | rvcpu_dp_pcadd4_add_9_16_g349 | B ^ -> Y ^  | AND2XL   | 0.153 |   4.855 |    9.137 | 
     | rvcpu_dp_pcadd4_add_9_16_g347 | B ^ -> Y ^  | AND2XL   | 0.150 |   5.005 |    9.287 | 
     | rvcpu_dp_pcadd4_add_9_16_g345 | B ^ -> Y ^  | AND2XL   | 0.143 |   5.148 |    9.430 | 
     | rvcpu_dp_pcadd4_add_9_16_g343 | B ^ -> Y ^  | AND2XL   | 0.147 |   5.295 |    9.577 | 
     | rvcpu_dp_pcadd4_add_9_16_g341 | B ^ -> Y v  | NAND2X1  | 0.098 |   5.393 |    9.675 | 
     | rvcpu_dp_pcadd4_add_9_16_g339 | B v -> Y ^  | XNOR2X1  | 0.216 |   5.609 |    9.891 | 
     | rvcpu_dp_pcreg_q_reg[31]      | D ^         | DFFRHQX1 | 0.000 |   5.609 |    9.891 | 
     +-------------------------------------------------------------------------------------+ 

<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1369.5M, totSessionCpu=0:10:52 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              bcwc
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -virtualIPO                false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:10:52.4/0:31:53.0 (0.3), mem = 1587.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:10:52.5/0:31:53.1 (0.3), mem = 1619.7M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:52.5/0:31:53.1 (0.3), mem = 1619.7M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1372.2M, totSessionCpu=0:10:52 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:10:52.5/0:31:53.1 (0.3), mem = 1619.7M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=1608.69 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1346.1M, totSessionCpu=0:10:53 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1599.69 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4289 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4289
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4289 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.350280e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19677 
[NR-eGR]  Metal2   (2V)         37738  30928 
[NR-eGR]  Metal3   (3H)         47569   1494 
[NR-eGR]  Metal4   (4V)          9006    316 
[NR-eGR]  Metal5   (5H)          5160      6 
[NR-eGR]  Metal6   (6V)            87      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        99561  52421 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 99945um
[NR-eGR] Total length: 99561um, number of vias: 52421
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7325um, number of vias: 6017
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 1599.69 MB )
Extraction called for design 't1c_riscv_cpu' of instances=4343 and nets=4473 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1599.688M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1618.75)
Total number of fetched objects 4410
End delay calculation. (MEM=1662.52 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1644.98 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:10:55 mem=1645.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.319  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -2.250   |      9 (9)       |
|   max_tran     |   1245 (9145)    |  -129.212  |   1245 (9153)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.024%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1388.7M, totSessionCpu=0:10:55 **
*** InitOpt #1 [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:10:55.0/0:31:55.6 (0.3), mem = 1618.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1618.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1618.2M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:10:55.0/0:31:55.7 (0.3), mem = 1618.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:10:55.2/0:31:55.8 (0.3), mem = 1797.9M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:10:55.3/0:31:56.0 (0.3), mem = 1797.9M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:10:56.6/0:31:57.3 (0.3), mem = 1716.9M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:10:56.7/0:31:57.3 (0.3), mem = 1716.9M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.2 (1.0), totSession cpu/real = 0:10:57.9/0:31:58.6 (0.3), mem = 1717.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:10:57.9/0:31:58.6 (0.3), mem = 1717.1M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1569|  9886|  -129.27|     9|     9|    -2.30|     0|     0|     0|     0|     4.32|     0.00|       0|       0|       0| 69.02%|          |         |
|   118|  2000|  -129.27|     8|     8|    -2.30|     0|     0|     0|     0|     4.27|     0.00|    1020|      93|     357| 76.12%| 0:00:03.0|  1849.1M|
|   105|  1974|  -129.27|     8|     8|    -2.30|     0|     0|     0|     0|     4.19|     0.00|      11|       0|       9| 76.20%| 0:00:00.0|  1849.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 99 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    99 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 6 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:03.0 mem=1849.1M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:11:02.6/0:32:03.2 (0.3), mem = 1758.0M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1501.1M, totSessionCpu=0:11:03 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:11:02.6/0:32:03.3 (0.3), mem = 1796.2M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   76.20%|   0:00:00.0| 1815.2M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1815.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1815.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:11:04.0/0:32:04.7 (0.3), mem = 1755.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:11:04.1/0:32:04.7 (0.3), mem = 1812.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.20
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.20%|        -|   0.000|   0.000|   0:00:00.0| 1814.4M|
|   76.20%|        0|   0.000|   0.000|   0:00:00.0| 1814.4M|
|   76.12%|       13|   0.000|   0.000|   0:00:01.0| 1833.5M|
|   76.03%|       59|   0.000|   0.000|   0:00:00.0| 1838.0M|
|   76.02%|        4|   0.000|   0.000|   0:00:00.0| 1838.0M|
|   76.02%|        0|   0.000|   0.000|   0:00:00.0| 1838.0M|
|   76.02%|        0|   0.000|   0.000|   0:00:00.0| 1838.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.02
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:11:06.1/0:32:06.7 (0.3), mem = 1838.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1757.92M, totSessionCpu=0:11:06).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:11:06.2/0:32:06.8 (0.3), mem = 1757.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5400 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5400 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.424494e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1757.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Iteration  6: Total net bbox = 5.981e+04 (3.18e+04 2.80e+04)
              Est.  stn bbox = 7.490e+04 (3.95e+04 3.54e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1781.9M
Iteration  7: Total net bbox = 6.256e+04 (3.30e+04 2.95e+04)
              Est.  stn bbox = 7.826e+04 (4.10e+04 3.72e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1775.9M
Iteration  8: Total net bbox = 6.375e+04 (3.36e+04 3.02e+04)
              Est.  stn bbox = 7.971e+04 (4.17e+04 3.80e+04)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 1773.9M
Iteration  9: Total net bbox = 6.716e+04 (3.52e+04 3.19e+04)
              Est.  stn bbox = 8.308e+04 (4.33e+04 3.98e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1773.9M
Iteration 10: Total net bbox = 6.623e+04 (3.47e+04 3.15e+04)
              Est.  stn bbox = 8.198e+04 (4.27e+04 3.93e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1773.9M
Move report: Timing Driven Placement moves 5452 insts, mean move: 5.63 um, max move: 53.14 um 
	Max move on inst (g145037): (127.40, 92.15) --> (177.11, 88.71)

Finished Incremental Placement (cpu=0:00:07.6, real=0:00:08.0, mem=1773.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:11:14 mem=1774.6M) ***
Total net bbox length = 1.036e+05 (5.270e+04 5.089e+04) (ext = 3.097e+04)
Move report: Detail placement moves 5452 insts, mean move: 1.12 um, max move: 49.40 um 
	Max move on inst (g145019): (173.59, 90.44) --> (124.20, 90.44)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1780.4MB
Summary Report:
Instances move: 5452 (out of 5454 movable)
Instances flipped: 0
Mean displacement: 1.12 um
Max displacement: 49.40 um (Instance: g145019) (173.594, 90.442) -> (124.2, 90.44)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AND2X6
Total net bbox length = 1.053e+05 (5.248e+04 5.278e+04) (ext = 2.947e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1780.4MB
*** Finished refinePlace (0:11:14 mem=1780.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5400 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5400 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.523674e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1769.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21899 
[NR-eGR]  Metal2   (2V)         37999  33109 
[NR-eGR]  Metal3   (3H)         47933   1746 
[NR-eGR]  Metal4   (4V)         10282    326 
[NR-eGR]  Metal5   (5H)          4929     10 
[NR-eGR]  Metal6   (6V)           163      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101306  57090 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 105258um
[NR-eGR] Total length: 101306um, number of vias: 57090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6615um, number of vias: 5838
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 1769.4M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.4, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1755.4M)
Extraction called for design 't1c_riscv_cpu' of instances=5454 and nets=5584 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1755.363M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1480.6M, totSessionCpu=0:11:15 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1762.98)
Total number of fetched objects 5521
End delay calculation. (MEM=1778.66 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1778.66 CPU=0:00:00.6 REAL=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:09.8/0:00:09.8 (1.0), totSession cpu/real = 0:11:16.0/0:32:16.6 (0.3), mem = 1778.7M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:11:16.1/0:32:16.7 (0.3), mem = 1794.7M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   483|  2759|  -129.27|     8|     8|    -2.30|     0|     0|     0|     0|     4.30|     0.00|       0|       0|       0| 76.02%|          |         |
|    60|  1947|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.23|     0.00|     259|       0|     236| 79.06%| 0:00:02.0|  1864.4M|
|    26|  1830|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.23|     0.00|      14|       0|      32| 79.19%| 0:00:00.0|  1864.4M|
|    17|  1812|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.23|     0.00|       1|       0|      10| 79.20%| 0:00:00.0|  1864.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 16 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1864.4M) ***

*** Starting refinePlace (0:11:20 mem=1877.4M) ***
Total net bbox length = 1.060e+05 (5.289e+04 5.307e+04) (ext = 2.968e+04)
Move report: Detail placement moves 1266 insts, mean move: 3.06 um, max move: 18.82 um 
	Max move on inst (FE_OFC1387_n_1838): (131.20, 66.50) --> (146.60, 69.92)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1880.5MB
Summary Report:
Instances move: 1266 (out of 5728 movable)
Instances flipped: 0
Mean displacement: 3.06 um
Max displacement: 18.82 um (Instance: FE_OFC1387_n_1838) (131.2, 66.5) -> (146.6, 69.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.094e+05 (5.484e+04 5.451e+04) (ext = 2.967e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1880.5MB
*** Finished refinePlace (0:11:20 mem=1880.5M) ***
*** maximum move = 18.82 um ***
*** Finished re-routing un-routed nets (1875.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1875.5M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:11:20.0/0:32:20.6 (0.4), mem = 1776.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=1776.4M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.234  |  5.234  |  7.861  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -2.050   |      4 (4)       |
|   max_tran     |    31 (1840)     |  -33.489   |    31 (1840)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.204%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1522.7M, totSessionCpu=0:11:20 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:11:20.3/0:32:20.9 (0.4), mem = 1833.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 79.20
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.20%|        -|   0.000|   0.000|   0:00:00.0| 1833.8M|
|   76.86%|      565|   0.000|   0.000|   0:00:08.0| 1983.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.86
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.2) (real = 0:00:09.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:11:29.4/0:32:30.1 (0.4), mem = 1983.4M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1817.30M, totSessionCpu=0:11:29).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:11:29.5/0:32:30.1 (0.4), mem = 1874.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.86%|        -|   0.000|   0.000|   0:00:00.0| 1874.5M|
|   76.86%|        0|   0.000|   0.000|   0:00:00.0| 1874.5M|
|   76.74%|       15|   0.000|   0.000|   0:00:00.0| 1898.1M|
|   76.37%|       95|   0.000|   0.000|   0:00:01.0| 1898.1M|
|   76.37%|        0|   0.000|   0.000|   0:00:00.0| 1898.1M|
|   76.37%|        0|   0.000|   0.000|   0:00:00.0| 1898.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.37
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
*** Starting refinePlace (0:11:31 mem=1898.1M) ***
Total net bbox length = 1.069e+05 (5.369e+04 5.322e+04) (ext = 2.965e+04)
Move report: Detail placement moves 243 insts, mean move: 1.22 um, max move: 5.22 um 
	Max move on inst (FE_OFC1398_n_1987): (99.60, 52.82) --> (101.40, 56.24)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1901.2MB
Summary Report:
Instances move: 243 (out of 5235 movable)
Instances flipped: 0
Mean displacement: 1.22 um
Max displacement: 5.22 um (Instance: FE_OFC1398_n_1987) (99.6, 52.82) -> (101.4, 56.24)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.070e+05 (5.380e+04 5.324e+04) (ext = 2.965e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1901.2MB
*** Finished refinePlace (0:11:31 mem=1901.2M) ***
*** maximum move = 5.22 um ***
*** Finished re-routing un-routed nets (1898.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1898.2M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:11:31.1/0:32:31.7 (0.4), mem = 1898.2M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1817.12M, totSessionCpu=0:11:31).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:11:31.2/0:32:31.8 (0.4), mem = 1817.1M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    60|  2135|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.22|     0.00|       0|       0|       0| 76.37%|          |         |
|    27|  1839|   -33.54|     8|     8|    -2.14|     0|     0|     0|     0|     5.22|     0.00|      27|       0|      24| 76.56%| 0:00:00.0|  1959.7M|
|    17|  1812|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.22|     0.00|       4|       0|      10| 76.59%| 0:00:00.0|  1959.7M|
|    16|  1810|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.22|     0.00|       3|       0|       0| 76.61%| 0:00:01.0|  1959.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 16 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1959.7M) ***

*** Starting refinePlace (0:11:33 mem=1902.7M) ***
Total net bbox length = 1.072e+05 (5.384e+04 5.340e+04) (ext = 2.965e+04)
Move report: Detail placement moves 76 insts, mean move: 3.11 um, max move: 14.46 um 
	Max move on inst (FE_OFC1548_n_1907): (98.40, 169.10) --> (102.60, 158.84)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1905.8MB
Summary Report:
Instances move: 76 (out of 5269 movable)
Instances flipped: 0
Mean displacement: 3.11 um
Max displacement: 14.46 um (Instance: FE_OFC1548_n_1907) (98.4, 169.1) -> (102.6, 158.84)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.074e+05 (5.395e+04 5.347e+04) (ext = 2.965e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1905.8MB
*** Finished refinePlace (0:11:33 mem=1905.8M) ***
*** maximum move = 14.46 um ***
*** Finished re-routing un-routed nets (1902.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1902.8M) ***
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:11:33.0/0:32:33.6 (0.4), mem = 1817.7M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5336 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5269 and nets=5399 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1802.359M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1809.9)
Total number of fetched objects 5336
End delay calculation. (MEM=1825.59 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1825.59 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:11:34 mem=1825.6M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5218 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5218
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5218 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.707841e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1833.59 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1555.0M, totSessionCpu=0:11:34 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.220  |  5.220  |  7.808  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -2.050   |      4 (4)       |
|   max_tran     |    16 (1810)     |  -33.489   |    16 (1810)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.612%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1556.0M, totSessionCpu=0:11:35 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:42, real = 0:00:43, mem = 1718.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         161  %s : Net has unplaced terms or is connec...
*** Message Summary: 168 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:42.2/0:00:42.9 (1.0), totSession cpu/real = 0:11:34.6/0:32:35.9 (0.4), mem = 1718.0M
<CMD> timeDesign -preCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:11:35.9/0:32:40.2 (0.4), mem = 1730.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1720.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.220  |  5.220  |  7.808  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -2.050   |      4 (4)       |
|   max_tran     |    16 (1810)     |  -33.489   |    16 (1810)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.612%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.57 sec
Total Real time: 2.0 sec
Total Memory Usage: 1736.402344 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.6/0:00:01.2 (0.5), totSession cpu/real = 0:11:36.5/0:32:41.4 (0.4), mem = 1736.4M
<CMD> saveDesign final4.enc
#% Begin save design ... (date=01/30 23:24:19, mem=1463.6M)
% Begin Save ccopt configuration ... (date=01/30 23:24:19, mem=1463.6M)
% End Save ccopt configuration ... (date=01/30 23:24:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.8M, current mem=1463.8M)
% Begin Save netlist data ... (date=01/30 23:24:19, mem=1463.8M)
Writing Binary DB to final4.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 23:24:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1463.8M, current mem=1463.8M)
Saving symbol-table file ...
Saving congestion map file final4.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 23:24:19, mem=1464.0M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 23:24:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1464.1M, current mem=1464.1M)
Saving preference file final4.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 23:24:19, mem=1464.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 23:24:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1464.4M, current mem=1464.4M)
Saving PG file final4.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 23:24:19 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1735.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 23:24:20, mem=1464.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 23:24:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1464.4M, current mem=1464.4M)
% Begin Save routing data ... (date=01/30 23:24:20, mem=1464.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1735.1M) ***
% End Save routing data ... (date=01/30 23:24:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1464.6M, current mem=1464.6M)
Saving property file final4.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1738.1M) ***
Saving rc congestion map final4.enc.dat/t1c_riscv_cpu.congmap.gz ...
% Begin Save power constraints data ... (date=01/30 23:24:20, mem=1464.7M)
% End Save power constraints data ... (date=01/30 23:24:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1464.7M, current mem=1464.7M)
rccorners
rccorners
rccorners
Generated self-contained design final4.enc.dat
#% End save design ... (date=01/30 23:24:20, total cpu=0:00:00.4, real=0:00:01.0, peak res=1465.6M, current mem=1465.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 2078 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/sdc_cons was created. It contains 2078 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for slow_delay:setup.late...
Turning off fast DC mode.
Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> set_ccopt_property buffer_cells {buBX2* buAX*}
<CMD> set_ccopt_property -clock_tree clk buffer_cells {buBX2* buAX*}
<CMD> set_ccopt_property -clock_tree clk buffer_cells {buBX2* buAX*}
<CMD> ccopt_design
#% Begin ccopt_design (date=01/30 23:26:29, mem=1444.2M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:13:13.3/0:38:18.8 (0.3), mem = 1727.1M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          38.8
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { bc }
setOptMode -activeSetupViews                   { wc }
setOptMode -autoSetupViews                     { wc}
setOptMode -autoTDGRSetupViews                 { wc}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setPlaceMode -place_design_floorplan_mode      false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1727.1M, init mem=1719.8M)
*info: Placed = 5269          
*info: Unplaced = 0           
Placement Density:76.61%(21552/28132)
Placement Density (including fixed std cells):76.61%(21552/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1719.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1719.82 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5218 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5218
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5218 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.707841e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21532 
[NR-eGR]  Metal2   (2V)         37941  32672 
[NR-eGR]  Metal3   (3H)         47935   1779 
[NR-eGR]  Metal4   (4V)         10779    382 
[NR-eGR]  Metal5   (5H)          6159     14 
[NR-eGR]  Metal6   (6V)           189      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103003  56379 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 107422um
[NR-eGR] Total length: 103003um, number of vias: 56379
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6563um, number of vias: 5812
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1719.82 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX2*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 28131.552um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_delay:setup.late:
  Skew target:                 0.102ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Closing all CTD windows due to a clock object being deleted
          Clock tree timing engine global stage delay update for slow_delay:setup.late...
          Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
      misc counts      : r=1, pp=0
      cell areas       : b=395.010um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=395.010um^2
      hp wire lengths  : top=0.000um, trunk=1764.610um, leaf=3644.370um, total=5408.980um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 36 CLKBUFX2: 1 BUFX2: 2 
    Bottom-up phase done. (took cpu=0:00:01.9 real=0:00:01.9)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:13:16 mem=1724.8M) ***
Total net bbox length = 1.125e+05 (5.645e+04 5.609e+04) (ext = 2.965e+04)
Move report: Detail placement moves 941 insts, mean move: 1.74 um, max move: 10.44 um 
	Max move on inst (FE_OFC1547_n_1877): (111.40, 49.40) --> (115.00, 56.24)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1727.8MB
Summary Report:
Instances move: 941 (out of 5440 movable)
Instances flipped: 0
Mean displacement: 1.74 um
Max displacement: 10.44 um (Instance: FE_OFC1547_n_1877) (111.4, 49.4) -> (115, 56.24)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.135e+05 (5.698e+04 5.654e+04) (ext = 2.965e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1727.8MB
*** Finished refinePlace (0:13:16 mem=1727.8M) ***
    ClockRefiner summary
    All clock instances: Moved 412, flipped 151 and cell swapped 0 (out of a total of 2249).
    The largest move was 5.51 um for datamem_data_ram_reg[18][24].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.4,0.702)             1
    [0.702,1.004)           5
    [1.004,1.306)           1
    [1.306,1.608)           4
    [1.608,1.91)            1
    [1.91,2.212)            7
    [2.212,2.514)           1
    [2.514,2.816)           1
    [2.816,3.118)           0
    [3.118,3.42)            1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (80.000,30.590)      (80.000,27.170)      CTS_ccl_a_buf_00162 (a lib_cell CLKBUFX4) at (80.000,27.170), in power domain auto-default
        2.6          (148.600,133.190)    (146.000,133.190)    CTS_ccl_a_buf_00161 (a lib_cell CLKBUFX4) at (146.000,133.190), in power domain auto-default
        2.4          (84.800,102.410)     (87.200,102.410)     CTS_ccl_a_buf_00158 (a lib_cell CLKBUFX4) at (87.200,102.410), in power domain auto-default
        2            (98.800,165.680)     (96.800,165.680)     CTS_ccl_a_buf_00152 (a lib_cell CLKBUFX4) at (96.800,165.680), in power domain auto-default
        2            (80.000,30.590)      (78.000,30.590)      CTS_ccl_a_buf_00134 (a lib_cell CLKBUFX4) at (78.000,30.590), in power domain auto-default
        2            (31.400,51.110)      (29.400,51.110)      CTS_ccl_a_buf_00131 (a lib_cell CLKBUFX4) at (29.400,51.110), in power domain auto-default
        2            (80.000,30.590)      (82.000,30.590)      CTS_ccl_a_buf_00156 (a lib_cell CLKBUFX4) at (82.000,30.590), in power domain auto-default
        2            (87.800,116.090)     (85.800,116.090)     CTS_ccl_a_buf_00164 (a lib_cell CLKBUFX4) at (85.800,116.090), in power domain auto-default
        2            (87.800,116.090)     (89.800,116.090)     CTS_ccl_a_buf_00167 (a lib_cell CLKBUFX4) at (89.800,116.090), in power domain auto-default
        2            (85.600,95.570)      (83.600,95.570)      CTS_ccl_a_buf_00168 (a lib_cell CLKBUFX4) at (83.600,95.570), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
      misc counts      : r=1, pp=0
      cell areas       : b=395.010um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=395.010um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.271pF, leaf=0.959pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1964.783um, leaf=6361.899um, total=8326.682um
      hp wire lengths  : top=0.000um, trunk=1796.050um, leaf=3698.570um, total=5494.620um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=10, worst=[0.100ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.012ns sd=0.031ns sum=0.120ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=43 avg=0.073ns sd=0.025ns min=0.028ns max=0.200ns {11 <= 0.060ns, 18 <= 0.080ns, 11 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.007ns min=0.069ns max=0.106ns {0 <= 0.060ns, 7 <= 0.080ns, 46 <= 0.090ns, 34 <= 0.095ns, 33 <= 0.100ns} {8 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 36 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=1.089, max=1.183, avg=1.146, sd=0.018], skew [0.094 vs 0.102], 100% {1.089, 1.183} (wid=0.008 ws=0.003) (gid=1.176 gs=0.093)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=1.089, max=1.183, avg=1.146, sd=0.018], skew [0.094 vs 0.102], 100% {1.089, 1.183} (wid=0.008 ws=0.003) (gid=1.176 gs=0.093)
    Legalizer API calls during this step: 4236 succeeded with high effort: 4236 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.3 real=0:00:02.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       172 (unrouted=172, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5398 (unrouted=181, trialRouted=5217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 172 nets for routing of which 172 have one or more fixed wires.
(ccopt eGR): Start to route 172 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7268 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7268
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5389 nets ( ignored 5217 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 172 clock nets ( 172 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 172
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 172 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.066070e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.544870e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.837280e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.129690e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.420390e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.005822e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21874 
[NR-eGR]  Metal2   (2V)         37303  32033 
[NR-eGR]  Metal3   (3H)         48999   2345 
[NR-eGR]  Metal4   (4V)         12252    382 
[NR-eGR]  Metal5   (5H)          6159     14 
[NR-eGR]  Metal6   (6V)           189      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       104902  56648 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 113519um
[NR-eGR] Total length: 104902um, number of vias: 56648
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8462um, number of vias: 6081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2421 
[NR-eGR]  Metal2   (2V)          3128  3072 
[NR-eGR]  Metal3   (3H)          3857   588 
[NR-eGR]  Metal4   (4V)          1477     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8462  6081 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5538um
[NR-eGR] Total length: 8462um, number of vias: 6081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8462um, number of vias: 6081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1723.02 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       172 (unrouted=0, trialRouted=0, noStatus=0, routed=172, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5398 (unrouted=181, trialRouted=5217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #2 [begin] : totSession cpu/real = 0:13:16.9/0:38:22.4 (0.3), mem = 1723.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 172  Num Prerouted Wires = 7155
[NR-eGR] Read 5389 nets ( ignored 172 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5217
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5217 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.232119e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)         1( 0.01%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         6( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 1723.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21874 
[NR-eGR]  Metal2   (2V)         33810  31332 
[NR-eGR]  Metal3   (3H)         44348   3509 
[NR-eGR]  Metal4   (4V)         15168   1028 
[NR-eGR]  Metal5   (5H)         11244     77 
[NR-eGR]  Metal6   (6V)          1089      4 
[NR-eGR]  Metal7   (7H)            94      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       105753  57824 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 113519um
[NR-eGR] Total length: 105753um, number of vias: 57824
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1723.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:13:17.1/0:38:22.6 (0.3), mem = 1723.0M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5440 and nets=5570 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1723.027M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
    misc counts      : r=1, pp=0
    cell areas       : b=395.010um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=395.010um^2
    cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.066pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.270pF, leaf=0.960pF, total=1.229pF
    wire lengths     : top=0.000um, trunk=1964.783um, leaf=6361.899um, total=8326.682um
    hp wire lengths  : top=0.000um, trunk=1796.050um, leaf=3698.570um, total=5494.620um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=11, worst=[0.100ns, 0.008ns, 0.008ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns, ...]} avg=0.012ns sd=0.029ns sum=0.130ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=43 avg=0.073ns sd=0.025ns min=0.028ns max=0.200ns {11 <= 0.060ns, 18 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.007ns min=0.068ns max=0.108ns {0 <= 0.060ns, 7 <= 0.080ns, 46 <= 0.090ns, 38 <= 0.095ns, 28 <= 0.100ns} {8 <= 0.105ns, 2 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 132 CLKBUFX3: 36 CLKBUFX2: 1 BUFX2: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=1.089, max=1.181, avg=1.145, sd=0.018], skew [0.093 vs 0.102], 100% {1.089, 1.181} (wid=0.008 ws=0.003) (gid=1.174 gs=0.091)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=1.089, max=1.181, avg=1.145, sd=0.018], skew [0.093 vs 0.102], 100% {1.089, 1.181} (wid=0.008 ws=0.003) (gid=1.174 gs=0.091)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Clustering done. (took cpu=0:00:03.1 real=0:00:03.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2340):	Unfixable transition violation found at clk. The SDC-specified input transition 0.200ns is greater than the transition target of 0.100ns in corner slow_delay:setup.late.
100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
      misc counts      : r=1, pp=0
      cell areas       : b=398.088um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=398.088um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.271pF, leaf=0.959pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1973.693um, leaf=6359.045um, total=8332.737um
      hp wire lengths  : top=0.000um, trunk=1804.560um, leaf=3699.865um, total=5504.425um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=43 avg=0.073ns sd=0.025ns min=0.028ns max=0.200ns {11 <= 0.060ns, 18 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.090ns sd=0.006ns min=0.068ns max=0.099ns {0 <= 0.060ns, 7 <= 0.080ns, 55 <= 0.090ns, 38 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181], skew [0.087 vs 0.102]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181], skew [0.087 vs 0.102]
    Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
      misc counts      : r=1, pp=0
      cell areas       : b=398.088um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=398.088um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.271pF, leaf=0.959pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1973.693um, leaf=6359.045um, total=8332.737um
      hp wire lengths  : top=0.000um, trunk=1804.560um, leaf=3699.865um, total=5504.425um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=43 avg=0.073ns sd=0.025ns min=0.028ns max=0.200ns {11 <= 0.060ns, 18 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.090ns sd=0.006ns min=0.068ns max=0.099ns {0 <= 0.060ns, 7 <= 0.080ns, 55 <= 0.090ns, 38 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181, avg=1.145, sd=0.018], skew [0.087 vs 0.102], 100% {1.094, 1.181} (wid=0.008 ws=0.003) (gid=1.174 gs=0.086)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181, avg=1.145, sd=0.018], skew [0.087 vs 0.102], 100% {1.094, 1.181} (wid=0.008 ws=0.003) (gid=1.174 gs=0.086)
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
      misc counts      : r=1, pp=0
      cell areas       : b=398.088um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=398.088um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.271pF, leaf=0.959pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1973.693um, leaf=6359.045um, total=8332.737um
      hp wire lengths  : top=0.000um, trunk=1804.560um, leaf=3699.865um, total=5504.425um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=43 avg=0.073ns sd=0.025ns min=0.028ns max=0.200ns {11 <= 0.060ns, 18 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.090ns sd=0.006ns min=0.068ns max=0.099ns {0 <= 0.060ns, 7 <= 0.080ns, 55 <= 0.090ns, 38 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181], skew [0.087 vs 0.102]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181], skew [0.087 vs 0.102]
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
      misc counts      : r=1, pp=0
      cell areas       : b=398.088um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=398.088um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.271pF, leaf=0.959pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1973.693um, leaf=6359.045um, total=8332.737um
      hp wire lengths  : top=0.000um, trunk=1804.560um, leaf=3699.865um, total=5504.425um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=43 avg=0.073ns sd=0.025ns min=0.028ns max=0.200ns {11 <= 0.060ns, 18 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.090ns sd=0.006ns min=0.068ns max=0.099ns {0 <= 0.060ns, 7 <= 0.080ns, 55 <= 0.090ns, 38 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181], skew [0.087 vs 0.102]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181], skew [0.087 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=171, i=0, icg=0, nicg=0, l=0, total=171
      misc counts      : r=1, pp=0
      cell areas       : b=398.088um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=398.088um^2
      cell capacitance : b=0.066pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.066pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.271pF, leaf=0.959pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1973.693um, leaf=6359.045um, total=8332.737um
      hp wire lengths  : top=0.000um, trunk=1804.560um, leaf=3699.865um, total=5504.425um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=43 avg=0.073ns sd=0.025ns min=0.028ns max=0.200ns {11 <= 0.060ns, 18 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.090ns sd=0.006ns min=0.068ns max=0.099ns {0 <= 0.060ns, 7 <= 0.080ns, 55 <= 0.090ns, 38 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 27 CLKBUFX2: 1 BUFX2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181], skew [0.087 vs 0.102]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=1.094, max=1.181], skew [0.087 vs 0.102]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=168, i=0, icg=0, nicg=0, l=0, total=168
      misc counts      : r=1, pp=0
      cell areas       : b=390.222um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=390.222um^2
      cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.959pF, total=1.228pF
      wire lengths     : top=0.000um, trunk=1965.163um, leaf=6359.044um, total=8324.208um
      hp wire lengths  : top=0.000um, trunk=1791.580um, leaf=3699.865um, total=5491.445um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=40 avg=0.078ns sd=0.025ns min=0.045ns max=0.200ns {9 <= 0.060ns, 16 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.090ns sd=0.006ns min=0.068ns max=0.099ns {0 <= 0.060ns, 7 <= 0.080ns, 55 <= 0.090ns, 37 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 137 CLKBUFX3: 27 CLKBUFX2: 2 BUFX2: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.877, max=1.002], skew [0.125 vs 0.102*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.877, max=1.002], skew [0.125 vs 0.102*]
    Legalizer API calls during this step: 103 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=168, i=0, icg=0, nicg=0, l=0, total=168
      misc counts      : r=1, pp=0
      cell areas       : b=389.196um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=389.196um^2
      cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.266pF, leaf=0.960pF, total=1.226pF
      wire lengths     : top=0.000um, trunk=1940.788um, leaf=6364.369um, total=8305.157um
      hp wire lengths  : top=0.000um, trunk=1671.020um, leaf=3705.995um, total=5377.015um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=40 avg=0.075ns sd=0.026ns min=0.024ns max=0.200ns {8 <= 0.060ns, 19 <= 0.080ns, 5 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.090ns sd=0.006ns min=0.068ns max=0.100ns {0 <= 0.060ns, 7 <= 0.080ns, 55 <= 0.090ns, 37 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 134 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.915, avg=0.882, sd=0.037], skew [0.121 vs 0.102*], 85.7% {0.813, 0.915} (wid=0.009 ws=0.004) (gid=0.908 gs=0.121)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.915, avg=0.882, sd=0.037], skew [0.121 vs 0.102*], 85.7% {0.813, 0.915} (wid=0.009 ws=0.004) (gid=0.908 gs=0.121)
    Legalizer API calls during this step: 848 succeeded with high effort: 848 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.5 real=0:00:04.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=168, i=0, icg=0, nicg=0, l=0, total=168
      misc counts      : r=1, pp=0
      cell areas       : b=389.196um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=389.196um^2
      cell capacitance : b=0.065pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.065pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.266pF, leaf=0.960pF, total=1.226pF
      wire lengths     : top=0.000um, trunk=1940.788um, leaf=6364.369um, total=8305.157um
      hp wire lengths  : top=0.000um, trunk=1671.020um, leaf=3705.995um, total=5377.015um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=40 avg=0.075ns sd=0.026ns min=0.024ns max=0.200ns {8 <= 0.060ns, 19 <= 0.080ns, 5 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.090ns sd=0.006ns min=0.068ns max=0.100ns {0 <= 0.060ns, 7 <= 0.080ns, 55 <= 0.090ns, 37 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 134 CLKBUFX3: 30 CLKBUFX2: 2 BUFX2: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.915], skew [0.121 vs 0.102*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.915], skew [0.121 vs 0.102*]
    Legalizer API calls during this step: 145 succeeded with high effort: 145 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=168, i=0, icg=0, nicg=0, l=0, total=168
      misc counts      : r=1, pp=0
      cell areas       : b=379.278um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=379.278um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.267pF, leaf=0.960pF, total=1.227pF
      wire lengths     : top=0.000um, trunk=1950.743um, leaf=6365.349um, total=8316.093um
      hp wire lengths  : top=0.000um, trunk=1678.950um, leaf=3706.090um, total=5385.040um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=40 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 18 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 51 <= 0.090ns, 39 <= 0.095ns, 36 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 39 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.817, max=0.937], skew [0.120 vs 0.102*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.817, max=0.937], skew [0.120 vs 0.102*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=168, i=0, icg=0, nicg=0, l=0, total=168
      misc counts      : r=1, pp=0
      cell areas       : b=379.278um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=379.278um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.267pF, leaf=0.960pF, total=1.227pF
      wire lengths     : top=0.000um, trunk=1950.743um, leaf=6365.349um, total=8316.093um
      hp wire lengths  : top=0.000um, trunk=1678.950um, leaf=3706.090um, total=5385.040um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=40 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 18 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 51 <= 0.090ns, 39 <= 0.095ns, 36 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 39 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.817, max=0.937], skew [0.120 vs 0.102*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.817, max=0.937], skew [0.120 vs 0.102*]
    Legalizer API calls during this step: 763 succeeded with high effort: 763 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=168, i=0, icg=0, nicg=0, l=0, total=168
      misc counts      : r=1, pp=0
      cell areas       : b=379.620um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=379.620um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1965.368um, leaf=6368.714um, total=8334.082um
      hp wire lengths  : top=0.000um, trunk=1690.120um, leaf=3706.995um, total=5397.115um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=40 avg=0.083ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 18 <= 0.080ns, 11 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 38 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.828, max=0.937, avg=0.909, sd=0.036], skew [0.109 vs 0.102*], 87.1% {0.835, 0.937} (wid=0.009 ws=0.004) (gid=0.929 gs=0.108)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.828, max=0.937, avg=0.909, sd=0.036], skew [0.109 vs 0.102*], 87.1% {0.835, 0.937} (wid=0.009 ws=0.004) (gid=0.929 gs=0.108)
    Legalizer API calls during this step: 110 succeeded with high effort: 110 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Reducing Power done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.012ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 170 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=168, i=0, icg=0, nicg=0, l=0, total=168
          misc counts      : r=1, pp=0
          cell areas       : b=379.620um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=379.620um^2
          cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
          wire lengths     : top=0.000um, trunk=1965.368um, leaf=6368.714um, total=8334.082um
          hp wire lengths  : top=0.000um, trunk=1690.120um, leaf=3706.995um, total=5397.115um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=40 avg=0.083ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 18 <= 0.080ns, 11 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 116 CLKBUFX3: 38 CLKBUFX2: 7 BUFX2: 7 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
          misc counts      : r=1, pp=0
          cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
          cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
          wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
          hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
          misc counts      : r=1, pp=0
          cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
          cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
          wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
          hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
      hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
    misc counts      : r=1, pp=0
    cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
    cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
    wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
    hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937], skew [0.076 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937], skew [0.076 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
      hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937], skew [0.076 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937], skew [0.076 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
          misc counts      : r=1, pp=0
          cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
          cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
          wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
          hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
      hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937], skew [0.076 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937], skew [0.076 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
      hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937], skew [0.076 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937], skew [0.076 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
      hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937, avg=0.919, sd=0.017], skew [0.076 vs 0.102], 100% {0.861, 0.937} (wid=0.009 ws=0.003) (gid=0.929 gs=0.074)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.937, avg=0.919, sd=0.017], skew [0.076 vs 0.102], 100% {0.861, 0.937} (wid=0.009 ws=0.003) (gid=0.929 gs=0.074)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
    misc counts      : r=1, pp=0
    cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
    cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
    wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
    hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
  Clock DAG net violations before polishing:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.940], skew [0.079 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.940], skew [0.079 vs 0.102]
  Merging balancing drivers for power...
    Tried: 171 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
      hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.940], skew [0.079 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.940], skew [0.079 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.269pF, leaf=0.961pF, total=1.230pF
      wire lengths     : top=0.000um, trunk=1967.758um, leaf=6368.714um, total=8336.472um
      hp wire lengths  : top=0.000um, trunk=1693.830um, leaf=3706.995um, total=5400.825um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.023ns min=0.032ns max=0.200ns {1 <= 0.060ns, 19 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.075ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 52 <= 0.090ns, 39 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.940, avg=0.919, sd=0.018], skew [0.079 vs 0.102], 100% {0.861, 0.940} (wid=0.009 ws=0.003) (gid=0.932 gs=0.076)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.861, max=0.940, avg=0.919, sd=0.018], skew [0.079 vs 0.102], 100% {0.861, 0.940} (wid=0.009 ws=0.003) (gid=0.932 gs=0.076)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1131 succeeded with high effort: 1131 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2366 succeeded with high effort: 2366 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.1 real=0:00:01.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1045 succeeded with high effort: 1045 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2366 succeeded with high effort: 2366 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.0 real=0:00:01.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=381.330um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=381.330um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.958pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1701.268um, leaf=6355.415um, total=8056.683um
      hp wire lengths  : top=0.000um, trunk=1484.340um, leaf=3769.100um, total=5253.440um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=41 avg=0.075ns sd=0.024ns min=0.030ns max=0.200ns {7 <= 0.060ns, 24 <= 0.080ns, 6 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.074ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 53 <= 0.090ns, 43 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 115 CLKBUFX3: 40 CLKBUFX2: 7 BUFX2: 7 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.839, max=0.925, avg=0.898, sd=0.021], skew [0.086 vs 0.102], 100% {0.839, 0.925} (wid=0.009 ws=0.004) (gid=0.916 gs=0.082)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.839, max=0.925, avg=0.898, sd=0.021], skew [0.086 vs 0.102], 100% {0.839, 0.925} (wid=0.009 ws=0.004) (gid=0.916 gs=0.082)
    Legalizer API calls during this step: 6908 succeeded with high effort: 6908 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.1 real=0:00:03.1)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.500pF fall=0.442pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.499pF fall=0.441pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=373.464um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=373.464um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.238pF, leaf=0.958pF, total=1.197pF
      wire lengths     : top=0.000um, trunk=1732.589um, leaf=6351.735um, total=8084.324um
      hp wire lengths  : top=0.000um, trunk=1506.730um, leaf=3770.805um, total=5277.535um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=41 avg=0.084ns sd=0.023ns min=0.030ns max=0.200ns {3 <= 0.060ns, 14 <= 0.080ns, 10 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.092ns sd=0.005ns min=0.074ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 49 <= 0.090ns, 41 <= 0.095ns, 35 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 100 CLKBUFX3: 47 CLKBUFX2: 5 BUFX2: 17 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.904, max=0.960, avg=0.933, sd=0.014], skew [0.056 vs 0.102], 100% {0.904, 0.960} (wid=0.009 ws=0.004) (gid=0.953 gs=0.057)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.904, max=0.960, avg=0.933, sd=0.014], skew [0.056 vs 0.102], 100% {0.904, 0.960} (wid=0.009 ws=0.004) (gid=0.953 gs=0.057)
    Legalizer API calls during this step: 377 succeeded with high effort: 377 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=373.806um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=373.806um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.239pF, leaf=0.958pF, total=1.197pF
      wire lengths     : top=0.000um, trunk=1733.489um, leaf=6351.735um, total=8085.224um
      hp wire lengths  : top=0.000um, trunk=1505.220um, leaf=3770.805um, total=5276.025um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=41 avg=0.084ns sd=0.023ns min=0.024ns max=0.200ns {3 <= 0.060ns, 14 <= 0.080ns, 10 <= 0.090ns, 8 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.092ns sd=0.005ns min=0.074ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 49 <= 0.090ns, 41 <= 0.095ns, 35 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 100 CLKBUFX3: 48 CLKBUFX2: 5 BUFX2: 16 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.885, max=0.941, avg=0.913, sd=0.014], skew [0.056 vs 0.102], 100% {0.885, 0.941} (wid=0.009 ws=0.004) (gid=0.933 gs=0.057)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.885, max=0.941, avg=0.913, sd=0.014], skew [0.056 vs 0.102], 100% {0.885, 0.941} (wid=0.009 ws=0.004) (gid=0.933 gs=0.057)
    Legalizer API calls during this step: 92 succeeded with high effort: 92 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 186 succeeded with high effort: 186 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=170, filtered=170, permitted=169, cannotCompute=19, computed=150, moveTooSmall=386, resolved=0, predictFail=43, currentlyIllegal=0, legalizationFail=15, legalizedMoveTooSmall=102, ignoredLeafDriver=0, worse=211, accepted=25
        Max accepted move=29.800um, total accepted move=192.640um, average move=7.705um
        Move for wirelength. considered=170, filtered=170, permitted=169, cannotCompute=21, computed=148, moveTooSmall=390, resolved=0, predictFail=50, currentlyIllegal=0, legalizationFail=14, legalizedMoveTooSmall=126, ignoredLeafDriver=0, worse=231, accepted=8
        Max accepted move=9.800um, total accepted move=46.830um, average move=5.854um
        Move for wirelength. considered=170, filtered=170, permitted=169, cannotCompute=20, computed=149, moveTooSmall=397, resolved=0, predictFail=49, currentlyIllegal=0, legalizationFail=11, legalizedMoveTooSmall=129, ignoredLeafDriver=0, worse=245, accepted=4
        Max accepted move=8.530um, total accepted move=18.640um, average move=4.660um
        Legalizer API calls during this step: 1263 succeeded with high effort: 1263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=170, filtered=170, permitted=169, cannotCompute=162, computed=7, moveTooSmall=262, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 829 succeeded with high effort: 829 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=170, filtered=170, permitted=169, cannotCompute=0, computed=169, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=160, accepted=10
        Max accepted move=1.200um, total accepted move=6.200um, average move=0.620um
        Move for wirelength. considered=170, filtered=170, permitted=169, cannotCompute=158, computed=11, moveTooSmall=0, resolved=0, predictFail=239, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 183 succeeded with high effort: 183 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
        misc counts      : r=1, pp=0
        cell areas       : b=373.806um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=373.806um^2
        cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.956pF, total=1.186pF
        wire lengths     : top=0.000um, trunk=1669.734um, leaf=6334.985um, total=8004.719um
        hp wire lengths  : top=0.000um, trunk=1463.010um, leaf=3767.415um, total=5230.425um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.025ns max=0.200ns {3 <= 0.060ns, 16 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 51 <= 0.090ns, 40 <= 0.095ns, 35 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 100 CLKBUFX3: 48 CLKBUFX2: 5 BUFX2: 16 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.848, max=0.932, avg=0.899, sd=0.017], skew [0.084 vs 0.102], 100% {0.848, 0.932} (wid=0.009 ws=0.004) (gid=0.924 gs=0.081)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.848, max=0.932, avg=0.899, sd=0.017], skew [0.084 vs 0.102], 100% {0.848, 0.932} (wid=0.009 ws=0.004) (gid=0.924 gs=0.081)
      Legalizer API calls during this step: 2661 succeeded with high effort: 2661 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.0 real=0:00:01.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 171 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 169 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
      misc counts      : r=1, pp=0
      cell areas       : b=373.806um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=373.806um^2
      cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.956pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=1669.734um, leaf=6334.985um, total=8004.719um
      hp wire lengths  : top=0.000um, trunk=1463.010um, leaf=3767.415um, total=5230.425um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.025ns max=0.200ns {3 <= 0.060ns, 16 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=129 avg=0.091ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 3 <= 0.080ns, 51 <= 0.090ns, 40 <= 0.095ns, 35 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 100 CLKBUFX3: 48 CLKBUFX2: 5 BUFX2: 16 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.848, max=0.932, avg=0.899, sd=0.017], skew [0.084 vs 0.102], 100% {0.848, 0.932} (wid=0.009 ws=0.004) (gid=0.924 gs=0.081)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.848, max=0.932, avg=0.899, sd=0.017], skew [0.084 vs 0.102], 100% {0.848, 0.932} (wid=0.009 ws=0.004) (gid=0.924 gs=0.081)
    Legalizer API calls during this step: 2661 succeeded with high effort: 2661 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.1 real=0:00:01.1)
  Total capacitance is (rise=1.685pF fall=1.628pF), of which (rise=1.186pF fall=1.186pF) is wire, and (rise=0.499pF fall=0.441pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.8 real=0:00:04.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 169 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:13:25 mem=1723.2M) ***
Total net bbox length = 1.133e+05 (5.689e+04 5.644e+04) (ext = 2.974e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1723.2MB
Summary Report:
Instances move: 0 (out of 5438 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.133e+05 (5.689e+04 5.644e+04) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1723.2MB
*** Finished refinePlace (0:13:25 mem=1723.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2247).
  Restoring pStatusCts on 169 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:06.3 real=0:00:06.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       170 (unrouted=170, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5398 (unrouted=181, trialRouted=5217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 170 nets for routing of which 170 have one or more fixed wires.
(ccopt eGR): Start to route 170 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7268 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7268
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5387 nets ( ignored 5217 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 170 clock nets ( 170 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 170
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 170 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.850610e+03um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.379000e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.679960e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.980920e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.281880e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.811980e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21870 
[NR-eGR]  Metal2   (2V)         33768  31333 
[NR-eGR]  Metal3   (3H)         44214   3522 
[NR-eGR]  Metal4   (4V)         15077   1028 
[NR-eGR]  Metal5   (5H)         11244     77 
[NR-eGR]  Metal6   (6V)          1089      4 
[NR-eGR]  Metal7   (7H)            94      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       105487  57834 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 113333um
[NR-eGR] Total length: 105487um, number of vias: 57834
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8196um, number of vias: 6091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2417 
[NR-eGR]  Metal2   (2V)          3086  3073 
[NR-eGR]  Metal3   (3H)          3723   601 
[NR-eGR]  Metal4   (4V)          1386     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8196  6091 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5352um
[NR-eGR] Total length: 8196um, number of vias: 6091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8196um, number of vias: 6091
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1723.24 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       170 (unrouted=0, trialRouted=0, noStatus=0, routed=170, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5398 (unrouted=181, trialRouted=5217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5438 and nets=5568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1723.238M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_delay:setup.late...
        Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
          misc counts      : r=1, pp=0
          cell areas       : b=373.806um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=373.806um^2
          cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.235pF, leaf=1.001pF, total=1.236pF
          wire lengths     : top=0.000um, trunk=1687.815um, leaf=6507.920um, total=8195.735um
          hp wire lengths  : top=0.000um, trunk=1463.010um, leaf=3767.415um, total=5230.425um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=17, worst=[0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.036ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=41 avg=0.083ns sd=0.024ns min=0.025ns max=0.200ns {3 <= 0.060ns, 15 <= 0.080ns, 12 <= 0.090ns, 4 <= 0.095ns, 2 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=129 avg=0.094ns sd=0.006ns min=0.070ns max=0.106ns {0 <= 0.060ns, 2 <= 0.080ns, 24 <= 0.090ns, 48 <= 0.095ns, 42 <= 0.100ns} {12 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 100 CLKBUFX3: 48 CLKBUFX2: 5 BUFX2: 16 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.853, max=0.939, avg=0.903, sd=0.018], skew [0.087 vs 0.102], 100% {0.853, 0.939} (wid=0.009 ws=0.004) (gid=0.931 gs=0.084)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.853, max=0.939, avg=0.903, sd=0.018], skew [0.087 vs 0.102], 100% {0.853, 0.939} (wid=0.009 ws=0.004) (gid=0.931 gs=0.084)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         5
            Processed:             5
            Moved (slew improved): 0
            Moved (slew fixed):    2
            Not moved:             3
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
            misc counts      : r=1, pp=0
            cell areas       : b=373.806um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=373.806um^2
            cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.236pF, leaf=1.001pF, total=1.236pF
            wire lengths     : top=0.000um, trunk=1687.815um, leaf=6507.920um, total=8195.735um
            hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3767.415um, total=5229.025um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=15, worst=[0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.034ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=41 avg=0.083ns sd=0.024ns min=0.025ns max=0.200ns {3 <= 0.060ns, 14 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=129 avg=0.094ns sd=0.006ns min=0.070ns max=0.106ns {0 <= 0.060ns, 2 <= 0.080ns, 24 <= 0.090ns, 48 <= 0.095ns, 42 <= 0.100ns} {12 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 100 CLKBUFX3: 48 CLKBUFX2: 5 BUFX2: 16 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.864, max=0.939], skew [0.075 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.864, max=0.939], skew [0.075 vs 0.102]
          Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 86 long paths. The largest offset applied was 0.005ns.
            
            
            Skew Group Offsets:
            
            ------------------------------------------------------------------------------------------
            Skew Group      Num.     Num.       Offset        Max        Previous Max.    Current Max.
                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ------------------------------------------------------------------------------------------
            clk/sdc_cons    2078       86         4.139%      0.005ns       0.939ns         0.935ns
            ------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.001        2
              0.001      and above     84
            -------------------------------
            
            Mean=0.003ns Median=0.002ns Std.Dev=0.002ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 16, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 149, numSkippedDueToCloseToSkewTarget = 5
          CCOpt-eGRPC Downsizing: considered: 16, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
            misc counts      : r=1, pp=0
            cell areas       : b=373.806um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=373.806um^2
            cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.236pF, leaf=1.001pF, total=1.236pF
            wire lengths     : top=0.000um, trunk=1687.815um, leaf=6507.920um, total=8195.735um
            hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3767.415um, total=5229.025um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=15, worst=[0.006ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.034ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=41 avg=0.083ns sd=0.024ns min=0.025ns max=0.200ns {3 <= 0.060ns, 14 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=129 avg=0.094ns sd=0.006ns min=0.070ns max=0.106ns {0 <= 0.060ns, 2 <= 0.080ns, 24 <= 0.090ns, 48 <= 0.095ns, 42 <= 0.100ns} {12 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 100 CLKBUFX3: 48 CLKBUFX2: 5 BUFX2: 16 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.864, max=0.939], skew [0.075 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.864, max=0.939], skew [0.075 vs 0.102]
          Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 170, tested: 170, violation detected: 16, violation ignored (due to small violation): 6, cannot run: 1, attempted: 9, unsuccessful: 0, sized: 6
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              1 [11.1%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
          leaf               8 [88.9%]            5 (62.5%)            0            0                    5 (62.5%)            3 (37.5%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total              9 [100.0%]           6 (66.7%)            0            0                    6 (66.7%)            3 (33.3%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 2.052um^2 (0.549%)
          Max. move: 0.200um (CTS_ccl_a_buf_00027 and 5 others), Min. move: 0.000um, Avg. move: 0.022um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=169, i=0, icg=0, nicg=0, l=0, total=169
            misc counts      : r=1, pp=0
            cell areas       : b=375.858um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=375.858um^2
            cell capacitance : b=0.062pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.062pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.236pF, leaf=1.001pF, total=1.236pF
            wire lengths     : top=0.000um, trunk=1687.815um, leaf=6507.920um, total=8195.735um
            hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3767.415um, total=5229.025um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=9, worst=[0.006ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.016ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=41 avg=0.083ns sd=0.024ns min=0.025ns max=0.200ns {3 <= 0.060ns, 13 <= 0.080ns, 16 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=129 avg=0.093ns sd=0.006ns min=0.070ns max=0.106ns {0 <= 0.060ns, 4 <= 0.080ns, 27 <= 0.090ns, 48 <= 0.095ns, 42 <= 0.100ns} {7 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 104 CLKBUFX3: 46 CLKBUFX2: 4 BUFX2: 15 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.864, max=0.934], skew [0.070 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.864, max=0.934], skew [0.070 vs 0.102]
          Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=9, unsuccessful=0, alreadyClose=0, noImprovementFound=8, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 20 ,succeeded = 20 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
          misc counts      : r=1, pp=0
          cell areas       : b=378.252um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=378.252um^2
          cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.236pF, leaf=1.000pF, total=1.236pF
          wire lengths     : top=0.000um, trunk=1692.350um, leaf=6506.905um, total=8199.255um
          hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3794.170um, total=5255.780um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=8, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.009ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=41 avg=0.083ns sd=0.024ns min=0.025ns max=0.200ns {3 <= 0.060ns, 13 <= 0.080ns, 16 <= 0.090ns, 4 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=130 avg=0.092ns sd=0.007ns min=0.057ns max=0.103ns {1 <= 0.060ns, 5 <= 0.080ns, 27 <= 0.090ns, 48 <= 0.095ns, 42 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 105 CLKBUFX3: 46 CLKBUFX2: 4 BUFX2: 15 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.865, max=0.934, avg=0.902, sd=0.014], skew [0.070 vs 0.102], 100% {0.865, 0.934} (wid=0.009 ws=0.003) (gid=0.926 gs=0.067)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.865, max=0.934, avg=0.902, sd=0.014], skew [0.070 vs 0.102], 100% {0.865, 0.934} (wid=0.009 ws=0.003) (gid=0.926 gs=0.067)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 170 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:13:26 mem=1761.4M) ***
Total net bbox length = 1.134e+05 (5.689e+04 5.646e+04) (ext = 2.974e+04)
Move report: Detail placement moves 322 insts, mean move: 1.52 um, max move: 14.46 um 
	Max move on inst (FE_OFC332_n_230): (43.80, 45.98) --> (48.00, 35.72)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1761.4MB
Summary Report:
Instances move: 322 (out of 5439 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 14.46 um (Instance: FE_OFC332_n_230) (43.8, 45.98) -> (48, 35.72)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.137e+05 (5.709e+04 5.660e+04) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1761.4MB
*** Finished refinePlace (0:13:26 mem=1761.4M) ***
  ClockRefiner summary
  All clock instances: Moved 73, flipped 9 and cell swapped 0 (out of a total of 2248).
  The largest move was 5.42 um for datamem_data_ram_reg[18][30].
  Restoring pStatusCts on 170 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       171 (unrouted=0, trialRouted=0, noStatus=0, routed=171, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5398 (unrouted=181, trialRouted=5217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 171 nets for routing of which 171 have one or more fixed wires.
(ccopt eGR): Start to route 171 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7268 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7268
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5388 nets ( ignored 5217 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 171 clock nets ( 171 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 171
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.876260e+03um
[NR-eGR] Create a new net group with 13 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 13 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.413200e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.751780e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.090360e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.428940e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 8 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.003770e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21872 
[NR-eGR]  Metal2   (2V)         33743  31340 
[NR-eGR]  Metal3   (3H)         44237   3536 
[NR-eGR]  Metal4   (4V)         15114   1028 
[NR-eGR]  Metal5   (5H)         11244     77 
[NR-eGR]  Metal6   (6V)          1089      4 
[NR-eGR]  Metal7   (7H)            94      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       105521  57857 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 113687um
[NR-eGR] Total length: 105521um, number of vias: 57857
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8230um, number of vias: 6114
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2419 
[NR-eGR]  Metal2   (2V)          3061  3080 
[NR-eGR]  Metal3   (3H)          3745   615 
[NR-eGR]  Metal4   (4V)          1423     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8230  6114 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5383um
[NR-eGR] Total length: 8230um, number of vias: 6114
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8230um, number of vias: 6114
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1723.45 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 171 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/30 23:26:42, mem=1441.8M)

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 23:26:42 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5569)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 8230 um.
#Total half perimeter of net bounding box = 5507 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3061 um.
#Total wire length on LAYER Metal3 = 3745 um.
#Total wire length on LAYER Metal4 = 1423 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6114
#Up-Via Summary (total 6114):
#           
#-----------------------
# Metal1           2419
# Metal2           3080
# Metal3            615
#-----------------------
#                  6114 
#
#Start routing data preparation on Thu Jan 30 23:26:42 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5565 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.99 (MB), peak = 1675.32 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1451.11 (MB), peak = 1675.32 (MB)
#Data initialization: cpu:00:00:03, real:00:00:03, mem:1.4 GB, peak:1.6 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       61 ( 0         pin),      2 ( 1         pin),   2381 ( 2         pin),
#     2131 ( 3         pin),     81 ( 4         pin),     79 ( 5         pin),
#       75 ( 6         pin),     37 ( 7         pin),    273 ( 8         pin),
#      262 ( 9         pin),    154 (10-19      pin),     15 (20-29      pin),
#        5 (30-39      pin),      2 (40-49      pin),      3 (50-59      pin),
#        1 (60-69      pin),      7 (200-299    pin),      0 (>=2000     pin).
#Total: 5569 nets, 171 fully global routed, 171 clocks, 171 nets have extra space,
#       171 nets have layer range, 171 nets have weight,
#       171 nets have avoid detour, 171 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      171 ( 3.1%)
#
#Nets in 1 priority group:
#  clock:      171 ( 3.1%)
#
#171 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    2419( 23%)
#Metal2        0    3034    3034( 37%)    7563( 71%)
#Metal3     3772       0    3772( 46%)     615(  6%)
#Metal4        0    1423    1423( 17%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3772    4457    8229         10597      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)    2419( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3607    3607( 42%)    3498( 55%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3685       0    3685( 43%)     398(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1315    1315( 15%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3685    4922    8608          6315             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.80 (MB)
#Total memory = 1454.32 (MB)
#Peak memory = 1675.32 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1539
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1539 (100.0%)
#  Total number of shifted segments     =   95 (  6.2%)
#  Average movement of shifted segments =    7.31 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 7841 um.
#Total half perimeter of net bounding box = 5507 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2840 um.
#Total wire length on LAYER Metal3 = 3686 um.
#Total wire length on LAYER Metal4 = 1315 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6315
#Up-Via Summary (total 6315):
#           
#-----------------------
# Metal1           2419
# Metal2           3498
# Metal3            398
#-----------------------
#                  6315 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 12.47 (MB)
#Total memory = 1452.73 (MB)
#Peak memory = 1675.32 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1459.12 (MB), peak = 1675.32 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 8793 um.
#Total half perimeter of net bounding box = 5507 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 2066 um.
#Total wire length on LAYER Metal3 = 4445 um.
#Total wire length on LAYER Metal4 = 2281 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5845
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 5844 (100.0%)
#Up-Via Summary (total 5845):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          2418 (100.0%)         1 (  0.0%)       2419
# Metal2          2282 (100.0%)         0 (  0.0%)       2282
# Metal3          1144 (100.0%)         0 (  0.0%)       1144
#-----------------------------------------------------------
#                 5844 (100.0%)         1 (  0.0%)       5845 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.41 (MB)
#Total memory = 1459.14 (MB)
#Peak memory = 1675.32 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.42 (MB)
#Total memory = 1459.16 (MB)
#Peak memory = 1675.32 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 22.82 (MB)
#Total memory = 1464.70 (MB)
#Peak memory = 1675.32 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 23:26:51 2025
#
% End globalDetailRoute (date=01/30 23:26:51, total cpu=0:00:09.3, real=0:00:09.0, peak res=1463.0M, current mem=1463.0M)
        NanoRoute done. (took cpu=0:00:09.3 real=0:00:09.2)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 171 net(s)
Set FIXED placed status on 170 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1741.56 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 6205
[NR-eGR] Read 5388 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5217
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5217 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.263070e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21872 
[NR-eGR]  Metal2   (2V)         33377  30657 
[NR-eGR]  Metal3   (3H)         44348   4016 
[NR-eGR]  Metal4   (4V)         15092   1206 
[NR-eGR]  Metal5   (5H)         12059     99 
[NR-eGR]  Metal6   (6V)          1421      6 
[NR-eGR]  Metal7   (7H)           139      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106436  57856 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 113687um
[NR-eGR] Total length: 106436um, number of vias: 57856
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1741.56 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       171 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=171, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5398 (unrouted=181, trialRouted=5217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:09.7 real=0:00:09.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5439 and nets=5569 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1741.562M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
    misc counts      : r=1, pp=0
    cell areas       : b=378.252um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=378.252um^2
    cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.235pF, leaf=1.030pF, total=1.265pF
    wire lengths     : top=0.000um, trunk=1710.530um, leaf=7082.130um, total=8792.660um
    hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3802.075um, total=5263.685um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=25, worst=[0.013ns, 0.011ns, 0.006ns, 0.006ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.003ns sd=0.003ns sum=0.085ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.026ns max=0.200ns {3 <= 0.060ns, 16 <= 0.080ns, 12 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=130 avg=0.094ns sd=0.008ns min=0.063ns max=0.113ns {0 <= 0.060ns, 6 <= 0.080ns, 23 <= 0.090ns, 35 <= 0.095ns, 42 <= 0.100ns} {17 <= 0.105ns, 5 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 105 CLKBUFX3: 46 CLKBUFX2: 4 BUFX2: 15 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.934, avg=0.902, sd=0.015], skew [0.071 vs 0.102], 100% {0.863, 0.934} (wid=0.009 ws=0.004) (gid=0.925 gs=0.068)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.934, avg=0.902, sd=0.015], skew [0.071 vs 0.102], 100% {0.863, 0.934} (wid=0.009 ws=0.004) (gid=0.925 gs=0.068)
  CCOpt::Phase::Routing done. (took cpu=0:00:10.0 real=0:00:10.0)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 171, tested: 171, violation detected: 25, violation ignored (due to small violation): 0, cannot run: 1, attempted: 24, unsuccessful: 0, sized: 11
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      -----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [4.2%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      leaf              23 [95.8%]           10 (43.5%)            0            0                   10 (43.5%)           13 (56.5%)
      -----------------------------------------------------------------------------------------------------------------------------
      Total             24 [100.0%]          11 (45.8%)            0            0                   11 (45.8%)           13 (54.2%)
      -----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 11, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 3.762um^2 (0.995%)
      Max. move: 0.200um (CTS_ccl_a_buf_00041 and 20 others), Min. move: 0.000um, Avg. move: 0.033um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
        misc counts      : r=1, pp=0
        cell areas       : b=382.014um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.014um^2
        cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.235pF, leaf=1.030pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1710.530um, leaf=7082.130um, total=8792.660um
        hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3802.275um, total=5263.885um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=13, worst=[0.011ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.039ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.026ns max=0.200ns {3 <= 0.060ns, 17 <= 0.080ns, 12 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=130 avg=0.093ns sd=0.008ns min=0.063ns max=0.111ns {0 <= 0.060ns, 7 <= 0.080ns, 31 <= 0.090ns, 36 <= 0.095ns, 43 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 114 CLKBUFX3: 39 CLKBUFX2: 3 BUFX2: 14 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926], skew [0.063 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926], skew [0.063 vs 0.102]
      Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 171, tested: 171, violation detected: 14, violation ignored (due to small violation): 0, cannot run: 1, attempted: 13, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              13 [100.0%]           0           0            0                    0 (0.0%)          13 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             13 [100.0%]           0           0            0                    0 (0.0%)          13 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
        misc counts      : r=1, pp=0
        cell areas       : b=382.014um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.014um^2
        cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.235pF, leaf=1.030pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1710.530um, leaf=7082.130um, total=8792.660um
        hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3802.275um, total=5263.885um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=13, worst=[0.011ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.039ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.026ns max=0.200ns {3 <= 0.060ns, 17 <= 0.080ns, 12 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=130 avg=0.093ns sd=0.008ns min=0.063ns max=0.111ns {0 <= 0.060ns, 7 <= 0.080ns, 31 <= 0.090ns, 36 <= 0.095ns, 43 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 114 CLKBUFX3: 39 CLKBUFX2: 3 BUFX2: 14 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926], skew [0.063 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926], skew [0.063 vs 0.102]
      Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 171, nets tested: 171, nets violation detected: 14, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 14, nets unsuccessful: 14, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
      misc counts      : r=1, pp=0
      cell areas       : b=382.014um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.014um^2
      cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.235pF, leaf=1.030pF, total=1.265pF
      wire lengths     : top=0.000um, trunk=1710.530um, leaf=7082.130um, total=8792.660um
      hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3802.275um, total=5263.885um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=13, worst=[0.011ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.039ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.026ns max=0.200ns {3 <= 0.060ns, 17 <= 0.080ns, 12 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=130 avg=0.093ns sd=0.008ns min=0.063ns max=0.111ns {0 <= 0.060ns, 7 <= 0.080ns, 31 <= 0.090ns, 36 <= 0.095ns, 43 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 114 CLKBUFX3: 39 CLKBUFX2: 3 BUFX2: 14 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926, avg=0.900, sd=0.014], skew [0.063 vs 0.102], 100% {0.863, 0.926} (wid=0.009 ws=0.004) (gid=0.918 gs=0.061)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926, avg=0.900, sd=0.014], skew [0.063 vs 0.102], 100% {0.863, 0.926} (wid=0.009 ws=0.004) (gid=0.918 gs=0.061)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
        misc counts      : r=1, pp=0
        cell areas       : b=382.014um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.014um^2
        cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.235pF, leaf=1.030pF, total=1.265pF
        wire lengths     : top=0.000um, trunk=1710.530um, leaf=7082.130um, total=8792.660um
        hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3802.275um, total=5263.885um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=13, worst=[0.011ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.039ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.026ns max=0.200ns {3 <= 0.060ns, 17 <= 0.080ns, 12 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=130 avg=0.093ns sd=0.008ns min=0.063ns max=0.111ns {0 <= 0.060ns, 7 <= 0.080ns, 31 <= 0.090ns, 36 <= 0.095ns, 43 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 114 CLKBUFX3: 39 CLKBUFX2: 3 BUFX2: 14 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926, avg=0.900, sd=0.014], skew [0.063 vs 0.102], 100% {0.863, 0.926} (wid=0.009 ws=0.004) (gid=0.918 gs=0.061)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926, avg=0.900, sd=0.014], skew [0.063 vs 0.102], 100% {0.863, 0.926} (wid=0.009 ws=0.004) (gid=0.918 gs=0.061)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 170 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:13:37 mem=1741.8M) ***
Total net bbox length = 1.137e+05 (5.709e+04 5.660e+04) (ext = 2.974e+04)
Move report: Detail placement moves 3 insts, mean move: 0.73 um, max move: 1.40 um 
	Max move on inst (g102027): (89.60, 110.96) --> (88.20, 110.96)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1741.8MB
Summary Report:
Instances move: 3 (out of 5439 movable)
Instances flipped: 0
Mean displacement: 0.73 um
Max displacement: 1.40 um (Instance: g102027) (89.6, 110.96) -> (88.2, 110.96)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 1.137e+05 (5.709e+04 5.660e+04) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1741.8MB
*** Finished refinePlace (0:13:37 mem=1741.8M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2248).
    Restoring pStatusCts on 170 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:       171 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=171, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5398 (unrouted=181, trialRouted=5217, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
    misc counts      : r=1, pp=0
    cell areas       : b=382.014um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.014um^2
    cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.235pF, leaf=1.030pF, total=1.265pF
    wire lengths     : top=0.000um, trunk=1710.530um, leaf=7082.130um, total=8792.660um
    hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3802.275um, total=5263.885um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=13, worst=[0.011ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.039ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.026ns max=0.200ns {3 <= 0.060ns, 17 <= 0.080ns, 12 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=130 avg=0.093ns sd=0.008ns min=0.063ns max=0.111ns {0 <= 0.060ns, 7 <= 0.080ns, 31 <= 0.090ns, 36 <= 0.095ns, 43 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 114 CLKBUFX3: 39 CLKBUFX2: 3 BUFX2: 14 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926, avg=0.900, sd=0.014], skew [0.063 vs 0.102], 100% {0.863, 0.926} (wid=0.009 ws=0.004) (gid=0.918 gs=0.061)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926, avg=0.900, sd=0.014], skew [0.063 vs 0.102], 100% {0.863, 0.926} (wid=0.009 ws=0.004) (gid=0.918 gs=0.061)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        170     382.014       0.063
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            170     382.014       0.063
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1710.530
  Leaf      7082.130
  Total     8792.660
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1461.610
  Leaf        3802.275
  Total       5263.885
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.063    0.235    0.298
  Leaf     0.437    1.030    1.467
  Total    0.500    1.265    1.766
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       0.100       0.000      0.100    [0.100]
  Remaining Transition    ns        13       0.003       0.003      0.039    [0.011, 0.006, 0.004, 0.003, 0.003, 0.003, 0.002, 0.002, 0.002, 0.002, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       41      0.082       0.024      0.026    0.200    {3 <= 0.060ns, 17 <= 0.080ns, 12 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns}     {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf        0.100      130      0.093       0.008      0.063    0.111    {0 <= 0.060ns, 7 <= 0.080ns, 31 <= 0.090ns, 36 <= 0.095ns, 43 <= 0.100ns}    {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     114      272.916
  CLKBUFX3    buffer      39       80.028
  CLKBUFX2    buffer       3        5.130
  BUFX2       buffer      14       23.940
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.863     0.926     0.063       0.102         0.004           0.001           0.900        0.014     100% {0.863, 0.926}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.863     0.926     0.063       0.102         0.004           0.001           0.900        0.014     100% {0.863, 0.926}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 251 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target          Pin
                         amount     target  achieved  touch  net?   source          
                                                      net?                          
  -----------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    0.100    0.100    0.200    N      N      auto extracted  CTS_ccl_buf_00171/A
  slow_delay:setup.late    0.100    0.100    0.200    N      N      auto extracted  clk
  slow_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  datamem_data_ram_reg[45][20]/CK
  slow_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  datamem_data_ram_reg[45][21]/CK
  slow_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  datamem_data_ram_reg[45][22]/CK
  slow_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  datamem_data_ram_reg[46][17]/CK
  slow_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  datamem_data_ram_reg[46][20]/CK
  slow_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  datamem_data_ram_reg[47][17]/CK
  slow_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  datamem_data_ram_reg[47][20]/CK
  slow_delay:setup.late    0.011    0.100    0.111    N      N      auto extracted  CTS_ccl_a_buf_00050/Y
  -----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1807.13)
Total number of fetched objects 5506
Total number of fetched objects 5506
End delay calculation. (MEM=1823.82 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1823.82 CPU=0:00:00.5 REAL=0:00:01.0)
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.253087
	 Executing: set_clock_latency -source -early -min -rise -0.253087 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.253087
	 Executing: set_clock_latency -source -late -min -rise -0.253087 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.263561
	 Executing: set_clock_latency -source -early -min -fall -0.263561 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.263561
	 Executing: set_clock_latency -source -late -min -fall -0.263561 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.899374
	 Executing: set_clock_latency -source -early -max -rise -0.899374 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.899374
	 Executing: set_clock_latency -source -late -max -rise -0.899374 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.920652
	 Executing: set_clock_latency -source -early -max -fall -0.920652 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.920652
	 Executing: set_clock_latency -source -late -max -fall -0.920652 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.0 real=0:00:01.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
  misc counts      : r=1, pp=0
  cell areas       : b=382.014um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.014um^2
  cell capacitance : b=0.063pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.063pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.235pF, leaf=1.030pF, total=1.265pF
  wire lengths     : top=0.000um, trunk=1710.530um, leaf=7082.130um, total=8792.660um
  hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3802.275um, total=5263.885um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Remaining Transition : {count=13, worst=[0.011ns, 0.006ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.039ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=41 avg=0.082ns sd=0.024ns min=0.026ns max=0.200ns {3 <= 0.060ns, 17 <= 0.080ns, 12 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf  : target=0.100ns count=130 avg=0.093ns sd=0.008ns min=0.063ns max=0.111ns {0 <= 0.060ns, 7 <= 0.080ns, 31 <= 0.090ns, 36 <= 0.095ns, 43 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 114 CLKBUFX3: 39 CLKBUFX2: 3 BUFX2: 14 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926, avg=0.900, sd=0.014], skew [0.063 vs 0.102], 100% {0.863, 0.926} (wid=0.009 ws=0.004) (gid=0.918 gs=0.061)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.863, max=0.926, avg=0.900, sd=0.014], skew [0.063 vs 0.102], 100% {0.863, 0.926} (wid=0.009 ws=0.004) (gid=0.918 gs=0.061)
Logging CTS constraint violations...
  Clock tree clk has 13 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (0.000,14.535), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin clk with a slew time target of 0.100ns. Achieved a slew time of 0.200ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00050 (a lib_cell CLKBUFX4) at (94.000,90.440), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00050/Y with a slew time target of 0.100ns. Achieved a slew time of 0.111ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00077 (a lib_cell CLKBUFX4) at (67.000,140.030), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00077/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00013 (a lib_cell CLKBUFX4) at (40.800,51.110), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00013/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00120 (a lib_cell CLKBUFX4) at (113.400,170.810), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00120/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00049 (a lib_cell CLKBUFX4) at (94.600,102.410), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00049/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00125 (a lib_cell CLKBUFX4) at (149.800,152.000), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00125/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00081 (a lib_cell CLKBUFX4) at (82.800,150.290), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00081/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00111 (a lib_cell CLKBUFX4) at (135.400,117.800), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00111/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00114 (a lib_cell CLKBUFX4) at (127.000,104.120), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00114/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00079 (a lib_cell CLKBUFX4) at (39.400,153.710), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00079/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00108 (a lib_cell CLKBUFX4) at (117.600,136.610), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00108/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00093 (a lib_cell CLKBUFX4) at (68.400,143.450), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00093/Y with a slew time target of 0.100ns. Achieved a slew time of 0.100ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.1 real=0:00:01.1)
Runtime done. (took cpu=0:00:24.7 real=0:00:24.7)
Runtime Summary
===============
Clock Runtime:  (50%) Core CTS          12.45 (Init 0.74, Construction 3.66, Implementation 6.21, eGRPC 0.62, PostConditioning 0.71, Other 0.51)
Clock Runtime:  (42%) CTS services      10.56 (RefinePlace 0.54, EarlyGlobalClock 0.49, NanoRoute 9.25, ExtractRC 0.28, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          1.68 (Init 0.27, CongRepair/EGR-DP 0.41, TimingUpdate 1.00, Other 0.00)
Clock Runtime: (100%) Total             24.69

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1464.8M, totSessionCpu=0:13:38 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:13:38.1/0:38:43.7 (0.4), mem = 1718.7M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1488.5M, totSessionCpu=0:13:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1736.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1762.25)
Total number of fetched objects 5506
End delay calculation. (MEM=1777.93 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1777.93 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:13:40 mem=1777.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.008  |  5.008  |  7.699  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    150 (2078)    |  -33.489   |    150 (2078)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.970%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1498.5M, totSessionCpu=0:13:40 **
*** InitOpt #2 [finish] : cpu/real = 0:00:01.9/0:00:01.8 (1.0), totSession cpu/real = 0:13:40.0/0:38:45.5 (0.4), mem = 1743.2M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:13:40.1/0:38:45.6 (0.4), mem = 1747.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:13:40.7/0:38:46.2 (0.4), mem = 1945.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1945.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1945.8M) ***
*** Starting optimizing excluded clock nets MEM= 1945.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1945.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:13:40.7/0:38:46.2 (0.4), mem = 1945.8M
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:13:41.6/0:38:47.1 (0.4), mem = 1852.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:13:41.6/0:38:47.1 (0.4), mem = 1852.8M
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   285|  2377|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.01|     0.00|       0|       0|       0| 77.97%|          |         |
|   135|  2048|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.01|     0.00|     209|       0|      84| 79.26%| 0:00:00.0|  1941.7M|
|    34|  1846|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.01|     0.00|      12|       0|     107| 79.51%| 0:00:01.0|  1941.7M|
|    26|  1830|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.01|     0.00|      15|       0|       3| 79.61%| 0:00:00.0|  1941.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 26 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    12 net(s): Could not be fixed because the gain is not enough.
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1941.7M) ***

*** Starting refinePlace (0:13:44 mem=1938.7M) ***
Total net bbox length = 1.139e+05 (5.716e+04 5.676e+04) (ext = 2.974e+04)
Move report: Detail placement moves 722 insts, mean move: 3.68 um, max move: 22.22 um 
	Max move on inst (FE_OFC747_n_1758): (43.40, 63.08) --> (62.20, 59.66)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1941.8MB
Summary Report:
Instances move: 722 (out of 5505 movable)
Instances flipped: 0
Mean displacement: 3.68 um
Max displacement: 22.22 um (Instance: FE_OFC747_n_1758) (43.4, 63.08) -> (62.2, 59.66)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.162e+05 (5.857e+04 5.759e+04) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1941.8MB
*** Finished refinePlace (0:13:45 mem=1941.8M) ***
*** maximum move = 22.22 um ***
*** Finished re-routing un-routed nets (1938.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1938.8M) ***
*** DrvOpt #6 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:13:44.7/0:38:50.2 (0.4), mem = 1855.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1590.9M, totSessionCpu=0:13:45 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:13:44.7/0:38:50.2 (0.4), mem = 1855.7M
*info: 171 clock nets excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
*info: 171 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   79.61%|   0:00:00.0| 1912.9M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1912.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1912.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:13:46.2/0:38:51.7 (0.4), mem = 1853.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:13:46.2/0:38:51.7 (0.4), mem = 1911.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.61
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.61%|        -|   0.100|   0.000|   0:00:00.0| 1913.1M|
|   79.61%|        0|   0.100|   0.000|   0:00:00.0| 1913.1M|
|   79.61%|        0|   0.100|   0.000|   0:00:00.0| 1913.1M|
|   78.15%|      238|   0.100|   0.000|   0:00:01.0| 1936.7M|
|   78.09%|       24|   0.100|   0.000|   0:00:00.0| 1936.7M|
|   78.09%|        0|   0.100|   0.000|   0:00:00.0| 1936.7M|
|   78.09%|        0|   0.100|   0.000|   0:00:00.0| 1936.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 78.09
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:13:48.3/0:38:53.8 (0.4), mem = 1936.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1856.62M, totSessionCpu=0:13:48).
Begin: GigaOpt DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:13:48.3/0:38:53.8 (0.4), mem = 1856.6M
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    37|  1852|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.01|     0.00|       0|       0|       0| 78.09%|          |         |
|    33|  1844|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.01|     0.00|      22|       0|       8| 78.22%| 0:00:01.0|  1943.6M|
|    25|  1828|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.01|     0.00|      10|       0|       8| 78.29%| 0:00:00.0|  1943.6M|
|    25|  1828|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.01|     0.00|      10|       0|       0| 78.35%| 0:00:00.0|  1943.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 25 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    11 net(s): Could not be fixed because the gain is not enough.
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1943.6M) ***

*** Starting refinePlace (0:13:50 mem=1940.6M) ***
Total net bbox length = 1.137e+05 (5.715e+04 5.653e+04) (ext = 2.974e+04)
Move report: Detail placement moves 77 insts, mean move: 3.64 um, max move: 16.82 um 
	Max move on inst (FE_OFC128_n_112): (43.40, 63.08) --> (56.80, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.6MB
Summary Report:
Instances move: 77 (out of 5309 movable)
Instances flipped: 0
Mean displacement: 3.64 um
Max displacement: 16.82 um (Instance: FE_OFC128_n_112) (43.4, 63.08) -> (56.8, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.139e+05 (5.729e+04 5.662e+04) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1943.6MB
*** Finished refinePlace (0:13:50 mem=1943.6M) ***
*** maximum move = 16.82 um ***
*** Finished re-routing un-routed nets (1940.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1940.6M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:13:50.4/0:38:55.9 (0.4), mem = 1856.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1856.5M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.008  |  5.008  |  7.699  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    15 (1808)     |  -33.489   |    15 (1808)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.349%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 1592.9M, totSessionCpu=0:13:51 **
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:13:50.6/0:38:56.1 (0.4), mem = 1907.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.35%|        -|   0.000|   0.000|   0:00:00.0| 1914.0M|
|   77.75%|      133|   0.000|   0.000|   0:00:08.0| 2052.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.75
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:09.0) **
*** AreaOpt #5 [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:13:58.8/0:39:04.3 (0.4), mem = 2052.6M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=1887.49M, totSessionCpu=0:13:59).
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:13:58.9/0:39:04.4 (0.4), mem = 1944.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 77.75
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.75%|        -|   0.078|   0.000|   0:00:00.0| 1944.7M|
|   77.75%|        0|   0.078|   0.000|   0:00:00.0| 1944.7M|
|   77.75%|        0|   0.078|   0.000|   0:00:00.0| 1944.7M|
|   77.73%|        4|   0.078|   0.000|   0:00:01.0| 1968.3M|
|   77.72%|        3|   0.078|   0.000|   0:00:00.0| 1968.3M|
|   77.72%|        0|   0.078|   0.000|   0:00:00.0| 1968.3M|
|   77.72%|        0|   0.078|   0.000|   0:00:00.0| 1968.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 77.72
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:14:00 mem=1968.3M) ***
Total net bbox length = 1.130e+05 (5.679e+04 5.619e+04) (ext = 2.974e+04)
Move report: Detail placement moves 71 insts, mean move: 1.90 um, max move: 6.84 um 
	Max move on inst (FE_OFC1833_n_1822): (127.00, 117.80) --> (127.00, 124.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1971.4MB
Summary Report:
Instances move: 71 (out of 5195 movable)
Instances flipped: 0
Mean displacement: 1.90 um
Max displacement: 6.84 um (Instance: FE_OFC1833_n_1822) (127, 117.8) -> (127, 124.64)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.131e+05 (5.683e+04 5.622e+04) (ext = 2.974e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1971.4MB
*** Finished refinePlace (0:14:00 mem=1971.4M) ***
*** maximum move = 6.84 um ***
*** Finished re-routing un-routed nets (1968.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1968.4M) ***
*** AreaOpt #6 [finish] : cpu/real = 0:00:01.6/0:00:01.5 (1.0), totSession cpu/real = 0:14:00.5/0:39:05.9 (0.4), mem = 1968.4M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1887.30M, totSessionCpu=0:14:00).
Starting local wire reclaim
*** Starting refinePlace (0:14:01 mem=1887.3M) ***
**WARN: [IO pin not placed] Ext_WriteData[31]
**WARN: [IO pin not placed] Ext_WriteData[30]
**WARN: [IO pin not placed] Ext_WriteData[29]
**WARN: [IO pin not placed] Ext_WriteData[28]
**WARN: [IO pin not placed] Ext_WriteData[27]
**WARN: [IO pin not placed] Ext_WriteData[26]
**WARN: [IO pin not placed] Ext_WriteData[25]
**WARN: [IO pin not placed] Ext_WriteData[24]
**WARN: [IO pin not placed] Ext_WriteData[23]
**WARN: [IO pin not placed] Ext_WriteData[22]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 217 / 228 = 95.18%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 436.5323360933762160
Move report: Detail placement moves 1868 insts, mean move: 5.11 um, max move: 34.02 um 
	Max move on inst (FE_OFC1321_n_1865): (82.40, 148.58) --> (113.00, 145.16)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1896.1MB
Summary Report:
Instances move: 1868 (out of 5195 movable)
Instances flipped: 0
Mean displacement: 5.11 um
Max displacement: 34.02 um (Instance: FE_OFC1321_n_1865) (82.4, 148.58) -> (113, 145.16)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1896.1MB
*** Finished refinePlace (0:14:03 mem=1896.1M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 6287
[NR-eGR] Read 5315 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5144
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5144 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.904141e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21725 
[NR-eGR]  Metal2   (2V)         33165  30448 
[NR-eGR]  Metal3   (3H)         43876   3866 
[NR-eGR]  Metal4   (4V)         14447   1084 
[NR-eGR]  Metal5   (5H)         10484     51 
[NR-eGR]  Metal6   (6V)           764      2 
[NR-eGR]  Metal7   (7H)            74      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102810  57176 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 110299um
[NR-eGR] Total length: 102810um, number of vias: 57176
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 1877.76 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5365 and nets=5495 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1875.758M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:14:03.9/0:39:09.4 (0.4), mem = 1894.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:14:03.9/0:39:09.4 (0.4), mem = 1894.8M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1904.35)
Total number of fetched objects 5432
End delay calculation. (MEM=1911.24 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1911.24 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:14:04.8/0:39:10.3 (0.4), mem = 1911.2M
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   276|  2402|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.07|     0.00|       0|       0|       0| 77.72%|          |         |
|    22|  1822|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.07|     0.00|     213|       0|     132| 78.95%| 0:00:01.0|  1998.7M|
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.07|     0.00|       2|       0|       6| 78.99%| 0:00:00.0|  1998.7M|
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.07|     0.00|       0|       0|       0| 78.99%| 0:00:00.0|  1998.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1998.7M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:06.7/0:39:12.2 (0.4), mem = 1901.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:14:07 mem=1901.6M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.418%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1901.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 623 insts, mean move: 2.89 um, max move: 20.44 um 
	Max move on inst (FE_OFC2019_n_1298): (42.40, 56.24) --> (56.00, 49.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1904.6MB
Summary Report:
Instances move: 623 (out of 5410 movable)
Instances flipped: 0
Mean displacement: 2.89 um
Max displacement: 20.44 um (Instance: FE_OFC2019_n_1298) (42.4, 56.24) -> (56, 49.4)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1904.6MB
*** Finished refinePlace (0:14:07 mem=1904.6M) ***
Begin checking placement ... (start mem=1901.6M, init mem=1901.6M)
*info: Placed = 5580           (Fixed = 170)
*info: Unplaced = 0           
Placement Density:78.99%(22220/28132)
Placement Density (including fixed std cells):78.99%(22220/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1901.6M)
Register exp ratio and priority group on 0 nets on 5647 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5580 and nets=5710 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1886.285M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1901.82)
Total number of fetched objects 5647
End delay calculation. (MEM=1910.25 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1910.25 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:14:08 mem=1910.2M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 6708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 6287
[NR-eGR] Read 5530 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5359
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5359 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.094977e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1918.25 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1626.3M, totSessionCpu=0:14:08 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.068  |  5.068  |  7.712  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -2.050   |      4 (4)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.985%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1628.1M, totSessionCpu=0:14:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         161  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-2340        1  Unfixable transition violation found at ...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1007       13  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 190 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:55.4/0:00:56.0 (1.0), totSession cpu/real = 0:14:08.6/0:39:14.8 (0.4), mem = 1902.7M
#% End ccopt_design (date=01/30 23:27:25, total cpu=0:00:55.4, real=0:00:56.0, peak res=1718.3M, current mem=1535.7M)
<CMD> ctd_win
Clock tree timing engine global stage delay update for slow_delay:setup.late...
Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> set_ccopt_property -clock_tree clk buffer_cells {buBX2* buAX*}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX8 CLKBUFX12 CLKBUFX4}
<CMD> set_ccopt_property -clock_tree clk buffer_cells {buBX2* buAX*}
<CMD> timeDesign -postCTS
*** timeDesign #2 [begin] : totSession cpu/real = 0:14:55.1/0:41:52.6 (0.4), mem = 1868.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1819.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.068  |  5.068  |  7.712  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -2.050   |      4 (4)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.985%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.61 sec
Total Real time: 1.0 sec
Total Memory Usage: 1819.210938 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.6/0:00:01.3 (0.5), totSession cpu/real = 0:14:55.7/0:41:53.9 (0.4), mem = 1819.2M
<CMD> report_timing > post_cts.txt
<CMD> report_timing > post_cts.txt
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.28 (MB), peak = 1718.30 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           1
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          38.8
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeTopRoutingLayer         11
setNanoRouteMode -routeWithSiDriven            false
setNanoRouteMode -routeWithTimingDriven        false
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1819.4M, init mem=1812.2M)
*info: Placed = 5580           (Fixed = 170)
*info: Unplaced = 0           
Placement Density:78.99%(22220/28132)
Placement Density (including fixed std cells):78.99%(22220/28132)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1812.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (171) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1812.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 23:31:03 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=5710)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5530.
#Total number of nets in the design = 5710.
#5387 routable nets do not have any wires.
#143 routable nets have routed wires.
#5387 nets will be global routed.
#28 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#143 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Jan 30 23:31:03 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5706 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1540.77 (MB), peak = 1718.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1545.34 (MB), peak = 1718.30 (MB)
#
#Finished routing data preparation on Thu Jan 30 23:31:05 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.44 (MB)
#Total memory = 1545.39 (MB)
#Peak memory = 1718.30 (MB)
#
#
#Start global routing on Thu Jan 30 23:31:05 2025
#
#
#Start global routing initialization on Thu Jan 30 23:31:05 2025
#
#Number of eco nets is 28
#
#Start global routing data preparation on Thu Jan 30 23:31:05 2025
#
#Start routing resource analysis on Thu Jan 30 23:31:05 2025
#
#Routing resource analysis is done on Thu Jan 30 23:31:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         214         765        4355    66.38%
#  Metal2         V         830         118        4355     1.13%
#  Metal3         H         921          58        4355     0.00%
#  Metal4         V         852          96        4355     1.13%
#  Metal5         H         957          22        4355     0.00%
#  Metal6         V         866          82        4355     1.13%
#  Metal7         H         957          22        4355     0.00%
#  Metal8         V         866          82        4355     1.13%
#  Metal9         H         935          44        4355     0.00%
#  Metal10        V         322          56        4355    11.71%
#  Metal11        H         355          36        4355     7.42%
#  --------------------------------------------------------------
#  Total                   8078      14.22%       47905     8.18%
#
#  171 nets (2.99%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jan 30 23:31:06 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.84 (MB), peak = 1718.30 (MB)
#
#
#Global routing initialization is done on Thu Jan 30 23:31:06 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.31 (MB), peak = 1718.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.74 (MB), peak = 1718.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1551.06 (MB), peak = 1718.30 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.43 (MB), peak = 1718.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5530.
#Total number of nets in the design = 5710.
#
#5530 routable nets have routed wires.
#28 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#143 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 28            5359  
#------------------------------------------------
#        Total                 28            5359  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                171            5359  
#------------------------------------------------
#        Total                171            5359  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       23(0.53%)      4(0.09%)      3(0.07%)   (0.69%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     23(0.05%)      4(0.01%)      3(0.01%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.07% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              3.00 |   164.16    34.20   171.00    41.04 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 98521 um.
#Total half perimeter of net bounding box = 86553 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 28641 um.
#Total wire length on LAYER Metal3 = 43080 um.
#Total wire length on LAYER Metal4 = 17175 um.
#Total wire length on LAYER Metal5 = 9619 um.
#Total wire length on LAYER Metal6 = 6 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 42535
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 42534 (100.0%)
#Up-Via Summary (total 42535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22058 (100.0%)         1 (  0.0%)      22059
# Metal2         16725 (100.0%)         0 (  0.0%)      16725
# Metal3          3150 (100.0%)         0 (  0.0%)       3150
# Metal4           599 (100.0%)         0 (  0.0%)        599
# Metal5             2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                42534 (100.0%)         1 (  0.0%)      42535 
#
#Max overcon = 3 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.21 (MB)
#Total memory = 1549.60 (MB)
#Peak memory = 1718.30 (MB)
#
#Finished global routing on Thu Jan 30 23:31:08 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.35 (MB), peak = 1718.30 (MB)
#Start Track Assignment.
#Done with 10014 horizontal wires in 3 hboxes and 8459 vertical wires in 3 hboxes.
#Done with 2349 horizontal wires in 3 hboxes and 2124 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2     26212.68 	  0.10%  	  0.00% 	  0.01%
# Metal3     38343.42 	  0.21%  	  0.00% 	  0.02%
# Metal4     14754.46 	  0.02%  	  0.00% 	  0.00%
# Metal5      9622.01 	  0.00%  	  0.00% 	  0.00%
# Metal6         5.02 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       88937.59  	  0.12% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 97388 um.
#Total half perimeter of net bounding box = 86553 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 28016 um.
#Total wire length on LAYER Metal3 = 42780 um.
#Total wire length on LAYER Metal4 = 16985 um.
#Total wire length on LAYER Metal5 = 9601 um.
#Total wire length on LAYER Metal6 = 5 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 42535
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 42534 (100.0%)
#Up-Via Summary (total 42535):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22058 (100.0%)         1 (  0.0%)      22059
# Metal2         16725 (100.0%)         0 (  0.0%)      16725
# Metal3          3150 (100.0%)         0 (  0.0%)       3150
# Metal4           599 (100.0%)         0 (  0.0%)        599
# Metal5             2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                42534 (100.0%)         1 (  0.0%)      42535 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1548.62 (MB), peak = 1718.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 11.68 (MB)
#Total memory = 1548.63 (MB)
#Peak memory = 1718.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 70
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       47       48
#	Metal2        0       22       22
#	Totals        1       69       70
#2464 out of 5580 instances (44.2%) need to be verified(marked ipoed), dirty area = 13.2%.
#   number of violations = 70
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       47       48
#	Metal2        0       22       22
#	Totals        1       69       70
#cpu time = 00:00:22, elapsed time = 00:00:21, memory = 1547.27 (MB), peak = 1718.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1550.60 (MB), peak = 1718.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 104388 um.
#Total half perimeter of net bounding box = 86553 um.
#Total wire length on LAYER Metal1 = 1435 um.
#Total wire length on LAYER Metal2 = 30400 um.
#Total wire length on LAYER Metal3 = 43757 um.
#Total wire length on LAYER Metal4 = 19390 um.
#Total wire length on LAYER Metal5 = 9406 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46113
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 46112 (100.0%)
#Up-Via Summary (total 46113):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22237 (100.0%)         1 (  0.0%)      22238
# Metal2         19282 (100.0%)         0 (  0.0%)      19282
# Metal3          3989 (100.0%)         0 (  0.0%)       3989
# Metal4           604 (100.0%)         0 (  0.0%)        604
#-----------------------------------------------------------
#                46112 (100.0%)         1 (  0.0%)      46113 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 1.97 (MB)
#Total memory = 1550.60 (MB)
#Peak memory = 1718.30 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 1.97 (MB)
#Total memory = 1550.60 (MB)
#Peak memory = 1718.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = -24.92 (MB)
#Total memory = 1511.48 (MB)
#Peak memory = 1718.30 (MB)
#Number of warnings = 1
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 23:31:34 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1492.33 (MB), peak = 1718.30 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.52 (MB), peak = 1718.30 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1780.1M, init mem=1780.1M)
*info: Placed = 5580           (Fixed = 170)
*info: Unplaced = 0           
Placement Density:78.99%(22220/28132)
Placement Density (including fixed std cells):78.99%(22220/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1780.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1780.1M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 23:31:37 2025
#
#Warning: design is detail-routed. Trial route is skipped!
#num needed restored net=0
#need_extraction net=0 (total=5710)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5530.
#Total number of nets in the design = 5710.
#5530 routable nets have routed wires.
#171 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Jan 30 23:31:37 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5706 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.18 (MB), peak = 1718.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1501.78 (MB), peak = 1718.30 (MB)
#
#Finished routing data preparation on Thu Jan 30 23:31:39 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.37 (MB)
#Total memory = 1501.78 (MB)
#Peak memory = 1718.30 (MB)
#
#
#Start global routing on Thu Jan 30 23:31:39 2025
#
#
#Start global routing initialization on Thu Jan 30 23:31:39 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.40 (MB)
#Total memory = 1501.78 (MB)
#Peak memory = 1718.30 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1502.06 (MB), peak = 1718.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 104388 um.
#Total half perimeter of net bounding box = 86553 um.
#Total wire length on LAYER Metal1 = 1435 um.
#Total wire length on LAYER Metal2 = 30400 um.
#Total wire length on LAYER Metal3 = 43757 um.
#Total wire length on LAYER Metal4 = 19390 um.
#Total wire length on LAYER Metal5 = 9406 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46113
#Total number of multi-cut vias = 1 (  0.0%)
#Total number of single cut vias = 46112 (100.0%)
#Up-Via Summary (total 46113):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22237 (100.0%)         1 (  0.0%)      22238
# Metal2         19282 (100.0%)         0 (  0.0%)      19282
# Metal3          3989 (100.0%)         0 (  0.0%)       3989
# Metal4           604 (100.0%)         0 (  0.0%)        604
#-----------------------------------------------------------
#                46112 (100.0%)         1 (  0.0%)      46113 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.28 (MB)
#Total memory = 1502.06 (MB)
#Peak memory = 1718.30 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.28 (MB)
#Total memory = 1502.06 (MB)
#Peak memory = 1718.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.27 (MB)
#Total memory = 1494.90 (MB)
#Peak memory = 1718.30 (MB)
#Number of warnings = 1
#Total number of warnings = 23
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 23:31:40 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1494.91 (MB), peak = 1718.30 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -66.26750 14.17600 293.46850 188.09550
<CMD> zoomBox -23.69700 32.02200 282.08000 179.85400
<CMD> zoomBox 12.48850 47.16350 272.39950 172.82100
<CMD> zoomBox 62.62450 70.45350 250.41050 161.24100
<CMD> zoomBox 38.73200 62.66200 259.65650 169.47100
<CMD> zoomBox 6.59050 52.01850 266.50250 177.67650
<CMD> zoomBox -31.22300 39.49700 274.55600 187.33000
<CMD> zoomBox -127.62200 9.90650 295.60150 214.51950
<CMD> zoomBox -189.01500 -8.73200 308.89500 231.98950
<CMD> zoomBox -162.83250 -6.71150 260.39150 197.90200
<CMD> zoomBox -140.57700 -4.99350 219.16350 168.92800
<CMD> zoomBox -105.52100 -2.23250 154.39200 123.42600
<CMD> zoomBox -66.19950 1.14500 93.41950 78.31500
<CMD> zoomBox -72.63600 -8.56050 115.15100 82.22750
<CMD> zoomBox -89.11700 -33.41250 170.79600 92.24600
<CMD> zoomBox -114.05000 -37.68750 191.73000 110.14600
<CMD> zoomBox -143.22100 -42.55500 216.52050 131.36700
<CMD> zoomBox -157.23150 -69.01000 265.99500 135.60450
<CMD> zoomBox -173.71400 -99.95350 324.19950 140.76950
<CMD> zoomBox -262.37800 -114.90350 426.77750 218.27800
<CMD> zoomBox -195.99100 -35.60850 301.92450 205.11550
<CMD> zoomBox -167.47250 -6.28150 255.75600 198.33400
<CMD> zoomBox -140.48300 17.23400 219.26100 191.15700
<CMD> zoomBox -157.69950 -4.90750 265.52850 199.70800
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> timeDesign -postRoute

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 30 23:35:00 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.6000, 186.0100)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[31] of net Ext_WriteData[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[30] of net Ext_WriteData[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[29] of net Ext_WriteData[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[28] of net Ext_WriteData[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[27] of net Ext_WriteData[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[26] of net Ext_WriteData[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[25] of net Ext_WriteData[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[24] of net Ext_WriteData[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[23] of net Ext_WriteData[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[22] of net Ext_WriteData[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[21] of net Ext_WriteData[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[20] of net Ext_WriteData[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[19] of net Ext_WriteData[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[18] of net Ext_WriteData[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[17] of net Ext_WriteData[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[16] of net Ext_WriteData[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[15] of net Ext_WriteData[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[14] of net Ext_WriteData[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[13] of net Ext_WriteData[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[12] of net Ext_WriteData[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 23:35:00 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 30 23:35:00 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5580 and nets=5710 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1794.645M)
<CMD> rcOut -spef report/new_parasitics.spef
** NOTE: Created directory path 'report' for file 'report/new_parasitics.spef'.
**ERROR: (IMPEXT-7102):	There  are  net(s)  in  the design with open terms. Air fixing, which involves adding estimated RC elements to connect or complete the broken RC graph, will not be done while writing the SPEF.
Type 'man IMPEXT-7102' for more detail.
<CMD> saveDesign FINALCHIPsc.enc
#% Begin save design ... (date=01/30 23:38:09, mem=1499.8M)
% Begin Save ccopt configuration ... (date=01/30 23:38:09, mem=1499.8M)
% End Save ccopt configuration ... (date=01/30 23:38:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1500.7M, current mem=1500.7M)
% Begin Save netlist data ... (date=01/30 23:38:09, mem=1500.7M)
Writing Binary DB to FINALCHIPsc.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 23:38:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1500.7M, current mem=1500.7M)
Saving symbol-table file ...
Saving congestion map file FINALCHIPsc.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 23:38:09, mem=1500.8M)
Saving AAE Data ...
AAE DB initialization (MEM=1794.18 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=01/30 23:38:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.4M, current mem=1502.4M)
Saving preference file FINALCHIPsc.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 23:38:09, mem=1502.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 23:38:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=1502.6M, current mem=1502.6M)
Saving PG file FINALCHIPsc.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 23:38:10 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1794.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 23:38:10, mem=1502.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 23:38:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.6M, current mem=1502.6M)
% Begin Save routing data ... (date=01/30 23:38:10, mem=1502.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1794.7M) ***
% End Save routing data ... (date=01/30 23:38:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.7M, current mem=1502.7M)
Saving property file FINALCHIPsc.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1797.7M) ***
#Saving pin access data to file FINALCHIPsc.enc.dat/t1c_riscv_cpu.apa ...
#
% Begin Save power constraints data ... (date=01/30 23:38:10, mem=1502.8M)
% End Save power constraints data ... (date=01/30 23:38:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1502.8M, current mem=1502.8M)
rccorners
rccorners
rccorners
Generated self-contained design FINALCHIPsc.enc.dat
#% End save design ... (date=01/30 23:38:10, total cpu=0:00:00.6, real=0:00:01.0, peak res=1503.8M, current mem=1503.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> rcOut -spef report/new_parasitics.spef
**ERROR: (IMPEXT-7102):	There  are  net(s)  in  the design with open terms. Air fixing, which involves adding estimated RC elements to connect or complete the broken RC graph, will not be done while writing the SPEF.
Type 'man IMPEXT-7102' for more detail.
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5580 and nets=5710 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1792.723M)
<CMD> rcOut -spef report/new_parasitics.spef
**ERROR: (IMPEXT-7102):	There  are  net(s)  in  the design with open terms. Air fixing, which involves adding estimated RC elements to connect or complete the broken RC graph, will not be done while writing the SPEF.
Type 'man IMPEXT-7102' for more detail.
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1802.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> streamOut Friday_SC_CPU -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 39
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           5580

Ports/Pins                            11
    metal layer Metal1                11

Nets                               55060
    metal layer Metal1              2036
    metal layer Metal2             32565
    metal layer Metal3             16990
    metal layer Metal4              3071
    metal layer Metal5               398

    Via Instances                  46113

Special Nets                         306
    metal layer Metal1               294
    metal layer Metal10                8
    metal layer Metal11                4

    Via Instances                   3544

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5759
    metal layer Metal1               530
    metal layer Metal2              3500
    metal layer Metal3              1640
    metal layer Metal4                80
    metal layer Metal5                 7
    metal layer Metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut Friday_SC_CPU.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 39
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           5580

Ports/Pins                            11
    metal layer Metal1                11

Nets                               55060
    metal layer Metal1              2036
    metal layer Metal2             32565
    metal layer Metal3             16990
    metal layer Metal4              3071
    metal layer Metal5               398

    Via Instances                  46113

Special Nets                         306
    metal layer Metal1               294
    metal layer Metal10                8
    metal layer Metal11                4

    Via Instances                   3544

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5759
    metal layer Metal1               530
    metal layer Metal2              3500
    metal layer Metal3              1640
    metal layer Metal4                80
    metal layer Metal5                 7
    metal layer Metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut Friday_SC_CPU.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 39
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           5580

Ports/Pins                            11
    metal layer Metal1                11

Nets                               55060
    metal layer Metal1              2036
    metal layer Metal2             32565
    metal layer Metal3             16990
    metal layer Metal4              3071
    metal layer Metal5               398

    Via Instances                  46113

Special Nets                         306
    metal layer Metal1               294
    metal layer Metal10                8
    metal layer Metal11                4

    Via Instances                   3544

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5759
    metal layer Metal1               530
    metal layer Metal2              3500
    metal layer Metal3              1640
    metal layer Metal4                80
    metal layer Metal5                 7
    metal layer Metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
<CMD> zoomBox -161.69700 -38.77100 336.21900 201.95350
<CMD> zoomBox -132.41600 -8.95000 290.81350 195.66600
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1521.6M, totSessionCpu=4:15:39 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -SIAware                   true
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeSetupViews               { wc }
setOptMode -autoSetupViews                 { wc}
setOptMode -autoTDGRSetupViews             { wc}
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              onChipVariation
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -skew                      true
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

*** place_opt_design #2 [begin] : totSession cpu/real = 4:15:38.8/15:13:22.6 (0.3), mem = 1792.9M
*** Starting GigaPlace ***
*** GlobalPlace #2 [begin] : totSession cpu/real = 4:15:38.8/15:13:22.7 (0.3), mem = 1800.9M
*** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:15:38.8/15:13:22.7 (0.3), mem = 1800.9M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1528.6M, totSessionCpu=4:15:39 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #3 [begin] : totSession cpu/real = 4:15:38.8/15:13:22.7 (0.3), mem = 1800.9M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1534.2M, totSessionCpu=4:15:39 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1799.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 277045
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5530 nets ( ignored 0 )
[NR-eGR] There are 171 clock nets ( 171 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5359
[NR-eGR] Rule id: 1  Nets: 171
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.871130e+03um
[NR-eGR] Layer group 2: route 5359 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.938007e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        10( 0.31%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7418  23114 
[NR-eGR]  Metal2   (2V)         34549  18391 
[NR-eGR]  Metal3   (3H)         41921   4717 
[NR-eGR]  Metal4   (4V)         12766    661 
[NR-eGR]  Metal5   (5H)          7784     23 
[NR-eGR]  Metal6   (6V)           302      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       104740  46906 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 112210um
[NR-eGR] Total length: 104740um, number of vias: 46906
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8548um, number of vias: 8061
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 1801.45 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Extraction called for design 't1c_riscv_cpu' of instances=5580 and nets=5710 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1801.449M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1808.99 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1844.05)
Total number of fetched objects 5647
End delay calculation. (MEM=1893.34 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1875.8 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=4:15:41 mem=1875.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  6.014  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -2.050   |      7 (7)       |
|   max_tran     |    105 (1988)    |  -33.489   |    105 (1988)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.985%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1590.4M, totSessionCpu=4:15:42 **
*** InitOpt #3 [finish] : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 4:15:41.6/15:13:25.5 (0.3), mem = 1849.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1849.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1849.1M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 4:15:41.7/15:13:25.6 (0.3), mem = 1849.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 4:15:41.8/15:13:25.7 (0.3), mem = 2028.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #2 [begin] : totSession cpu/real = 4:15:41.9/15:13:25.8 (0.3), mem = 2028.8M
Info: 171 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 4:15:42.9/15:13:26.8 (0.3), mem = 1951.8M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #9 [begin] : totSession cpu/real = 4:15:43.0/15:13:26.9 (0.3), mem = 1951.8M
Info: 171 clock nets excluded from IPO operation.
*** DrvOpt #9 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 4:15:44.2/15:13:28.1 (0.3), mem = 1951.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #10 [begin] : totSession cpu/real = 4:15:44.2/15:13:28.1 (0.3), mem = 1951.9M
Info: 171 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   171|  2122|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     6.01|     0.00|       0|       0|       0| 78.99%|          |         |
|    38|  1854|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     6.01|     0.00|     147|       0|      19| 79.87%| 0:00:00.0|  2042.9M|
|    35|  1848|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     6.01|     0.00|      23|       0|       1| 80.01%| 0:00:00.0|  2042.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 21 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2042.9M) ***

*** DrvOpt #10 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 4:15:45.3/15:13:29.2 (0.3), mem = 1956.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1677.9M, totSessionCpu=4:15:45 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 171 clock nets excluded from IPO operation.
*** GlobalOpt #3 [begin] : totSession cpu/real = 4:15:45.4/15:13:29.3 (0.3), mem = 1994.9M
*info: 171 clock nets excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   80.01%|   0:00:00.0| 2014.0M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2014.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2014.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.3 (1.0), totSession cpu/real = 4:15:46.7/15:13:30.6 (0.3), mem = 1954.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 171 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 4:15:46.8/15:13:30.7 (0.3), mem = 2012.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.01
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   80.01%|        -|   0.000|   0.000|   0:00:00.0| 2014.2M|
|   80.01%|        0|   0.000|   0.000|   0:00:00.0| 2014.2M|
|   77.76%|      371|   0.000|   0.000|   0:00:01.0| 2037.8M|
|   77.73%|       18|   0.000|   0.000|   0:00:00.0| 2037.8M|
|   77.73%|        0|   0.000|   0.000|   0:00:00.0| 2037.8M|
|   77.73%|        0|   0.000|   0.000|   0:00:00.0| 2037.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.73
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** AreaOpt #7 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 4:15:48.7/15:13:32.6 (0.3), mem = 2037.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1957.70M, totSessionCpu=4:15:49).
*** IncrReplace #3 [begin] : totSession cpu/real = 4:15:48.8/15:13:32.7 (0.3), mem = 1957.7M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 273262
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5329 nets ( ignored 0 )
[NR-eGR] There are 171 clock nets ( 171 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5158
[NR-eGR] Rule id: 1  Nets: 171
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.819830e+03um
[NR-eGR] Layer group 2: route 5158 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.735201e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        11( 0.34%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1972.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Iteration  6: Total net bbox = 6.736e+04 (3.54e+04 3.20e+04)
              Est.  stn bbox = 8.364e+04 (4.37e+04 4.00e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1942.3M
Iteration  7: Total net bbox = 6.757e+04 (3.54e+04 3.21e+04)
              Est.  stn bbox = 8.424e+04 (4.39e+04 4.04e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1939.5M
Iteration  8: Total net bbox = 6.838e+04 (3.59e+04 3.25e+04)
              Est.  stn bbox = 8.520e+04 (4.44e+04 4.08e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1937.5M
Iteration  9: Total net bbox = 7.099e+04 (3.71e+04 3.39e+04)
              Est.  stn bbox = 8.788e+04 (4.56e+04 4.23e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1937.5M
Iteration 10: Total net bbox = 7.045e+04 (3.68e+04 3.36e+04)
              Est.  stn bbox = 8.717e+04 (4.52e+04 4.20e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1937.5M
Move report: Timing Driven Placement moves 5201 insts, mean move: 4.40 um, max move: 73.31 um 
	Max move on inst (FE_OFC1531_n_2223): (19.80, 87.02) --> (87.96, 81.87)

Finished Incremental Placement (cpu=0:00:04.2, real=0:00:04.0, mem=1937.5M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (4:15:53 mem=1938.3M) ***
Total net bbox length = 1.082e+05 (5.450e+04 5.371e+04) (ext = 3.019e+04)
Move report: Detail placement moves 5201 insts, mean move: 0.65 um, max move: 14.93 um 
	Max move on inst (FE_OFC1427_n_148): (144.25, 114.38) --> (143.00, 128.06)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1941.3MB
Summary Report:
Instances move: 5201 (out of 5209 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 14.93 um (Instance: FE_OFC1427_n_148) (144.252, 114.381) -> (143, 128.06)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.097e+05 (5.492e+04 5.481e+04) (ext = 3.017e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1941.3MB
*** Finished refinePlace (4:15:53 mem=1941.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 273262
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5329 nets ( ignored 0 )
[NR-eGR] There are 171 clock nets ( 171 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5158
[NR-eGR] Rule id: 1  Nets: 171
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.026390e+03um
[NR-eGR] Layer group 2: route 5158 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.603702e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        11( 0.35%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1953.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7413  22823 
[NR-eGR]  Metal2   (2V)         33752  17794 
[NR-eGR]  Metal3   (3H)         40357   4164 
[NR-eGR]  Metal4   (4V)         12442    514 
[NR-eGR]  Metal5   (5H)          6853     24 
[NR-eGR]  Metal6   (6V)           629      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101446  45319 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 109739um
[NR-eGR] Total length: 101446um, number of vias: 45319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7853um, number of vias: 7676
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 1936.8M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:05.0, real=0:00:05.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1927.8M)
Extraction called for design 't1c_riscv_cpu' of instances=5379 and nets=5509 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1927.840M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1635.7M, totSessionCpu=4:15:54 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1951.67)
Total number of fetched objects 5446
End delay calculation. (MEM=1967.35 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1967.35 CPU=0:00:00.6 REAL=0:00:01.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 4:15:54.9/15:13:38.8 (0.3), mem = 1967.4M
Begin: GigaOpt DRV Optimization
*** DrvOpt #11 [begin] : totSession cpu/real = 4:15:55.0/15:13:38.9 (0.3), mem = 1983.4M
Info: 171 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   298|  2478|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.98|     0.00|       0|       0|       0| 77.73%|          |         |
|    37|  1852|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.98|     0.00|     220|       0|      89| 79.04%| 0:00:01.0|  2094.8M|
|    22|  1822|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.98|     0.00|       8|       0|      14| 79.11%| 0:00:00.0|  2094.8M|
|    21|  1820|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.98|     0.00|       6|       0|       1| 79.15%| 0:00:00.0|  2058.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 20 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because the gain is not enough.
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2058.3M) ***

*** Starting refinePlace (4:15:57 mem=2068.3M) ***
Total net bbox length = 1.102e+05 (5.512e+04 5.505e+04) (ext = 3.017e+04)
Move report: Detail placement moves 635 insts, mean move: 2.88 um, max move: 14.82 um 
	Max move on inst (FE_OFC2401_n_1865): (78.20, 145.16) --> (89.60, 141.74)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2073.3MB
Summary Report:
Instances move: 635 (out of 5443 movable)
Instances flipped: 0
Mean displacement: 2.88 um
Max displacement: 14.82 um (Instance: FE_OFC2401_n_1865) (78.2, 145.16) -> (89.6, 141.74)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.118e+05 (5.600e+04 5.580e+04) (ext = 3.017e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2073.3MB
*** Finished refinePlace (4:15:58 mem=2073.3M) ***
*** maximum move = 14.82 um ***
*** Finished re-routing un-routed nets (2068.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2068.3M) ***
*** DrvOpt #11 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 4:15:57.7/15:13:41.5 (0.3), mem = 1969.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=1969.2M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.978  |  5.978  |  7.847  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    23 (1824)     |  -33.489   |    23 (1824)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.148%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1692.0M, totSessionCpu=4:15:58 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 171 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] : totSession cpu/real = 4:15:58.0/15:13:41.8 (0.3), mem = 2026.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 79.15
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.15%|        -|   0.000|   0.000|   0:00:00.0| 2026.6M|
|   77.71%|      346|   0.000|   0.000|   0:00:06.0| 2176.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.71
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:07.0) **
*** AreaOpt #8 [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 4:16:05.2/15:13:49.1 (0.3), mem = 2176.3M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1998.19M, totSessionCpu=4:16:05).
Info: 171 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #9 [begin] : totSession cpu/real = 4:16:05.3/15:13:49.2 (0.3), mem = 2055.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.71%|        -|   0.000|   0.000|   0:00:00.0| 2055.4M|
|   77.71%|        0|   0.000|   0.000|   0:00:00.0| 2055.4M|
|   77.66%|       10|   0.000|   0.000|   0:00:00.0| 2079.0M|
|   77.49%|       46|   0.000|   0.000|   0:00:01.0| 2079.0M|
|   77.49%|        0|   0.000|   0.000|   0:00:00.0| 2079.0M|
|   77.49%|        0|   0.000|   0.000|   0:00:00.0| 2079.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.49
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:02.0) **
*** Starting refinePlace (4:16:07 mem=2079.0M) ***
Total net bbox length = 1.107e+05 (5.543e+04 5.528e+04) (ext = 3.017e+04)
Move report: Detail placement moves 143 insts, mean move: 1.72 um, max move: 11.66 um 
	Max move on inst (FE_OFC1798_n_1844): (75.80, 141.74) --> (77.20, 131.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2082.1MB
Summary Report:
Instances move: 143 (out of 5172 movable)
Instances flipped: 0
Mean displacement: 1.72 um
Max displacement: 11.66 um (Instance: FE_OFC1798_n_1844) (75.8, 141.74) -> (77.2, 131.48)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.108e+05 (5.552e+04 5.532e+04) (ext = 3.017e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2082.1MB
*** Finished refinePlace (4:16:07 mem=2082.1M) ***
*** maximum move = 11.66 um ***
*** Finished re-routing un-routed nets (2079.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2079.1M) ***
*** AreaOpt #9 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 4:16:06.8/15:13:50.7 (0.3), mem = 2079.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1999.00M, totSessionCpu=4:16:07).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #12 [begin] : totSession cpu/real = 4:16:06.8/15:13:50.7 (0.3), mem = 1999.0M
Info: 171 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    37|  1861|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.98|     0.00|       0|       0|       0| 77.49%|          |         |
|    29|  1836|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.98|     0.00|      20|       0|       7| 77.61%| 0:00:00.0|  2090.9M|
|    21|  1820|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.98|     0.00|       6|       0|       8| 77.66%| 0:00:00.0|  2090.9M|
|    20|  1818|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.98|     0.00|       5|       0|       1| 77.69%| 0:00:00.0|  2090.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        171 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 20 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because the gain is not enough.
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2090.9M) ***

*** Starting refinePlace (4:16:08 mem=2087.9M) ***
Total net bbox length = 1.109e+05 (5.553e+04 5.536e+04) (ext = 3.017e+04)
Move report: Detail placement moves 47 insts, mean move: 4.10 um, max move: 11.04 um 
	Max move on inst (FE_OFC2583_n_1844): (73.00, 138.32) --> (77.20, 131.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2091.0MB
Summary Report:
Instances move: 47 (out of 5203 movable)
Instances flipped: 0
Mean displacement: 4.10 um
Max displacement: 11.04 um (Instance: FE_OFC2583_n_1844) (73, 138.32) -> (77.2, 131.48)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.111e+05 (5.564e+04 5.542e+04) (ext = 3.017e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2091.0MB
*** Finished refinePlace (4:16:08 mem=2091.0M) ***
*** maximum move = 11.04 um ***
*** Finished re-routing un-routed nets (2088.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2088.0M) ***
*** DrvOpt #12 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 4:16:08.3/15:13:52.2 (0.3), mem = 2003.9M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5440 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5373 and nets=5503 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1972.352M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1989.86)
Total number of fetched objects 5440
End delay calculation. (MEM=2005.55 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2005.55 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=4:16:09 mem=2005.5M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 272851
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5323 nets ( ignored 0 )
[NR-eGR] There are 171 clock nets ( 171 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5152
[NR-eGR] Rule id: 1  Nets: 171
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.029810e+03um
[NR-eGR] Layer group 2: route 5152 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.723231e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        13( 0.41%)         0( 0.00%)   ( 0.41%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2013.55 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1698.1M, totSessionCpu=4:16:10 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.978  |  5.978  |  7.843  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.690%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1698.8M, totSessionCpu=4:16:10 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:31, real = 0:00:32, mem = 1896.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         161  %s : Net has unplaced terms or is connec...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 181 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:00:31.3/0:00:32.0 (1.0), totSession cpu/real = 4:16:10.1/15:13:54.6 (0.3), mem = 1896.0M
<CMD> ctd_win -side none -id ctd_window
<CMD> createPlaceBlockage -box -78.20800 154.18300 -70.06400 170.72500 -type hard
**WARN: (IMPFP-122):	The specified box is outside the die box.
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

<CMD> get_ccopt_clock_trees *
<CMD> ccopt_design
#% Begin ccopt_design (date=01/31 14:05:28, mem=1606.8M)
Turning off fast DC mode.
*** ccopt_design #2 [begin] : totSession cpu/real = 4:17:06.0/15:17:18.2 (0.3), mem = 1878.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { bc }
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               true
setOptMode -setupTargetSlack                                    0
setPlaceMode -place_design_floorplan_mode                       false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1878.6M, init mem=1887.3M)
*info: Placed = 5373           (Fixed = 170)
*info: Unplaced = 0           
Placement Density:77.69%(21856/28132)
Placement Density (including fixed std cells):77.69%(21856/28132)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1887.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1876.30 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 272851
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5323 nets ( ignored 0 )
[NR-eGR] There are 171 clock nets ( 171 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5152
[NR-eGR] Rule id: 1  Nets: 171
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.029810e+03um
[NR-eGR] Layer group 2: route 5152 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.723231e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        13( 0.41%)         0( 0.00%)   ( 0.41%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7377  22819 
[NR-eGR]  Metal2   (2V)         33469  17874 
[NR-eGR]  Metal3   (3H)         40918   4225 
[NR-eGR]  Metal4   (4V)         13509    517 
[NR-eGR]  Metal5   (5H)          7061     14 
[NR-eGR]  Metal6   (6V)           293      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102627  45449 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 111057um
[NR-eGR] Total length: 102627um, number of vias: 45449
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7869um, number of vias: 7673
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.27 sec, Curr Mem: 1875.80 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.3 real=0:00:00.3)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    original_names is set for at least one object
    primary_delay_corner: slow_delay (default: )
    route_type is set for at least one object
    source_output_max_trans is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX2*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 28131.552um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.510um, saturatedSlew=0.093ns, speed=769.581um per ns, cellArea=54.619um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.510um, saturatedSlew=0.093ns, speed=769.796um per ns, cellArea=49.653um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_delay:setup.late:
  Skew target:                 0.102ns
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=170, i=0, icg=0, nicg=0, l=0, total=170
  misc counts      : r=1, pp=0
  cell areas       : b=382.014um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=382.014um^2
  hp wire lengths  : top=0.000um, trunk=1461.610um, leaf=3123.920um, total=4585.530um
Clock DAG library cell distribution initial state {count}:
   Bufs: CLKBUFX4: 114 CLKBUFX3: 39 CLKBUFX2: 3 BUFX2: 14 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
  Closing all CTD windows due to a clock object being deleted
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.1)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for slow_delay:setup.late...
          Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=156, i=0, icg=0, nicg=0, l=0, total=156
      misc counts      : r=1, pp=0
      cell areas       : b=369.018um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=369.018um^2
      hp wire lengths  : top=0.000um, trunk=1514.350um, leaf=3334.025um, total=4848.375um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 143 CLKBUFX3: 13 
    Bottom-up phase done. (took cpu=0:00:01.5 real=0:00:01.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (4:17:09 mem=1875.8M) ***
Total net bbox length = 1.112e+05 (5.569e+04 5.555e+04) (ext = 3.007e+04)
Move report: Detail placement moves 834 insts, mean move: 1.58 um, max move: 13.66 um 
	Max move on inst (FE_OFC2323_n_2063): (47.00, 100.70) --> (43.60, 110.96)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1878.8MB
Summary Report:
Instances move: 834 (out of 5359 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 13.66 um (Instance: FE_OFC2323_n_2063) (47, 100.7) -> (43.6, 110.96)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.120e+05 (5.596e+04 5.602e+04) (ext = 3.007e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1878.8MB
*** Finished refinePlace (4:17:09 mem=1878.8M) ***
    ClockRefiner summary
    All clock instances: Moved 342, flipped 112 and cell swapped 0 (out of a total of 2234).
    The largest move was 4.71 um for datamem_data_ram_reg[13][22].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.58)              1
    [0.58,0.96)             0
    [0.96,1.34)             3
    [1.34,1.72)             4
    [1.72,2.1)             19
    [2.1,2.48)              0
    [2.48,2.86)             1
    [2.86,3.24)             0
    [3.24,3.62)             1
    [3.62,4)                1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
        4            (68.600,78.470)      (72.600,78.470)      CTS_ccl_a_buf_00405 (a lib_cell CLKBUFX4) at (72.600,78.470), in power domain auto-default
        3.42         (68.600,78.470)      (68.600,81.890)      CTS_ccl_a_buf_00401 (a lib_cell CLKBUFX4) at (68.600,81.890), in power domain auto-default
        2.8          (58.200,136.610)     (55.400,136.610)     CTS_ccl_a_buf_00383 (a lib_cell CLKBUFX4) at (55.400,136.610), in power domain auto-default
        2            (41.000,40.850)      (39.000,40.850)      CTS_ccl_a_buf_00372 (a lib_cell CLKBUFX4) at (39.000,40.850), in power domain auto-default
        2            (150.400,129.770)    (148.400,129.770)    CTS_ccl_a_buf_00391 (a lib_cell CLKBUFX4) at (148.400,129.770), in power domain auto-default
        2            (144.600,68.210)     (142.600,68.210)     CTS_ccl_a_buf_00377 (a lib_cell CLKBUFX4) at (142.600,68.210), in power domain auto-default
        2            (68.600,78.470)      (70.600,78.470)      CTS_ccl_a_buf_00397 (a lib_cell CLKBUFX4) at (70.600,78.470), in power domain auto-default
        2            (78.000,40.850)      (80.000,40.850)      CTS_ccl_a_buf_00395 (a lib_cell CLKBUFX4) at (80.000,40.850), in power domain auto-default
        2            (41.000,64.790)      (39.000,64.790)      CTS_ccl_a_buf_00394 (a lib_cell CLKBUFX4) at (39.000,64.790), in power domain auto-default
        2            (150.400,129.770)    (152.400,129.770)    CTS_ccl_a_buf_00399 (a lib_cell CLKBUFX4) at (152.400,129.770), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=156, i=0, icg=0, nicg=0, l=0, total=156
      misc counts      : r=1, pp=0
      cell areas       : b=369.018um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=369.018um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.242pF, leaf=0.907pF, total=1.149pF
      wire lengths     : top=0.000um, trunk=1764.494um, leaf=6006.375um, total=7770.869um
      hp wire lengths  : top=0.000um, trunk=1553.150um, leaf=3386.945um, total=4940.095um
    Clock DAG net violations after 'Clustering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=4, worst=[0.005ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.009ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=39 avg=0.073ns sd=0.028ns min=0.038ns max=0.200ns {14 <= 0.060ns, 10 <= 0.080ns, 10 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.068ns max=0.105ns {0 <= 0.060ns, 2 <= 0.080ns, 52 <= 0.090ns, 30 <= 0.095ns, 32 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 143 CLKBUFX3: 13 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.999, max=1.083, avg=1.038, sd=0.017], skew [0.085 vs 0.102], 100% {0.999, 1.083} (wid=0.008 ws=0.003) (gid=1.078 gs=0.085)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.999, max=1.083, avg=1.038, sd=0.017], skew [0.085 vs 0.102], 100% {0.999, 1.083} (wid=0.008 ws=0.003) (gid=1.078 gs=0.085)
    Legalizer API calls during this step: 3676 succeeded with high effort: 3676 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.0 real=0:00:02.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       157 (unrouted=157, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5332 (unrouted=180, trialRouted=5152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 157 nets for routing of which 157 have one or more fixed wires.
(ccopt eGR): Start to route 157 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8934 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 333223
[NR-eGR] #PG Blockages       : 8934
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5309 nets ( ignored 5152 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 157 clock nets ( 157 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 157
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 157 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.448760e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.756560e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.975440e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.194320e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.413200e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 5 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.873190e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         2( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7855  22708 
[NR-eGR]  Metal2   (2V)         35988  17192 
[NR-eGR]  Metal3   (3H)         40682   1942 
[NR-eGR]  Metal4   (4V)         10754    441 
[NR-eGR]  Metal5   (5H)          7078     14 
[NR-eGR]  Metal6   (6V)           293      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102649  42297 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 111980um
[NR-eGR] Total length: 102649um, number of vias: 42297
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7891um, number of vias: 4521
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)           600  2477 
[NR-eGR]  Metal2   (2V)          3074  1556 
[NR-eGR]  Metal3   (3H)          2974   480 
[NR-eGR]  Metal4   (4V)          1212     8 
[NR-eGR]  Metal5   (5H)            32     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7891  4521 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4986um
[NR-eGR] Total length: 7891um, number of vias: 4521
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7891um, number of vias: 4521
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1876.46 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR only done.
Net route status summary:
  Clock:       157 (unrouted=0, trialRouted=0, noStatus=0, routed=157, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5332 (unrouted=180, trialRouted=5152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #4 [begin] : totSession cpu/real = 4:17:09.6/15:17:21.8 (0.3), mem = 1876.5M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 272617
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 157  Num Prerouted Wires = 8694
[NR-eGR] Read 5309 nets ( ignored 157 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5152
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5152 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.096174e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        12( 0.37%)         0( 0.00%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        13( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 1894.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7483  22656 
[NR-eGR]  Metal2   (2V)         34244  17580 
[NR-eGR]  Metal3   (3H)         40050   2573 
[NR-eGR]  Metal4   (4V)         12672    611 
[NR-eGR]  Metal5   (5H)          8359     39 
[NR-eGR]  Metal6   (6V)           528      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103337  43459 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 111980um
[NR-eGR] Total length: 103337um, number of vias: 43459
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1876.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** IncrReplace #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 4:17:09.8/15:17:22.0 (0.3), mem = 1876.0M
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:00.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5359 and nets=5489 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1875.961M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=156, i=0, icg=0, nicg=0, l=0, total=156
    misc counts      : r=1, pp=0
    cell areas       : b=369.018um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=369.018um^2
    cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.242pF, leaf=0.905pF, total=1.147pF
    wire lengths     : top=0.000um, trunk=1764.494um, leaf=6006.375um, total=7770.869um
    hp wire lengths  : top=0.000um, trunk=1553.150um, leaf=3386.945um, total=4940.095um
  Clock DAG net violations after clustering cong repair call:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=4, worst=[0.006ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.003ns sd=0.003ns sum=0.011ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=39 avg=0.073ns sd=0.028ns min=0.038ns max=0.200ns {14 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 2 <= 0.095ns, 0 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.106ns {0 <= 0.060ns, 2 <= 0.080ns, 55 <= 0.090ns, 28 <= 0.095ns, 31 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 143 CLKBUFX3: 13 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.084, avg=1.036, sd=0.018], skew [0.089 vs 0.102], 100% {0.995, 1.084} (wid=0.007 ws=0.003) (gid=1.078 gs=0.089)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.084, avg=1.036, sd=0.018], skew [0.089 vs 0.102], 100% {0.995, 1.084} (wid=0.007 ws=0.003) (gid=1.078 gs=0.089)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Clustering done. (took cpu=0:00:02.8 real=0:00:02.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=156, i=0, icg=0, nicg=0, l=0, total=156
      misc counts      : r=1, pp=0
      cell areas       : b=370.044um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=370.044um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.906pF, total=1.146pF
      wire lengths     : top=0.000um, trunk=1751.364um, leaf=6013.470um, total=7764.835um
      hp wire lengths  : top=0.000um, trunk=1549.260um, leaf=3391.600um, total=4940.860um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=39 avg=0.073ns sd=0.027ns min=0.038ns max=0.200ns {14 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 57 <= 0.090ns, 29 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 10 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079], skew [0.084 vs 0.102]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079], skew [0.084 vs 0.102]
    Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=156, i=0, icg=0, nicg=0, l=0, total=156
      misc counts      : r=1, pp=0
      cell areas       : b=370.044um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=370.044um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.906pF, total=1.146pF
      wire lengths     : top=0.000um, trunk=1751.364um, leaf=6013.470um, total=7764.835um
      hp wire lengths  : top=0.000um, trunk=1549.260um, leaf=3391.600um, total=4940.860um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=39 avg=0.073ns sd=0.027ns min=0.038ns max=0.200ns {14 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 57 <= 0.090ns, 29 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 10 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079, avg=1.035, sd=0.016], skew [0.084 vs 0.102], 100% {0.995, 1.079} (wid=0.007 ws=0.003) (gid=1.073 gs=0.084)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079, avg=1.035, sd=0.016], skew [0.084 vs 0.102], 100% {0.995, 1.079} (wid=0.007 ws=0.003) (gid=1.073 gs=0.084)
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=156, i=0, icg=0, nicg=0, l=0, total=156
      misc counts      : r=1, pp=0
      cell areas       : b=370.044um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=370.044um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.906pF, total=1.146pF
      wire lengths     : top=0.000um, trunk=1751.364um, leaf=6013.470um, total=7764.835um
      hp wire lengths  : top=0.000um, trunk=1549.260um, leaf=3391.600um, total=4940.860um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=39 avg=0.073ns sd=0.027ns min=0.038ns max=0.200ns {14 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 57 <= 0.090ns, 29 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 10 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079], skew [0.084 vs 0.102]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079], skew [0.084 vs 0.102]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=156, i=0, icg=0, nicg=0, l=0, total=156
      misc counts      : r=1, pp=0
      cell areas       : b=370.044um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=370.044um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.906pF, total=1.146pF
      wire lengths     : top=0.000um, trunk=1751.364um, leaf=6013.470um, total=7764.835um
      hp wire lengths  : top=0.000um, trunk=1549.260um, leaf=3391.600um, total=4940.860um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=39 avg=0.073ns sd=0.027ns min=0.038ns max=0.200ns {14 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 57 <= 0.090ns, 29 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 10 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079], skew [0.084 vs 0.102]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079], skew [0.084 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=156, i=0, icg=0, nicg=0, l=0, total=156
      misc counts      : r=1, pp=0
      cell areas       : b=370.044um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=370.044um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.061pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.240pF, leaf=0.906pF, total=1.146pF
      wire lengths     : top=0.000um, trunk=1751.364um, leaf=6013.470um, total=7764.835um
      hp wire lengths  : top=0.000um, trunk=1549.260um, leaf=3391.600um, total=4940.860um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=39 avg=0.073ns sd=0.027ns min=0.038ns max=0.200ns {14 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 57 <= 0.090ns, 29 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 146 CLKBUFX3: 10 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079], skew [0.084 vs 0.102]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.995, max=1.079], skew [0.084 vs 0.102]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=153, i=0, icg=0, nicg=0, l=0, total=153
      misc counts      : r=1, pp=0
      cell areas       : b=362.178um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=362.178um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.252pF, leaf=0.906pF, total=1.157pF
      wire lengths     : top=0.000um, trunk=1835.314um, leaf=6013.470um, total=7848.785um
      hp wire lengths  : top=0.000um, trunk=1615.470um, leaf=3391.600um, total=5007.070um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=36 avg=0.080ns sd=0.027ns min=0.046ns max=0.200ns {8 <= 0.060ns, 10 <= 0.080ns, 8 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 55 <= 0.090ns, 31 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 142 CLKBUFX3: 10 CLKBUFX2: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.844, max=0.979], skew [0.135 vs 0.102*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.844, max=0.979], skew [0.135 vs 0.102*]
    Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=153, i=0, icg=0, nicg=0, l=0, total=153
      misc counts      : r=1, pp=0
      cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.906pF, total=1.156pF
      wire lengths     : top=0.000um, trunk=1828.784um, leaf=6012.325um, total=7841.110um
      hp wire lengths  : top=0.000um, trunk=1560.280um, leaf=3391.600um, total=4951.880um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=36 avg=0.079ns sd=0.027ns min=0.030ns max=0.200ns {8 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 55 <= 0.090ns, 31 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 11 CLKBUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.925, avg=0.878, sd=0.043], skew [0.131 vs 0.102*], 73.9% {0.870, 0.925} (wid=0.007 ws=0.003) (gid=0.919 gs=0.131)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.925, avg=0.878, sd=0.043], skew [0.131 vs 0.102*], 73.9% {0.870, 0.925} (wid=0.007 ws=0.003) (gid=0.919 gs=0.131)
    Legalizer API calls during this step: 578 succeeded with high effort: 578 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.3 real=0:00:04.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=153, i=0, icg=0, nicg=0, l=0, total=153
      misc counts      : r=1, pp=0
      cell areas       : b=361.836um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=361.836um^2
      cell capacitance : b=0.059pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.059pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.251pF, leaf=0.906pF, total=1.156pF
      wire lengths     : top=0.000um, trunk=1828.784um, leaf=6012.325um, total=7841.110um
      hp wire lengths  : top=0.000um, trunk=1560.280um, leaf=3391.600um, total=4951.880um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=36 avg=0.079ns sd=0.027ns min=0.030ns max=0.200ns {8 <= 0.060ns, 10 <= 0.080ns, 9 <= 0.090ns, 5 <= 0.095ns, 3 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.069ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 55 <= 0.090ns, 31 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 11 CLKBUFX2: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.925], skew [0.131 vs 0.102*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.794, max=0.925], skew [0.131 vs 0.102*]
    Legalizer API calls during this step: 131 succeeded with high effort: 131 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=153, i=0, icg=0, nicg=0, l=0, total=153
      misc counts      : r=1, pp=0
      cell areas       : b=352.602um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.602um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.252pF, leaf=0.906pF, total=1.158pF
      wire lengths     : top=0.000um, trunk=1837.994um, leaf=6016.370um, total=7854.365um
      hp wire lengths  : top=0.000um, trunk=1569.520um, leaf=3392.410um, total=4961.930um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=36 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 12 <= 0.090ns, 9 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 22 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.830, max=0.960], skew [0.130 vs 0.102*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.830, max=0.960], skew [0.130 vs 0.102*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=153, i=0, icg=0, nicg=0, l=0, total=153
      misc counts      : r=1, pp=0
      cell areas       : b=352.602um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.602um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.252pF, leaf=0.906pF, total=1.158pF
      wire lengths     : top=0.000um, trunk=1837.994um, leaf=6016.370um, total=7854.365um
      hp wire lengths  : top=0.000um, trunk=1569.520um, leaf=3392.410um, total=4961.930um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=36 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 12 <= 0.090ns, 9 <= 0.095ns, 5 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 22 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.830, max=0.960], skew [0.130 vs 0.102*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.830, max=0.960], skew [0.130 vs 0.102*]
    Legalizer API calls during this step: 652 succeeded with high effort: 652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=153, i=0, icg=0, nicg=0, l=0, total=153
      misc counts      : r=1, pp=0
      cell areas       : b=352.602um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.602um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.159pF
      wire lengths     : top=0.000um, trunk=1848.884um, leaf=6016.370um, total=7865.255um
      hp wire lengths  : top=0.000um, trunk=1581.270um, leaf=3392.410um, total=4973.680um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=36 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 22 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.837, max=0.960, avg=0.919, sd=0.045], skew [0.123 vs 0.102*], 73.9% {0.920, 0.960} (wid=0.007 ws=0.003) (gid=0.955 gs=0.123)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.837, max=0.960, avg=0.919, sd=0.045], skew [0.123 vs 0.102*], 73.9% {0.920, 0.960} (wid=0.007 ws=0.003) (gid=0.955 gs=0.123)
    Legalizer API calls during this step: 127 succeeded with high effort: 127 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.106ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 155 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=153, i=0, icg=0, nicg=0, l=0, total=153
          misc counts      : r=1, pp=0
          cell areas       : b=352.602um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.602um^2
          cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.159pF
          wire lengths     : top=0.000um, trunk=1848.884um, leaf=6016.370um, total=7865.255um
          hp wire lengths  : top=0.000um, trunk=1581.270um, leaf=3392.410um, total=4973.680um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=36 avg=0.088ns sd=0.023ns min=0.037ns max=0.200ns {1 <= 0.060ns, 8 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 122 CLKBUFX3: 22 CLKBUFX2: 2 BUFX2: 7 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
          misc counts      : r=1, pp=0
          cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
          cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
          wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
          hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
        Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
          misc counts      : r=1, pp=0
          cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
          cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
          wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
          hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
      hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
    misc counts      : r=1, pp=0
    cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
    wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
    hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958], skew [0.057 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958], skew [0.057 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
      hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958], skew [0.057 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958], skew [0.057 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
          misc counts      : r=1, pp=0
          cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
          cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
          wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
          hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
      hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958], skew [0.057 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958], skew [0.057 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
      hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958], skew [0.057 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958], skew [0.057 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
      hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958, avg=0.934, sd=0.014], skew [0.057 vs 0.102], 100% {0.900, 0.958} (wid=0.007 ws=0.003) (gid=0.952 gs=0.056)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.900, max=0.958, avg=0.934, sd=0.014], skew [0.057 vs 0.102], 100% {0.900, 0.958} (wid=0.007 ws=0.003) (gid=0.952 gs=0.056)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
    misc counts      : r=1, pp=0
    cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
    wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
    hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
  Clock DAG net violations before polishing:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.901, max=0.960], skew [0.059 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.901, max=0.960], skew [0.059 vs 0.102]
  Merging balancing drivers for power...
    Tried: 156 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
      hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.901, max=0.960], skew [0.059 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.901, max=0.960], skew [0.059 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.906pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1852.664um, leaf=6016.370um, total=7869.035um
      hp wire lengths  : top=0.000um, trunk=1590.380um, leaf=3392.410um, total=4982.790um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=37 avg=0.087ns sd=0.023ns min=0.037ns max=0.200ns {2 <= 0.060ns, 9 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 7 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.073ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 52 <= 0.090ns, 33 <= 0.095ns, 32 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.901, max=0.960, avg=0.936, sd=0.015], skew [0.059 vs 0.102], 100% {0.901, 0.960} (wid=0.007 ws=0.003) (gid=0.954 gs=0.058)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.901, max=0.960, avg=0.936, sd=0.015], skew [0.059 vs 0.102], 100% {0.901, 0.960} (wid=0.007 ws=0.003) (gid=0.954 gs=0.058)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1035 succeeded with high effort: 1035 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2156 succeeded with high effort: 2156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.1 real=0:00:01.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 933 succeeded with high effort: 933 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2156 succeeded with high effort: 2156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.9 real=0:00:00.9)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=354.654um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=354.654um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.221pF, leaf=0.898pF, total=1.119pF
      wire lengths     : top=0.000um, trunk=1608.715um, leaf=5955.587um, total=7564.302um
      hp wire lengths  : top=0.000um, trunk=1409.410um, leaf=3439.950um, total=4849.360um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=37 avg=0.080ns sd=0.025ns min=0.028ns max=0.200ns {3 <= 0.060ns, 16 <= 0.080ns, 14 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.072ns max=0.099ns {0 <= 0.060ns, 1 <= 0.080ns, 51 <= 0.090ns, 40 <= 0.095ns, 26 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 122 CLKBUFX3: 23 CLKBUFX2: 2 BUFX2: 7 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.884, max=0.949, avg=0.919, sd=0.014], skew [0.066 vs 0.102], 100% {0.884, 0.949} (wid=0.007 ws=0.003) (gid=0.944 gs=0.064)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.884, max=0.949, avg=0.919, sd=0.014], skew [0.066 vs 0.102], 100% {0.884, 0.949} (wid=0.007 ws=0.003) (gid=0.944 gs=0.064)
    Legalizer API calls during this step: 6280 succeeded with high effort: 6280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.0 real=0:00:03.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.495pF fall=0.438pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.495pF fall=0.437pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=349.182um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.182um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.222pF, leaf=0.898pF, total=1.120pF
      wire lengths     : top=0.000um, trunk=1615.685um, leaf=5956.777um, total=7572.462um
      hp wire lengths  : top=0.000um, trunk=1409.410um, leaf=3439.950um, total=4849.360um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=37 avg=0.086ns sd=0.024ns min=0.028ns max=0.200ns {2 <= 0.060ns, 8 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 48 <= 0.090ns, 39 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 110 CLKBUFX3: 31 CLKBUFX2: 3 BUFX2: 10 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.885, max=0.961, avg=0.928, sd=0.017], skew [0.075 vs 0.102], 100% {0.885, 0.961} (wid=0.007 ws=0.003) (gid=0.955 gs=0.073)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.885, max=0.961, avg=0.928, sd=0.017], skew [0.075 vs 0.102], 100% {0.885, 0.961} (wid=0.007 ws=0.003) (gid=0.955 gs=0.073)
    Legalizer API calls during this step: 337 succeeded with high effort: 337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.524um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.222pF, leaf=0.898pF, total=1.120pF
      wire lengths     : top=0.000um, trunk=1618.425um, leaf=5956.777um, total=7575.202um
      hp wire lengths  : top=0.000um, trunk=1409.210um, leaf=3439.950um, total=4849.160um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=37 avg=0.086ns sd=0.025ns min=0.023ns max=0.200ns {2 <= 0.060ns, 8 <= 0.080ns, 14 <= 0.090ns, 4 <= 0.095ns, 8 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 48 <= 0.090ns, 39 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 110 CLKBUFX3: 32 CLKBUFX2: 3 BUFX2: 9 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.867, max=0.943, avg=0.910, sd=0.017], skew [0.075 vs 0.102], 100% {0.867, 0.943} (wid=0.007 ws=0.003) (gid=0.936 gs=0.073)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.867, max=0.943, avg=0.910, sd=0.017], skew [0.075 vs 0.102], 100% {0.867, 0.943} (wid=0.007 ws=0.003) (gid=0.936 gs=0.073)
    Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 171 succeeded with high effort: 171 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=155, filtered=155, permitted=154, cannotCompute=24, computed=130, moveTooSmall=396, resolved=0, predictFail=54, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=77, ignoredLeafDriver=0, worse=205, accepted=22
        Max accepted move=13.770um, total accepted move=117.160um, average move=5.325um
        Move for wirelength. considered=155, filtered=155, permitted=154, cannotCompute=23, computed=131, moveTooSmall=389, resolved=0, predictFail=53, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=93, ignoredLeafDriver=0, worse=223, accepted=10
        Max accepted move=7.040um, total accepted move=43.070um, average move=4.307um
        Move for wirelength. considered=155, filtered=155, permitted=154, cannotCompute=23, computed=131, moveTooSmall=395, resolved=0, predictFail=57, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=99, ignoredLeafDriver=0, worse=228, accepted=2
        Max accepted move=5.330um, total accepted move=8.130um, average move=4.065um
        Legalizer API calls during this step: 1144 succeeded with high effort: 1144 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.7 real=0:00:00.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 179 succeeded with high effort: 179 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=155, filtered=155, permitted=154, cannotCompute=150, computed=4, moveTooSmall=204, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 722 succeeded with high effort: 722 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=155, filtered=155, permitted=154, cannotCompute=0, computed=154, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=152, accepted=7
        Max accepted move=0.800um, total accepted move=2.800um, average move=0.400um
        Move for wirelength. considered=155, filtered=155, permitted=154, cannotCompute=146, computed=8, moveTooSmall=0, resolved=0, predictFail=190, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=8, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 169 succeeded with high effort: 169 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
        misc counts      : r=1, pp=0
        cell areas       : b=349.524um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.524um^2
        cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.217pF, leaf=0.897pF, total=1.113pF
        wire lengths     : top=0.000um, trunk=1573.144um, leaf=5944.544um, total=7517.689um
        hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3451.120um, total=4848.760um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.001ns sum=0.006ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=37 avg=0.085ns sd=0.023ns min=0.052ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 51 <= 0.090ns, 36 <= 0.095ns, 30 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 110 CLKBUFX3: 32 CLKBUFX2: 3 BUFX2: 9 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.872, max=0.947, avg=0.911, sd=0.020], skew [0.076 vs 0.102], 100% {0.872, 0.947} (wid=0.007 ws=0.002) (gid=0.942 gs=0.076)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.872, max=0.947, avg=0.911, sd=0.020], skew [0.076 vs 0.102], 100% {0.872, 0.947} (wid=0.007 ws=0.002) (gid=0.942 gs=0.076)
      Legalizer API calls during this step: 2391 succeeded with high effort: 2391 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.0 real=0:00:01.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 156 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 154 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=349.524um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.524um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.217pF, leaf=0.897pF, total=1.113pF
      wire lengths     : top=0.000um, trunk=1573.144um, leaf=5944.544um, total=7517.689um
      hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3451.120um, total=4848.760um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=2, worst=[0.004ns, 0.002ns]} avg=0.003ns sd=0.001ns sum=0.006ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=37 avg=0.085ns sd=0.023ns min=0.052ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.005ns min=0.072ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 51 <= 0.090ns, 36 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 110 CLKBUFX3: 32 CLKBUFX2: 3 BUFX2: 9 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.872, max=0.947, avg=0.911, sd=0.020], skew [0.076 vs 0.102], 100% {0.872, 0.947} (wid=0.007 ws=0.002) (gid=0.942 gs=0.076)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.872, max=0.947, avg=0.911, sd=0.020], skew [0.076 vs 0.102], 100% {0.872, 0.947} (wid=0.007 ws=0.002) (gid=0.942 gs=0.076)
    Legalizer API calls during this step: 2391 succeeded with high effort: 2391 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.1 real=0:00:01.1)
  Total capacitance is (rise=1.608pF fall=1.551pF), of which (rise=1.113pF fall=1.113pF) is wire, and (rise=0.495pF fall=0.437pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.6 real=0:00:04.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 154 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (4:17:18 mem=1876.2M) ***
Total net bbox length = 1.119e+05 (5.591e+04 5.601e+04) (ext = 3.012e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1876.2MB
Summary Report:
Instances move: 0 (out of 5357 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.119e+05 (5.591e+04 5.601e+04) (ext = 3.012e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1876.2MB
*** Finished refinePlace (4:17:18 mem=1876.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2232).
  Restoring pStatusCts on 154 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:06.2 real=0:00:06.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       155 (unrouted=155, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5332 (unrouted=180, trialRouted=5152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 155 nets for routing of which 155 have one or more fixed wires.
(ccopt eGR): Start to route 155 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8934 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 332960
[NR-eGR] #PG Blockages       : 8934
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5307 nets ( ignored 5152 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 155 clock nets ( 155 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 155
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 155 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.291440e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.618050e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.872840e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.127630e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.382420e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 6 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.909100e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         2( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7471  22649 
[NR-eGR]  Metal2   (2V)         34170  17586 
[NR-eGR]  Metal3   (3H)         39977   2600 
[NR-eGR]  Metal4   (4V)         12638    603 
[NR-eGR]  Metal5   (5H)          8328     39 
[NR-eGR]  Metal6   (6V)           528      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103112  43477 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 111915um
[NR-eGR] Total length: 103112um, number of vias: 43477
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7666um, number of vias: 4539
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)           588  2470 
[NR-eGR]  Metal2   (2V)          3000  1562 
[NR-eGR]  Metal3   (3H)          2901   507 
[NR-eGR]  Metal4   (4V)          1177     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7666  4539 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4920um
[NR-eGR] Total length: 7666um, number of vias: 4539
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7666um, number of vias: 4539
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1876.67 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
      Routing using eGR only done.
Net route status summary:
  Clock:       155 (unrouted=0, trialRouted=0, noStatus=0, routed=155, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5332 (unrouted=180, trialRouted=5152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5357 and nets=5487 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1876.672M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_delay:setup.late...
        Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
          misc counts      : r=1, pp=0
          cell areas       : b=349.524um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.524um^2
          cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.219pF, leaf=0.888pF, total=1.107pF
          wire lengths     : top=0.000um, trunk=1583.030um, leaf=6083.175um, total=7666.205um
          hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3451.120um, total=4848.760um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.009ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=37 avg=0.086ns sd=0.023ns min=0.052ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.004ns min=0.074ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 50 <= 0.090ns, 43 <= 0.095ns, 22 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 110 CLKBUFX3: 32 CLKBUFX2: 3 BUFX2: 9 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950, avg=0.912, sd=0.020], skew [0.079 vs 0.102], 100% {0.870, 0.950} (wid=0.007 ws=0.002) (gid=0.944 gs=0.077)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950, avg=0.912, sd=0.020], skew [0.079 vs 0.102], 100% {0.870, 0.950} (wid=0.007 ws=0.002) (gid=0.944 gs=0.077)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         2
            Processed:             2
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             2
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
            misc counts      : r=1, pp=0
            cell areas       : b=349.524um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.524um^2
            cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.219pF, leaf=0.888pF, total=1.107pF
            wire lengths     : top=0.000um, trunk=1583.030um, leaf=6083.175um, total=7666.205um
            hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3451.120um, total=4848.760um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.009ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=37 avg=0.086ns sd=0.023ns min=0.052ns max=0.200ns {2 <= 0.060ns, 12 <= 0.080ns, 11 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.004ns min=0.074ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 50 <= 0.090ns, 43 <= 0.095ns, 22 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 110 CLKBUFX3: 32 CLKBUFX2: 3 BUFX2: 9 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950], skew [0.079 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950], skew [0.079 vs 0.102]
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 1, numUnchanged = 10, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 140, numSkippedDueToCloseToSkewTarget = 4
          CCOpt-eGRPC Downsizing: considered: 11, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 1
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
            misc counts      : r=1, pp=0
            cell areas       : b=349.182um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.182um^2
            cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.219pF, leaf=0.888pF, total=1.107pF
            wire lengths     : top=0.000um, trunk=1583.030um, leaf=6083.175um, total=7666.205um
            hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3451.120um, total=4848.760um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.009ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=37 avg=0.086ns sd=0.023ns min=0.052ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 12 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.004ns min=0.074ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 50 <= 0.090ns, 43 <= 0.095ns, 22 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 110 CLKBUFX3: 31 CLKBUFX2: 4 BUFX2: 9 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950], skew [0.079 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950], skew [0.079 vs 0.102]
          Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 155, tested: 155, violation detected: 6, violation ignored (due to small violation): 3, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 1
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          leaf               0                    0                   0            0                    0                   0
          ---------------------------------------------------------------------------------------------------------------------------
          Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.342um^2 (0.098%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
            misc counts      : r=1, pp=0
            cell areas       : b=349.524um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.524um^2
            cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.219pF, leaf=0.888pF, total=1.107pF
            wire lengths     : top=0.000um, trunk=1583.030um, leaf=6083.175um, total=7666.205um
            hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3451.120um, total=4848.760um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
            Remaining Transition : {count=4, worst=[0.004ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.006ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=37 avg=0.085ns sd=0.023ns min=0.052ns max=0.200ns {1 <= 0.060ns, 13 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
            Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.004ns min=0.074ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 50 <= 0.090ns, 43 <= 0.095ns, 22 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 110 CLKBUFX3: 32 CLKBUFX2: 3 BUFX2: 9 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950], skew [0.079 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950], skew [0.079 vs 0.102]
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
          misc counts      : r=1, pp=0
          cell areas       : b=349.524um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.524um^2
          cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.219pF, leaf=0.888pF, total=1.107pF
          wire lengths     : top=0.000um, trunk=1583.030um, leaf=6083.175um, total=7666.205um
          hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3451.120um, total=4848.760um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
          Remaining Transition : {count=4, worst=[0.004ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.006ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=37 avg=0.085ns sd=0.023ns min=0.052ns max=0.200ns {1 <= 0.060ns, 13 <= 0.080ns, 11 <= 0.090ns, 8 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
          Leaf  : target=0.100ns count=118 avg=0.091ns sd=0.004ns min=0.074ns max=0.101ns {0 <= 0.060ns, 1 <= 0.080ns, 50 <= 0.090ns, 43 <= 0.095ns, 22 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 110 CLKBUFX3: 32 CLKBUFX2: 3 BUFX2: 9 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950, avg=0.915, sd=0.019], skew [0.079 vs 0.102], 100% {0.870, 0.950} (wid=0.007 ws=0.003) (gid=0.944 gs=0.077)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.870, max=0.950, avg=0.915, sd=0.019], skew [0.079 vs 0.102], 100% {0.870, 0.950} (wid=0.007 ws=0.003) (gid=0.944 gs=0.077)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 154 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (4:17:19 mem=1913.9M) ***
Total net bbox length = 1.119e+05 (5.591e+04 5.601e+04) (ext = 3.012e+04)
Move report: Detail placement moves 355 insts, mean move: 1.56 um, max move: 15.80 um 
	Max move on inst (FE_OFC2544_n_94): (43.60, 114.38) --> (59.40, 114.38)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1913.9MB
Summary Report:
Instances move: 355 (out of 5357 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 15.80 um (Instance: FE_OFC2544_n_94) (43.6, 114.38) -> (59.4, 114.38)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.122e+05 (5.607e+04 5.617e+04) (ext = 3.012e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1913.9MB
*** Finished refinePlace (4:17:19 mem=1913.9M) ***
  ClockRefiner summary
  All clock instances: Moved 79, flipped 8 and cell swapped 0 (out of a total of 2232).
  The largest move was 3.91 um for datamem_data_ram_reg[8][13].
  Restoring pStatusCts on 154 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       155 (unrouted=0, trialRouted=0, noStatus=0, routed=155, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5332 (unrouted=180, trialRouted=5152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 155 nets for routing of which 155 have one or more fixed wires.
(ccopt eGR): Start to route 155 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8934 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 332960
[NR-eGR] #PG Blockages       : 8934
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5307 nets ( ignored 5152 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 155 clock nets ( 155 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 155
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 155 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.310250e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.640280e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.896780e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.153280e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.409780e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 6 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 8.938170e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         2( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7469  22646 
[NR-eGR]  Metal2   (2V)         34175  17598 
[NR-eGR]  Metal3   (3H)         39988   2604 
[NR-eGR]  Metal4   (4V)         12640    603 
[NR-eGR]  Metal5   (5H)          8328     39 
[NR-eGR]  Metal6   (6V)           528      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103128  43490 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 112235um
[NR-eGR] Total length: 103128um, number of vias: 43490
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7683um, number of vias: 4552
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)           586  2467 
[NR-eGR]  Metal2   (2V)          3005  1574 
[NR-eGR]  Metal3   (3H)          2912   511 
[NR-eGR]  Metal4   (4V)          1180     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7683  4552 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4931um
[NR-eGR] Total length: 7683um, number of vias: 4552
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7683um, number of vias: 4552
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 1876.38 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 155 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
-drouteEndIteration 0
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/31 14:05:42, mem=1566.1M)

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 14:05:42 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5487)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 7683 um.
#Total half perimeter of net bounding box = 5049 um.
#Total wire length on LAYER Metal1 = 586 um.
#Total wire length on LAYER Metal2 = 3005 um.
#Total wire length on LAYER Metal3 = 2912 um.
#Total wire length on LAYER Metal4 = 1180 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 4552
#Up-Via Summary (total 4552):
#           
#-----------------------
# Metal1           2467
# Metal2           1574
# Metal3            511
#-----------------------
#                  4552 
#
#Start routing data preparation on Fri Jan 31 14:05:42 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5483 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1570.43 (MB), peak = 1817.71 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1574.99 (MB), peak = 1817.71 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:1.8 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       61 ( 0         pin),      2 ( 1         pin),   2300 ( 2         pin),
#     2144 ( 3         pin),     83 ( 4         pin),     76 ( 5         pin),
#       69 ( 6         pin),     36 ( 7         pin),    286 ( 8         pin),
#      257 ( 9         pin),    119 (10-19      pin),     37 (20-29      pin),
#        5 (30-39      pin),      1 (40-49      pin),      3 (50-59      pin),
#        1 (60-69      pin),      7 (200-299    pin),      0 (>=2000     pin).
#Total: 5487 nets, 155 fully global routed, 155 clocks, 155 nets have extra space,
#       155 nets have layer range, 155 nets have weight,
#       155 nets have avoid detour, 155 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      155 ( 2.8%)
#
#Nets in 1 priority group:
#  clock:      155 ( 2.8%)
#
#155 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.8 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1      489       0     489(  6%)    5916( 74%)
#Metal2        0    3101    3101( 40%)    1574( 20%)
#Metal3     2912       0    2912( 38%)     511(  6%)
#Metal4        0    1179    1179( 15%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3402    4280    7682          8001      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1      547       0     547(  7%)    5913( 77%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3632    3632( 45%)    1517( 20%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     2896       0    2896( 36%)     287(  4%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0     985     985( 12%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3443    4618    8062          7717             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.20 (MB)
#Total memory = 1576.87 (MB)
#Peak memory = 1817.71 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.8 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 882
#  Total number of overlap segments     =   0 (  0.0%)
#  Total number of assigned segments    = 882 (100.0%)
#  Total number of shifted segments     =  51 (  5.8%)
#  Average movement of shifted segments =   6.73 tracks
#
#  Total number of overlaps             =   0
#  Total length of overlaps             =   0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 7128 um.
#Total half perimeter of net bounding box = 5049 um.
#Total wire length on LAYER Metal1 = 206 um.
#Total wire length on LAYER Metal2 = 3039 um.
#Total wire length on LAYER Metal3 = 2897 um.
#Total wire length on LAYER Metal4 = 986 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7717
#Up-Via Summary (total 7717):
#           
#-----------------------
# Metal1           5913
# Metal2           1517
# Metal3            287
#-----------------------
#                  7717 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.96 (MB)
#Total memory = 1575.61 (MB)
#Peak memory = 1817.71 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1574.80 (MB), peak = 1817.71 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 8071 um.
#Total half perimeter of net bounding box = 5049 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 2913 um.
#Total wire length on LAYER Metal3 = 3580 um.
#Total wire length on LAYER Metal4 = 1576 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 4919
#Up-Via Summary (total 4919):
#           
#-----------------------
# Metal1           2391
# Metal2           1775
# Metal3            753
#-----------------------
#                  4919 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -0.81 (MB)
#Total memory = 1574.80 (MB)
#Peak memory = 1817.71 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -0.81 (MB)
#Total memory = 1574.80 (MB)
#Peak memory = 1817.71 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 1.50 (MB)
#Total memory = 1567.61 (MB)
#Peak memory = 1817.71 (MB)
#Number of warnings = 0
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 14:05:47 2025
#
% End globalDetailRoute (date=01/31 14:05:47, total cpu=0:00:05.6, real=0:00:05.0, peak res=1567.3M, current mem=1567.3M)
        NanoRoute done. (took cpu=0:00:05.6 real=0:00:05.6)
      Clock detailed routing done.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 155 net(s)
Set FIXED placed status on 154 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
**WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1871.62 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 272464
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 155  Num Prerouted Wires = 6998
[NR-eGR] Read 5307 nets ( ignored 155 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5152
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5152 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.124731e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        13( 0.40%)         0( 0.00%)   ( 0.40%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        17( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6829  22560 
[NR-eGR]  Metal2   (2V)         33981  17860 
[NR-eGR]  Metal3   (3H)         39468   3077 
[NR-eGR]  Metal4   (4V)         13199    836 
[NR-eGR]  Metal5   (5H)          9742     41 
[NR-eGR]  Metal6   (6V)           584      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103802  44374 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 112235um
[NR-eGR] Total length: 103802um, number of vias: 44374
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1871.12 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       155 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=155, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5332 (unrouted=180, trialRouted=5152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.2 real=0:00:06.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5357 and nets=5487 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1871.125M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
    misc counts      : r=1, pp=0
    cell areas       : b=349.524um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=349.524um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.223pF, leaf=0.932pF, total=1.155pF
    wire lengths     : top=0.000um, trunk=1630.090um, leaf=6440.615um, total=8070.705um
    hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.015um, total=4857.655um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=15, worst=[0.012ns, 0.006ns, 0.005ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, 0.001ns, ...]} avg=0.003ns sd=0.003ns sum=0.051ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=37 avg=0.086ns sd=0.023ns min=0.053ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 12 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.093ns sd=0.005ns min=0.078ns max=0.112ns {0 <= 0.060ns, 1 <= 0.080ns, 33 <= 0.090ns, 47 <= 0.095ns, 24 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 110 CLKBUFX3: 32 CLKBUFX2: 3 BUFX2: 9 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
  CCOpt::Phase::Routing done. (took cpu=0:00:06.5 real=0:00:06.5)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 155, tested: 155, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 1, attempted: 15, unsuccessful: 0, sized: 7
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              2 [13.3%]            1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
      leaf              13 [86.7%]            6 (46.2%)           0            0                    6 (46.2%)           7 (53.8%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             15 [100.0%]           7 (46.7%)           0            0                    7 (46.7%)           8 (53.3%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 7, Downsized: 0, Sized but same area: 0, Unchanged: 8, Area change: 2.394um^2 (0.685%)
      Max. move: 1.710um (CTS_ccl_a_buf_00306 and 9 others), Min. move: 0.000um, Avg. move: 0.127um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
        misc counts      : r=1, pp=0
        cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
        cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.223pF, leaf=0.932pF, total=1.155pF
        wire lengths     : top=0.000um, trunk=1630.090um, leaf=6440.615um, total=8070.705um
        hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.215um, total=4857.855um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=8, worst=[0.005ns, 0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.018ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=37 avg=0.086ns sd=0.022ns min=0.053ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.078ns max=0.105ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 48 <= 0.095ns, 24 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952], skew [0.075 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952], skew [0.075 vs 0.102]
      Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 155, tested: 155, violation detected: 9, violation ignored (due to small violation): 0, cannot run: 1, attempted: 8, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [12.5%]            0           0            0                    0 (0.0%)           1 (100.0%)
      leaf               7 [87.5%]            0           0            0                    0 (0.0%)           7 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              8 [100.0%]           0           0            0                    0 (0.0%)           8 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 8, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
        misc counts      : r=1, pp=0
        cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
        cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.223pF, leaf=0.932pF, total=1.155pF
        wire lengths     : top=0.000um, trunk=1630.090um, leaf=6440.615um, total=8070.705um
        hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.215um, total=4857.855um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=8, worst=[0.005ns, 0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.018ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=37 avg=0.086ns sd=0.022ns min=0.053ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.078ns max=0.105ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 48 <= 0.095ns, 24 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952], skew [0.075 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952], skew [0.075 vs 0.102]
      Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 155, nets tested: 155, nets violation detected: 9, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 9, nets unsuccessful: 9, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.223pF, leaf=0.932pF, total=1.155pF
      wire lengths     : top=0.000um, trunk=1630.090um, leaf=6440.615um, total=8070.705um
      hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.215um, total=4857.855um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=8, worst=[0.005ns, 0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.018ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=37 avg=0.086ns sd=0.022ns min=0.053ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.078ns max=0.105ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 48 <= 0.095ns, 24 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
        misc counts      : r=1, pp=0
        cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
        cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.223pF, leaf=0.932pF, total=1.155pF
        wire lengths     : top=0.000um, trunk=1630.090um, leaf=6440.615um, total=8070.705um
        hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.215um, total=4857.855um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
        Remaining Transition : {count=8, worst=[0.005ns, 0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.018ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=37 avg=0.086ns sd=0.022ns min=0.053ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
        Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.078ns max=0.105ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 48 <= 0.095ns, 24 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 154 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (4:17:26 mem=1871.4M) ***
Total net bbox length = 1.122e+05 (5.607e+04 5.617e+04) (ext = 3.012e+04)
Move report: Detail placement moves 3 insts, mean move: 4.68 um, max move: 10.84 um 
	Max move on inst (FE_OFC2351_n_1991): (162.20, 66.50) --> (158.20, 73.34)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1874.5MB
Summary Report:
Instances move: 3 (out of 5357 movable)
Instances flipped: 0
Mean displacement: 4.68 um
Max displacement: 10.84 um (Instance: FE_OFC2351_n_1991) (162.2, 66.5) -> (158.2, 73.34)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.123e+05 (5.607e+04 5.618e+04) (ext = 3.012e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1874.5MB
*** Finished refinePlace (4:17:26 mem=1874.5M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2232).
    Restoring pStatusCts on 154 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:       155 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=155, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5332 (unrouted=180, trialRouted=5152, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
    misc counts      : r=1, pp=0
    cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.223pF, leaf=0.932pF, total=1.155pF
    wire lengths     : top=0.000um, trunk=1630.090um, leaf=6440.615um, total=8070.705um
    hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.215um, total=4857.855um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=8, worst=[0.005ns, 0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.018ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=37 avg=0.086ns sd=0.022ns min=0.053ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.078ns max=0.105ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 48 <= 0.095ns, 24 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.8 real=0:00:00.7)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        154     351.918       0.058
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            154     351.918       0.058
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1630.090
  Leaf      6440.615
  Total     8070.705
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1397.640
  Leaf        3460.215
  Total       4857.855
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.058    0.223    0.281
  Leaf     0.437    0.932    1.369
  Total    0.495    1.155    1.649
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1       0.100       0.000      0.100    [0.100]
  Remaining Transition    ns         8       0.002       0.002      0.018    [0.005, 0.005, 0.004, 0.001, 0.001, 0.001, 0.000, 0.000]
  -----------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       37      0.086       0.022      0.053    0.200    {1 <= 0.060ns, 12 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}     {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf        0.100      118      0.092       0.005      0.078    0.105    {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 48 <= 0.095ns, 24 <= 0.100ns}    {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     117      280.098
  CLKBUFX3    buffer      25       51.300
  CLKBUFX2    buffer       3        5.130
  BUFX2       buffer       9       15.390
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.876     0.952     0.075       0.102         0.003           0.001           0.921        0.019     100% {0.876, 0.952}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    clk/sdc_cons    0.876     0.952     0.075       0.102         0.003           0.001           0.921        0.019     100% {0.876, 0.952}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 153 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------
  Half corner            Violation  Slew    Slew      Dont   Ideal  Target          Pin
                         amount     target  achieved  touch  net?   source          
                                                      net?                          
  -----------------------------------------------------------------------------------------------------------------
  slow_delay:setup.late    0.100    0.100    0.200    N      N      auto extracted  CTS_ccl_buf_00408/A
  slow_delay:setup.late    0.100    0.100    0.200    N      N      auto extracted  clk
  slow_delay:setup.late    0.005    0.100    0.105    N      N      auto extracted  datamem_data_ram_reg[43][15]/CK
  slow_delay:setup.late    0.005    0.100    0.105    N      N      auto extracted  datamem_data_ram_reg[43][24]/CK
  slow_delay:setup.late    0.005    0.100    0.105    N      N      auto extracted  datamem_data_ram_reg[43][31]/CK
  slow_delay:setup.late    0.005    0.100    0.105    N      N      auto extracted  datamem_data_ram_reg[44][24]/CK
  slow_delay:setup.late    0.005    0.100    0.105    N      N      auto extracted  datamem_data_ram_reg[45][24]/CK
  slow_delay:setup.late    0.005    0.100    0.105    N      N      auto extracted  datamem_data_ram_reg[45][31]/CK
  slow_delay:setup.late    0.005    0.100    0.105    N      N      auto extracted  datamem_data_ram_reg[46][28]/CK
  slow_delay:setup.late    0.005    0.100    0.105    N      N      auto extracted  CTS_ccl_a_buf_00300/Y
  -----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view wc
   - Root pin clk of SDC clock clk in view bc

Setting all clocks to propagated mode.
sdc_cons
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
  misc counts      : r=1, pp=0
  cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
  cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.223pF, leaf=0.932pF, total=1.155pF
  wire lengths     : top=0.000um, trunk=1630.090um, leaf=6440.615um, total=8070.705um
  hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.215um, total=4857.855um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Remaining Transition : {count=8, worst=[0.005ns, 0.005ns, 0.004ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.018ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=37 avg=0.086ns sd=0.022ns min=0.053ns max=0.200ns {1 <= 0.060ns, 12 <= 0.080ns, 13 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
  Leaf  : target=0.100ns count=118 avg=0.092ns sd=0.005ns min=0.078ns max=0.105ns {0 <= 0.060ns, 1 <= 0.080ns, 38 <= 0.090ns, 48 <= 0.095ns, 24 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.876, max=0.952, avg=0.921, sd=0.019], skew [0.075 vs 0.102], 100% {0.876, 0.952} (wid=0.007 ws=0.003) (gid=0.946 gs=0.075)
Logging CTS constraint violations...
  Clock tree clk has 7 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (0.000,14.535), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin clk with a slew time target of 0.100ns. Achieved a slew time of 0.200ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00278 (a lib_cell CLKBUFX4) at (62.000,39.140), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00278/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00300 (a lib_cell CLKBUFX4) at (129.800,71.630), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00300/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell CTS_cfo_buf_00434 (a lib_cell CLKBUFX4) at (66.600,73.340), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_cfo_buf_00434/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00348 (a lib_cell CLKBUFX4) at (113.400,133.190), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00348/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00325 (a lib_cell CLKBUFX4) at (94.200,160.550), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00325/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00334 (a lib_cell CLKBUFX4) at (101.600,150.290), in power domain auto-default with half corner slow_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00334/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:20.3 real=0:00:20.3)
Runtime Summary
===============
Clock Runtime:  (60%) Core CTS          12.19 (Init 0.87, Construction 3.37, Implementation 6.15, eGRPC 0.59, PostConditioning 0.61, Other 0.60)
Clock Runtime:  (34%) CTS services       7.09 (RefinePlace 0.56, EarlyGlobalClock 0.66, NanoRoute 5.58, ExtractRC 0.29, TimingAnalysis 0.00)
Clock Runtime:   (4%) Other CTS          1.00 (Init 0.34, CongRepair/EGR-DP 0.55, TimingUpdate 0.11, Other 0.00)
Clock Runtime: (100%) Total             20.28

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1584.4M, totSessionCpu=4:17:26 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #4 [begin] : totSession cpu/real = 4:17:26.3/15:17:38.5 (0.3), mem = 1880.9M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1590.5M, totSessionCpu=4:17:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1883.0M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1900.69)
Total number of fetched objects 5424
End delay calculation. (MEM=1916.37 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1916.37 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=4:17:28 mem=1916.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.938  |  5.938  |  8.697  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    116 (2010)    |  -33.489   |    116 (2010)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.583%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1610.5M, totSessionCpu=4:17:28 **
*** InitOpt #4 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 4:17:28.2/15:17:40.3 (0.3), mem = 1886.6M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #5 [begin] : totSession cpu/real = 4:17:28.3/15:17:40.4 (0.3), mem = 1890.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #5 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 4:17:28.9/15:17:41.1 (0.3), mem = 2090.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2090.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2090.8M) ***
*** Starting optimizing excluded clock nets MEM= 2090.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2090.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #13 [begin] : totSession cpu/real = 4:17:28.9/15:17:41.1 (0.3), mem = 2090.8M
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
*** DrvOpt #13 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 4:17:29.7/15:17:41.9 (0.3), mem = 1996.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #14 [begin] : totSession cpu/real = 4:17:29.7/15:17:41.9 (0.3), mem = 1996.8M
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   218|  2229|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.94|     0.00|       0|       0|       0| 77.58%|          |         |
|   130|  2038|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.94|     0.00|     171|       0|      48| 78.65%| 0:00:01.0|  2088.7M|
|    41|  1860|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.94|     0.00|      14|       0|     102| 78.92%| 0:00:00.0|  2088.7M|
|    27|  1832|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.94|     0.00|      23|       0|       4| 79.06%| 0:00:01.0|  2088.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 27 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    13 net(s): Could not be fixed because the gain is not enough.
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=2088.7M) ***

*** Starting refinePlace (4:17:32 mem=2085.7M) ***
Total net bbox length = 1.125e+05 (5.614e+04 5.635e+04) (ext = 3.012e+04)
Move report: Detail placement moves 612 insts, mean move: 3.53 um, max move: 18.00 um 
	Max move on inst (FE_OFC278_n_145): (43.40, 114.38) --> (61.40, 114.38)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2088.8MB
Summary Report:
Instances move: 612 (out of 5411 movable)
Instances flipped: 0
Mean displacement: 3.53 um
Max displacement: 18.00 um (Instance: FE_OFC278_n_145) (43.4, 114.38) -> (61.4, 114.38)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.143e+05 (5.714e+04 5.713e+04) (ext = 3.013e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2088.8MB
*** Finished refinePlace (4:17:32 mem=2088.8M) ***
*** maximum move = 18.00 um ***
*** Finished re-routing un-routed nets (2084.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2084.8M) ***
*** DrvOpt #14 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 4:17:32.5/15:17:44.6 (0.3), mem = 2000.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1703.0M, totSessionCpu=4:17:32 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
*** GlobalOpt #4 [begin] : totSession cpu/real = 4:17:32.5/15:17:44.7 (0.3), mem = 1998.7M
*info: 155 clock nets excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
*info: 155 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   79.06%|   0:00:00.0| 2058.0M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2058.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2058.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #4 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 4:17:33.9/15:17:46.0 (0.3), mem = 1998.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #10 [begin] : totSession cpu/real = 4:17:34.0/15:17:46.1 (0.3), mem = 2056.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.06
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.06%|        -|   0.100|   0.000|   0:00:00.0| 2058.1M|
|   79.06%|        0|   0.100|   0.000|   0:00:00.0| 2058.1M|
|   79.06%|        0|   0.100|   0.000|   0:00:00.0| 2058.1M|
|   77.76%|      213|   0.100|   0.000|   0:00:01.0| 2081.7M|
|   77.69%|       16|   0.100|   0.000|   0:00:00.0| 2081.7M|
|   77.69%|        0|   0.100|   0.000|   0:00:00.0| 2081.7M|
|   77.69%|        0|   0.100|   0.000|   0:00:00.0| 2081.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 77.69
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** AreaOpt #10 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 4:17:35.9/15:17:48.0 (0.3), mem = 2081.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2001.64M, totSessionCpu=4:17:36).
Begin: GigaOpt DRV Optimization
*** DrvOpt #15 [begin] : totSession cpu/real = 4:17:35.9/15:17:48.1 (0.3), mem = 2001.6M
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    35|  1848|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.94|     0.00|       0|       0|       0| 77.69%|          |         |
|    35|  1848|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.94|     0.00|      21|       0|       7| 77.81%| 0:00:00.0|  2092.1M|
|    35|  1848|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.94|     0.00|       0|       0|       0| 77.81%| 0:00:00.0|  2092.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 26 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    12 net(s): Could not be fixed because the gain is not enough.
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 9 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2092.1M) ***

*** Starting refinePlace (4:17:37 mem=2089.1M) ***
Total net bbox length = 1.126e+05 (5.629e+04 5.636e+04) (ext = 3.013e+04)
Move report: Detail placement moves 25 insts, mean move: 3.93 um, max move: 10.64 um 
	Max move on inst (FE_OFC2788_n_1886): (103.80, 145.16) --> (100.00, 138.32)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2092.1MB
Summary Report:
Instances move: 25 (out of 5219 movable)
Instances flipped: 0
Mean displacement: 3.93 um
Max displacement: 10.64 um (Instance: FE_OFC2788_n_1886) (103.8, 145.16) -> (100, 138.32)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.127e+05 (5.631e+04 5.636e+04) (ext = 3.013e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2092.1MB
*** Finished refinePlace (4:17:38 mem=2092.1M) ***
*** maximum move = 10.64 um ***
*** Finished re-routing un-routed nets (2089.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2089.1M) ***
*** DrvOpt #15 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 4:17:37.6/15:17:49.8 (0.3), mem = 2005.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=2005.1M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.938  |  5.938  |  8.678  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.806%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1701.9M, totSessionCpu=4:17:38 **
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #11 [begin] : totSession cpu/real = 4:17:37.9/15:17:50.1 (0.3), mem = 2056.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.81%|        -|   0.000|   0.000|   0:00:00.0| 2062.5M|
|   77.55%|       69|   0.000|   0.000|   0:00:06.0| 2182.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.55
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:06.9) (real = 0:00:07.0) **
*** AreaOpt #11 [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 4:17:44.8/15:17:57.0 (0.3), mem = 2182.0M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2026.93M, totSessionCpu=4:17:45).
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #12 [begin] : totSession cpu/real = 4:17:44.9/15:17:57.1 (0.3), mem = 2084.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 77.55
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.55%|        -|   0.078|   0.000|   0:00:00.0| 2084.2M|
|   77.55%|        0|   0.078|   0.000|   0:00:00.0| 2084.2M|
|   77.55%|        0|   0.078|   0.000|   0:00:00.0| 2084.2M|
|   77.54%|        2|   0.078|   0.000|   0:00:00.0| 2107.8M|
|   77.54%|        2|   0.078|   0.000|   0:00:00.0| 2107.8M|
|   77.54%|        0|   0.078|   0.000|   0:00:00.0| 2107.8M|
|   77.54%|        0|   0.078|   0.000|   0:00:00.0| 2107.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 77.54
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Starting refinePlace (4:17:46 mem=2107.8M) ***
Total net bbox length = 1.124e+05 (5.611e+04 5.626e+04) (ext = 3.013e+04)
Move report: Detail placement moves 57 insts, mean move: 1.75 um, max move: 7.62 um 
	Max move on inst (FE_OFC2803_n_1933): (102.40, 145.16) --> (98.20, 141.74)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2110.8MB
Summary Report:
Instances move: 57 (out of 5188 movable)
Instances flipped: 0
Mean displacement: 1.75 um
Max displacement: 7.62 um (Instance: FE_OFC2803_n_1933) (102.4, 145.16) -> (98.2, 141.74)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.124e+05 (5.615e+04 5.629e+04) (ext = 3.013e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2110.8MB
*** Finished refinePlace (4:17:46 mem=2110.8M) ***
*** maximum move = 7.62 um ***
*** Finished re-routing un-routed nets (2107.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2107.8M) ***
*** AreaOpt #12 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 4:17:46.3/15:17:58.5 (0.3), mem = 2107.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2025.74M, totSessionCpu=4:17:46).
Starting local wire reclaim
*** Starting refinePlace (4:17:46 mem=2025.7M) ***
**WARN: [IO pin not placed] Ext_WriteData[31]
**WARN: [IO pin not placed] Ext_WriteData[30]
**WARN: [IO pin not placed] Ext_WriteData[29]
**WARN: [IO pin not placed] Ext_WriteData[28]
**WARN: [IO pin not placed] Ext_WriteData[27]
**WARN: [IO pin not placed] Ext_WriteData[26]
**WARN: [IO pin not placed] Ext_WriteData[25]
**WARN: [IO pin not placed] Ext_WriteData[24]
**WARN: [IO pin not placed] Ext_WriteData[23]
**WARN: [IO pin not placed] Ext_WriteData[22]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 217 / 228 = 95.18%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 398.8099813537664886
Move report: Detail placement moves 1682 insts, mean move: 4.34 um, max move: 35.02 um 
	Max move on inst (FE_OFC2576_n_1978): (45.60, 97.28) --> (77.20, 93.86)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2034.2MB
Summary Report:
Instances move: 1682 (out of 5188 movable)
Instances flipped: 0
Mean displacement: 4.34 um
Max displacement: 35.02 um (Instance: FE_OFC2576_n_1978) (45.6, 97.28) -> (77.2, 93.86)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2034.2MB
*** Finished refinePlace (4:17:49 mem=2034.2M) ***
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 272528
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 155  Num Prerouted Wires = 7080
[NR-eGR] Read 5292 nets ( ignored 155 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5137
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5137 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.938170e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        16( 0.48%)         0( 0.00%)   ( 0.48%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        18( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6674  22570 
[NR-eGR]  Metal2   (2V)         34254  17640 
[NR-eGR]  Metal3   (3H)         40034   2992 
[NR-eGR]  Metal4   (4V)         12027    768 
[NR-eGR]  Metal5   (5H)          8382     28 
[NR-eGR]  Metal6   (6V)           585      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101957  43998 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 110567um
[NR-eGR] Total length: 101957um, number of vias: 43998
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 2006.25 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 't1c_riscv_cpu' of instances=5342 and nets=5472 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2003.250M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #6 [begin] : totSession cpu/real = 4:17:49.6/15:18:01.8 (0.3), mem = 2022.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #6 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 4:17:49.7/15:18:01.8 (0.3), mem = 2022.3M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2032.05)
Total number of fetched objects 5409
End delay calculation. (MEM=2038.94 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2038.94 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #16 [begin] : totSession cpu/real = 4:17:50.6/15:18:02.7 (0.3), mem = 2038.9M
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   215|  2319|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 77.54%|          |         |
|    20|  1818|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|     176|       0|     102| 78.52%| 0:00:00.0|  2143.5M|
|    15|  1808|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       2|       0|       4| 78.55%| 0:00:00.0|  2143.5M|
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       1| 78.55%| 0:00:01.0|  2143.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2143.5M) ***

*** DrvOpt #16 [finish] : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 4:17:52.2/15:18:04.4 (0.3), mem = 2031.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (4:17:52 mem=2031.4M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.590%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2031.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 481 insts, mean move: 3.01 um, max move: 17.50 um 
	Max move on inst (FE_OFC2494_n_2057): (43.60, 87.02) --> (43.20, 69.92)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2034.4MB
Summary Report:
Instances move: 481 (out of 5366 movable)
Instances flipped: 0
Mean displacement: 3.01 um
Max displacement: 17.50 um (Instance: FE_OFC2494_n_2057) (43.6, 87.02) -> (43.2, 69.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2034.4MB
*** Finished refinePlace (4:17:52 mem=2034.4M) ***
Begin checking placement ... (start mem=2031.4M, init mem=2031.4M)
*info: Placed = 5520           (Fixed = 154)
*info: Unplaced = 0           
Placement Density:78.55%(22097/28132)
Placement Density (including fixed std cells):78.55%(22097/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2031.4M)
Register exp ratio and priority group on 0 nets on 5587 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5520 and nets=5650 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2005.855M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2029.61)
Total number of fetched objects 5587
End delay calculation. (MEM=2038.03 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2038.03 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=4:17:54 mem=2038.0M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 275282
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 155  Num Prerouted Wires = 7080
[NR-eGR] Read 5470 nets ( ignored 155 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5315
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5315 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.090018e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        12( 0.37%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        16( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2046.03 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1719.0M, totSessionCpu=4:17:54 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.964  |  5.964  |  8.689  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.549%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1721.0M, totSessionCpu=4:17:54 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         161  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        7  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
*** Message Summary: 214 warning(s), 0 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:00:48.1/0:00:48.7 (1.0), totSession cpu/real = 4:17:54.1/15:18:06.9 (0.3), mem = 2031.5M
#% End ccopt_design (date=01/31 14:06:17, total cpu=0:00:48.2, real=0:00:49.0, peak res=1628.5M, current mem=1628.5M)
invalid command name "-timedesign"
invalid command name "-"
invalid command name "-timeDesign"
invalid command name "-timeDesign"
invalid command name "-timeDesign"
invalid command name "-"
invalid command name "-timeDesign"
<CMD> timeDesign
**ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff

Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>] [-pathreports] [-prefix <string>] [-proto] [-reportOnly] [-slackReports]
                  [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]

-help                       # Prints out the command usage
-drvReports                 # Generate DRV Report option  (bool, optional)
-expandReg2Reg              # Expand reg2reg PathGroup option  (bool, optional)
-expandedViews              # Expand View option  (bool, optional)
-hold                       # Hold Timing Report option  (bool, optional)
-idealClock                 # Ideal Clock option  (bool, optional)
-numPaths <integer>         # Number of Path option  (int, optional)
-outDir <string>            # Output Directory option  (string, optional)
-pathreports                # Generate Path Report option  (bool, optional)
-postCTS                    # postCTS option  (bool, optional)
-postRoute                  # postRoute option  (bool, optional)
-preCTS                     # preCTS option  (bool, optional)
-prePlace                   # prePlace option (bool, optional)
-prefix <string>            # File Name Prefix option  (string, optional)
-proto                      # to support flexmodel  (bool, optional)
-reportOnly                 # reportOnly option  (bool, optional)
-slackReports               # Generate Slack Report option  (bool, optional)
-timingDebugReport          # Timing Debug Report option  (bool, optional)
-useTransitionFiles         # Use Transistion Files option  (bool, optional)


<CMD> timeDesign -postCTS
*** timeDesign #3 [begin] : totSession cpu/real = 4:18:23.4/15:19:58.3 (0.3), mem = 1952.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1942.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.964  |  5.964  |  8.689  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.549%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.57 sec
Total Real time: 1.0 sec
Total Memory Usage: 1940.835938 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:00.6/0:00:01.2 (0.5), totSession cpu/real = 4:18:24.0/15:19:59.5 (0.3), mem = 1940.8M
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1628.9M, totSessionCpu=4:18:39 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeSetupViews               { wc }
setOptMode -autoSetupViews                 { wc}
setOptMode -autoTDGRSetupViews             { wc}
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              onChipVariation
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -skew                      true
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 4:18:39.1/15:20:56.9 (0.3), mem = 1944.8M
*** InitOpt #5 [begin] : totSession cpu/real = 4:18:39.1/15:20:56.9 (0.3), mem = 1944.8M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1634.9M, totSessionCpu=4:18:40 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1935.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.964  |  5.964  |  8.689  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.549%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1629.5M, totSessionCpu=4:18:40 **
*** InitOpt #5 [finish] : cpu/real = 0:00:01.1/0:00:01.2 (1.0), totSession cpu/real = 4:18:40.2/15:20:58.0 (0.3), mem = 1940.0M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #7 [begin] : totSession cpu/real = 4:18:40.3/15:20:58.1 (0.3), mem = 1944.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #7 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 4:18:40.9/15:20:58.7 (0.3), mem = 2108.6M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2108.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2108.6M) ***
*** Starting optimizing excluded clock nets MEM= 2108.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2108.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #17 [begin] : totSession cpu/real = 4:18:41.0/15:20:58.8 (0.3), mem = 2108.6M
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
*** DrvOpt #17 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 4:18:41.7/15:20:59.5 (0.3), mem = 2033.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #18 [begin] : totSession cpu/real = 4:18:41.8/15:20:59.6 (0.3), mem = 2033.6M
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 78.55%|          |         |
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 78.55%| 0:00:00.0|  2090.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2090.8M) ***

*** DrvOpt #18 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 4:18:43.2/15:21:01.0 (0.3), mem = 2033.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1720.9M, totSessionCpu=4:18:43 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
*** GlobalOpt #5 [begin] : totSession cpu/real = 4:18:43.2/15:21:01.1 (0.3), mem = 2033.8M
*info: 155 clock nets excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
*info: 155 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   78.55%|   0:00:00.0| 2091.0M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2091.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2091.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #5 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 4:18:44.6/15:21:02.4 (0.3), mem = 2031.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #19 [begin] : totSession cpu/real = 4:18:44.7/15:21:02.5 (0.3), mem = 2027.9M
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 78.55%|          |         |
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 78.55%| 0:00:00.0|  2091.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2091.2M) ***

*** DrvOpt #19 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 4:18:46.2/15:21:04.0 (0.3), mem = 2034.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=2034.1M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.964  |  5.964  |  8.689  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.549%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1719.4M, totSessionCpu=4:18:46 **
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #13 [begin] : totSession cpu/real = 4:18:46.5/15:21:04.3 (0.3), mem = 2085.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.55
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.55%|        -|   0.000|   0.000|   0:00:00.0| 2091.5M|
|   77.54%|      255|   0.000|   0.000|   0:00:07.0| 2215.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.54
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:07.2) (real = 0:00:08.0) **
*** AreaOpt #13 [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 4:18:53.7/15:21:11.5 (0.3), mem = 2215.5M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=2060.46M, totSessionCpu=4:18:54).
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #14 [begin] : totSession cpu/real = 4:18:53.8/15:21:11.6 (0.3), mem = 2117.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 77.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.54%|        -|   0.078|   0.000|   0:00:00.0| 2117.7M|
|   77.54%|        0|   0.078|   0.000|   0:00:00.0| 2117.7M|
|   77.54%|        0|   0.078|   0.000|   0:00:00.0| 2117.7M|
|   77.49%|        8|   0.078|   0.000|   0:00:01.0| 2136.8M|
|   77.31%|       51|   0.078|   0.000|   0:00:00.0| 2141.3M|
|   77.31%|        0|   0.078|   0.000|   0:00:00.0| 2141.3M|
|   77.31%|        0|   0.078|   0.000|   0:00:00.0| 2141.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 77.31
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (4:18:55 mem=2141.3M) ***
Total net bbox length = 1.115e+05 (5.565e+04 5.580e+04) (ext = 3.015e+04)
Move report: Detail placement moves 102 insts, mean move: 2.28 um, max move: 7.62 um 
	Max move on inst (FE_OFC3039_n_1933): (102.40, 145.16) --> (98.20, 141.74)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2144.3MB
Summary Report:
Instances move: 102 (out of 5172 movable)
Instances flipped: 0
Mean displacement: 2.28 um
Max displacement: 7.62 um (Instance: FE_OFC3039_n_1933) (102.4, 145.16) -> (98.2, 141.74)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.116e+05 (5.571e+04 5.584e+04) (ext = 3.015e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2144.3MB
*** Finished refinePlace (4:18:55 mem=2144.3M) ***
*** maximum move = 7.62 um ***
*** Finished re-routing un-routed nets (2141.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2141.3M) ***
*** AreaOpt #14 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 4:18:55.2/15:21:13.0 (0.3), mem = 2141.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2060.27M, totSessionCpu=4:18:55).
Starting local wire reclaim
*** Starting refinePlace (4:18:55 mem=2060.3M) ***
**WARN: [IO pin not placed] Ext_WriteData[31]
**WARN: [IO pin not placed] Ext_WriteData[30]
**WARN: [IO pin not placed] Ext_WriteData[29]
**WARN: [IO pin not placed] Ext_WriteData[28]
**WARN: [IO pin not placed] Ext_WriteData[27]
**WARN: [IO pin not placed] Ext_WriteData[26]
**WARN: [IO pin not placed] Ext_WriteData[25]
**WARN: [IO pin not placed] Ext_WriteData[24]
**WARN: [IO pin not placed] Ext_WriteData[23]
**WARN: [IO pin not placed] Ext_WriteData[22]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 217 / 228 = 95.18%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Timing cost in AAE based: 398.8016310095335939
Move report: Detail placement moves 1304 insts, mean move: 3.98 um, max move: 36.62 um 
	Max move on inst (FE_OFC2703_n_1946): (81.60, 138.32) --> (114.80, 134.90)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2065.6MB
Summary Report:
Instances move: 1304 (out of 5172 movable)
Instances flipped: 0
Mean displacement: 3.98 um
Max displacement: 36.62 um (Instance: FE_OFC2703_n_1946) (81.6, 138.32) -> (114.8, 134.9)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2065.6MB
*** Finished refinePlace (4:18:58 mem=2065.6M) ***
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 271472
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 155  Num Prerouted Wires = 7080
[NR-eGR] Read 5276 nets ( ignored 155 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5121
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5121 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.915427e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        17( 0.51%)         1( 0.03%)   ( 0.54%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        20( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6558  22466 
[NR-eGR]  Metal2   (2V)         34208  17591 
[NR-eGR]  Metal3   (3H)         39915   2952 
[NR-eGR]  Metal4   (4V)         11838    716 
[NR-eGR]  Metal5   (5H)          8522     42 
[NR-eGR]  Metal6   (6V)           798      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101839  43767 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 110580um
[NR-eGR] Total length: 101839um, number of vias: 43767
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2034.41 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 't1c_riscv_cpu' of instances=5326 and nets=5456 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2034.410M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #8 [begin] : totSession cpu/real = 4:18:58.5/15:21:16.3 (0.3), mem = 2053.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #8 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 4:18:58.5/15:21:16.3 (0.3), mem = 2053.5M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2063.21)
Total number of fetched objects 5393
End delay calculation. (MEM=2062.1 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2062.1 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #20 [begin] : totSession cpu/real = 4:18:59.4/15:21:17.2 (0.3), mem = 2062.1M
Info: 155 nets with fixed/cover wires excluded.
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   232|  2259|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 77.31%|          |         |
|    32|  1842|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|     195|       0|      42| 78.47%| 0:00:01.0|  2152.6M|
|    15|  1808|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       5|       0|      13| 78.53%| 0:00:00.0|  2152.6M|
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       1| 78.53%| 0:00:00.0|  2152.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2152.6M) ***

*** DrvOpt #20 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 4:19:01.0/15:21:18.8 (0.3), mem = 2057.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (4:19:01 mem=2057.5M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.512%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2057.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 533 insts, mean move: 3.14 um, max move: 22.22 um 
	Max move on inst (FE_OFC2869_n_2045): (159.20, 66.50) --> (178.00, 63.08)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2060.6MB
Summary Report:
Instances move: 533 (out of 5372 movable)
Instances flipped: 0
Mean displacement: 3.14 um
Max displacement: 22.22 um (Instance: FE_OFC2869_n_2045) (159.2, 66.5) -> (178, 63.08)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2060.6MB
*** Finished refinePlace (4:19:01 mem=2060.6M) ***
Begin checking placement ... (start mem=2057.6M, init mem=2057.6M)
*info: Placed = 5526           (Fixed = 154)
*info: Unplaced = 0           
Placement Density:78.53%(22093/28132)
Placement Density (including fixed std cells):78.53%(22093/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2057.6M)
Register exp ratio and priority group on 0 nets on 5593 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5526 and nets=5656 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2031.988M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2055.74)
Total number of fetched objects 5593
End delay calculation. (MEM=2064.16 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2064.16 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=4:19:02 mem=2064.2M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 275063
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 155  Num Prerouted Wires = 7080
[NR-eGR] Read 5476 nets ( ignored 155 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5321
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5321 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.090189e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        19( 0.58%)         1( 0.03%)   ( 0.61%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        24( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2072.16 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1730.9M, totSessionCpu=4:19:03 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.962  |  5.962  |  8.707  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -2.050   |      5 (5)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.533%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1732.9M, totSessionCpu=4:19:03 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:23.9/0:00:24.5 (1.0), totSession cpu/real = 4:19:03.0/15:21:21.4 (0.3), mem = 2055.6M
invalid command name "saveDesing"
<CMD> saveDesign FINALpostCTS.enc
#% Begin save design ... (date=01/31 14:11:02, mem=1640.4M)
% Begin Save ccopt configuration ... (date=01/31 14:11:02, mem=1640.4M)
% End Save ccopt configuration ... (date=01/31 14:11:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1640.8M, current mem=1640.8M)
% Begin Save netlist data ... (date=01/31 14:11:02, mem=1640.8M)
Writing Binary DB to FINALpostCTS.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/31 14:11:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1640.8M, current mem=1640.8M)
Saving symbol-table file ...
Saving congestion map file FINALpostCTS.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/31 14:11:02, mem=1641.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/31 14:11:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.1M, current mem=1641.1M)
Saving preference file FINALpostCTS.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/31 14:11:02, mem=1641.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/31 14:11:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.4M, current mem=1641.4M)
Saving PG file FINALpostCTS.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Jan 31 14:11:02 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1966.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/31 14:11:02, mem=1641.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/31 14:11:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=1641.4M, current mem=1641.4M)
% Begin Save routing data ... (date=01/31 14:11:03, mem=1641.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1966.1M) ***
% End Save routing data ... (date=01/31 14:11:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.5M, current mem=1641.5M)
Saving property file FINALpostCTS.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1969.1M) ***
#Saving pin access data to file FINALpostCTS.enc.dat/t1c_riscv_cpu.apa ...
#
Saving rc congestion map FINALpostCTS.enc.dat/t1c_riscv_cpu.congmap.gz ...
% Begin Save power constraints data ... (date=01/31 14:11:03, mem=1641.5M)
% End Save power constraints data ... (date=01/31 14:11:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1641.5M, current mem=1641.5M)
rccorners
rccorners
rccorners
Generated self-contained design FINALpostCTS.enc.dat
#% End save design ... (date=01/31 14:11:03, total cpu=0:00:00.6, real=0:00:01.0, peak res=1642.0M, current mem=1642.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1642.05 (MB), peak = 1830.26 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1967.4M, init mem=1960.1M)
*info: Placed = 5526           (Fixed = 154)
*info: Unplaced = 0           
Placement Density:78.53%(22093/28132)
Placement Density (including fixed std cells):78.53%(22093/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1960.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (155) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1960.1M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 14:11:22 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=5656)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5476.
#Total number of nets in the design = 5656.
#5339 routable nets do not have any wires.
#137 routable nets have routed wires.
#5339 nets will be global routed.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#137 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Jan 31 14:11:22 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5652 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.33 (MB), peak = 1830.26 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1648.90 (MB), peak = 1830.26 (MB)
#
#Finished routing data preparation on Fri Jan 31 14:11:24 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.43 (MB)
#Total memory = 1648.90 (MB)
#Peak memory = 1830.26 (MB)
#
#
#Start global routing on Fri Jan 31 14:11:24 2025
#
#
#Start global routing initialization on Fri Jan 31 14:11:24 2025
#
#Number of eco nets is 18
#
#Start global routing data preparation on Fri Jan 31 14:11:24 2025
#
#Start routing resource analysis on Fri Jan 31 14:11:24 2025
#
#Routing resource analysis is done on Fri Jan 31 14:11:24 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         216         763        4355    65.99%
#  Metal2         V         825         123        4355     1.13%
#  Metal3         H         928          51        4355     0.00%
#  Metal4         V         855          93        4355     1.13%
#  Metal5         H         957          22        4355     0.00%
#  Metal6         V         866          82        4355     1.13%
#  Metal7         H         957          22        4355     0.00%
#  Metal8         V         866          82        4355     1.13%
#  Metal9         H         935          44        4355     0.00%
#  Metal10        V         322          56        4355    11.71%
#  Metal11        H         355          36        4355     7.42%
#  --------------------------------------------------------------
#  Total                   8085      14.16%       47905     8.15%
#
#  155 nets (2.74%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan 31 14:11:24 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.16 (MB), peak = 1830.26 (MB)
#
#
#Global routing initialization is done on Fri Jan 31 14:11:24 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.55 (MB), peak = 1830.26 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1656.34 (MB), peak = 1830.26 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1652.53 (MB), peak = 1830.26 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1650.04 (MB), peak = 1830.26 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5476.
#Total number of nets in the design = 5656.
#
#5476 routable nets have routed wires.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#137 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 18            5321  
#------------------------------------------------
#        Total                 18            5321  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                155            5321  
#------------------------------------------------
#        Total                155            5321  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       24(0.55%)      4(0.09%)      6(0.14%)      1(0.02%)   (0.80%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     24(0.05%)      4(0.01%)      6(0.01%)      1(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.08% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              4.00 |   102.59    27.36   109.44    34.20 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     4.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 97265 um.
#Total half perimeter of net bounding box = 86181 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 28554 um.
#Total wire length on LAYER Metal3 = 42666 um.
#Total wire length on LAYER Metal4 = 17083 um.
#Total wire length on LAYER Metal5 = 8835 um.
#Total wire length on LAYER Metal6 = 125 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 41472
#Up-Via Summary (total 41472):
#           
#-----------------------
# Metal1          21957
# Metal2          16130
# Metal3           2871
# Metal4            508
# Metal5              6
#-----------------------
#                 41472 
#
#Max overcon = 4 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.25 (MB)
#Total memory = 1650.14 (MB)
#Peak memory = 1830.26 (MB)
#
#Finished global routing on Fri Jan 31 14:11:27 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.89 (MB), peak = 1830.26 (MB)
#Start Track Assignment.
#Done with 9857 horizontal wires in 3 hboxes and 8305 vertical wires in 3 hboxes.
#Done with 2499 horizontal wires in 3 hboxes and 2031 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2     25395.54 	  0.11%  	  0.00% 	  0.01%
# Metal3     38824.76 	  0.18%  	  0.00% 	  0.02%
# Metal4     15423.16 	  0.01%  	  0.00% 	  0.00%
# Metal5      8816.12 	  0.01%  	  0.00% 	  0.00%
# Metal6       126.97 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       88586.55  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 96289 um.
#Total half perimeter of net bounding box = 86181 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 28032 um.
#Total wire length on LAYER Metal3 = 42376 um.
#Total wire length on LAYER Metal4 = 16953 um.
#Total wire length on LAYER Metal5 = 8799 um.
#Total wire length on LAYER Metal6 = 127 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 41472
#Up-Via Summary (total 41472):
#           
#-----------------------
# Metal1          21957
# Metal2          16130
# Metal3           2871
# Metal4            508
# Metal5              6
#-----------------------
#                 41472 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1649.03 (MB), peak = 1830.26 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 8.56 (MB)
#Total memory = 1649.03 (MB)
#Peak memory = 1830.26 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 103
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       50       51
#	Metal2        0       52       52
#	Totals        1      102      103
#2506 out of 5526 instances (45.3%) need to be verified(marked ipoed), dirty area = 13.4%.
#   number of violations = 102
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       50       51
#	Metal2        0       51       51
#	Totals        1      101      102
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1647.28 (MB), peak = 1830.26 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1652.18 (MB), peak = 1830.26 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 103506 um.
#Total half perimeter of net bounding box = 86181 um.
#Total wire length on LAYER Metal1 = 1362 um.
#Total wire length on LAYER Metal2 = 30469 um.
#Total wire length on LAYER Metal3 = 43283 um.
#Total wire length on LAYER Metal4 = 19385 um.
#Total wire length on LAYER Metal5 = 8879 um.
#Total wire length on LAYER Metal6 = 129 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 45006
#Up-Via Summary (total 45006):
#           
#-----------------------
# Metal1          22101
# Metal2          18575
# Metal3           3756
# Metal4            568
# Metal5              6
#-----------------------
#                 45006 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 3.15 (MB)
#Total memory = 1652.18 (MB)
#Peak memory = 1830.26 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 3.15 (MB)
#Total memory = 1652.18 (MB)
#Peak memory = 1830.26 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = -39.39 (MB)
#Total memory = 1602.69 (MB)
#Peak memory = 1830.26 (MB)
#Number of warnings = 1
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 14:11:52 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1592.25 (MB), peak = 1830.26 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1592.3M, totSessionCpu=4:20:13 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -engine                                        preRoute
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 4:20:12.7/15:24:13.9 (0.3), mem = 1931.3M
*** InitOpt #6 [begin] : totSession cpu/real = 4:20:12.7/15:24:13.9 (0.3), mem = 1931.3M
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1615.1M, totSessionCpu=4:20:13 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1937.3M, init mem=1937.3M)
*info: Placed = 5526           (Fixed = 154)
*info: Unplaced = 0           
Placement Density:78.53%(22093/28132)
Placement Density (including fixed std cells):78.53%(22093/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1937.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #6 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 4:20:13.6/15:24:14.8 (0.3), mem = 1937.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 't1c_riscv_cpu' of instances=5526 and nets=5656 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1937.32M)
extractDetailRC Option : -outfile /tmp/innovus_temp_3843_vlsicadclient05_vlsiuser_CQCvy8/t1c_riscv_cpu_3843_aobQHo.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1929.3M)
Extracted 10.003% (CPU Time= 0:00:00.1  MEM= 1976.0M)
Extracted 20.004% (CPU Time= 0:00:00.2  MEM= 1976.0M)
Extracted 30.003% (CPU Time= 0:00:00.2  MEM= 1976.0M)
Extracted 40.004% (CPU Time= 0:00:00.2  MEM= 1976.0M)
Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1976.0M)
Extracted 60.004% (CPU Time= 0:00:00.3  MEM= 1976.0M)
Extracted 70.003% (CPU Time= 0:00:00.3  MEM= 1976.0M)
Extracted 80.004% (CPU Time= 0:00:00.4  MEM= 1976.0M)
Extracted 90.003% (CPU Time= 0:00:00.4  MEM= 1976.0M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1976.0M)
Number of Extracted Resistors     : 99261
Number of Extracted Ground Cap.   : 99919
Number of Extracted Coupling Cap. : 164868
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1960.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1959.973M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*** BuildHoldData #1 [begin] : totSession cpu/real = 4:20:14.8/15:24:16.3 (0.3), mem = 1960.0M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1967.51 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1987.24)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 5593
End delay calculation. (MEM=2030 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2012.46 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=4:20:16 mem=2012.5M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=4:20:16 mem=2012.5M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2019.61)
*** Calculating scaling factor for slow libraries using the default operating condition of each library.
Total number of fetched objects 5593
AAE_INFO-618: Total number of nets in the design is 5656,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2004.34 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2004.34 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2004.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2004.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1939.46)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5593. 
Total number of fetched objects 5593
AAE_INFO-618: Total number of nets in the design is 5656,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1982.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1982.14 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=4:20:18 mem=1982.1M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.965  |  5.965  |  8.604  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    91 (1957)     |  -36.034   |    91 (1957)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.533%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 4:20:17.7/15:24:19.2 (0.3), mem = 1997.4M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1646.6M, totSessionCpu=4:20:18 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] : totSession cpu/real = 4:20:17.9/15:24:19.3 (0.3), mem = 1983.0M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       155 (unrouted=0, trialRouted=0, noStatus=0, routed=155, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5501 (unrouted=180, trialRouted=0, noStatus=0, routed=5321, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 154 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: slow_delay (default: )
        route_type is set for at least one object
        source_output_max_trans is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX2*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 28131.552um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner slow_delay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.101ns
      Buffer max distance: 77.794um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=77.794um, saturatedSlew=0.090ns, speed=532.106um per ns, cellArea=30.774um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.687um, saturatedSlew=0.088ns, speed=599.846um per ns, cellArea=26.989um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.510um, saturatedSlew=0.093ns, speed=769.581um per ns, cellArea=54.619um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.510um, saturatedSlew=0.093ns, speed=769.796um per ns, cellArea=49.653um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/sdc_cons:
      Sources:                     pin clk
      Total number of sinks:       2078
      Delay constrained sinks:     2078
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_delay:setup.late:
      Skew target:                 0.101ns
    Primary reporting skew groups are:
    skew_group clk/sdc_cons with 2078 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
      hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.415um, total=4858.055um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
    misc counts      : r=1, pp=0
    cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.181pF, leaf=0.750pF, total=0.931pF
    wire lengths     : top=0.000um, trunk=1633.600um, leaf=6481.390um, total=8114.990um
    hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.415um, total=4858.055um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=37 avg=0.076ns sd=0.023ns min=0.049ns max=0.200ns {6 <= 0.060ns, 23 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.082ns sd=0.004ns min=0.069ns max=0.092ns {0 <= 0.060ns, 38 <= 0.080ns, 75 <= 0.090ns, 5 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/sdc_cons: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/sdc_cons: insertion delay [min=0.824, max=0.891, avg=0.863, sd=0.017], skew [0.067 vs 0.102], 100% {0.824, 0.891} (wid=0.006 ws=0.002) (gid=0.887 gs=0.067)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 155, tested: 155, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.181pF, leaf=0.750pF, total=0.931pF
      wire lengths     : top=0.000um, trunk=1633.600um, leaf=6481.390um, total=8114.990um
      hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.415um, total=4858.055um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=37 avg=0.076ns sd=0.023ns min=0.049ns max=0.200ns {6 <= 0.060ns, 23 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.082ns sd=0.004ns min=0.069ns max=0.092ns {0 <= 0.060ns, 38 <= 0.080ns, 75 <= 0.090ns, 5 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/sdc_cons: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/sdc_cons: insertion delay [min=0.824, max=0.891], skew [0.067 vs 0.101]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
    misc counts      : r=1, pp=0
    cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.181pF, leaf=0.750pF, total=0.931pF
    wire lengths     : top=0.000um, trunk=1633.600um, leaf=6481.390um, total=8114.990um
    hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.415um, total=4858.055um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=37 avg=0.076ns sd=0.023ns min=0.049ns max=0.200ns {6 <= 0.060ns, 23 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.082ns sd=0.004ns min=0.069ns max=0.092ns {0 <= 0.060ns, 38 <= 0.080ns, 75 <= 0.090ns, 5 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
  Primary reporting skew groups PRO final:
    skew_group default.clk/sdc_cons: unconstrained
  Skew group summary PRO final:
    skew_group clk/sdc_cons: insertion delay [min=0.824, max=0.891, avg=0.863, sd=0.017], skew [0.067 vs 0.101], 100% {0.824, 0.891} (wid=0.006 ws=0.002) (gid=0.887 gs=0.067)
PRO done.
Net route status summary:
  Clock:       155 (unrouted=0, trialRouted=0, noStatus=0, routed=155, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5501 (unrouted=180, trialRouted=0, noStatus=0, routed=5321, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 4:20:18.9/15:24:20.4 (0.3), mem = 1986.3M
**INFO: Start fixing DRV (Mem = 1986.28M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #21 [begin] : totSession cpu/real = 4:20:19.0/15:24:20.5 (0.3), mem = 1986.3M
Info: 155 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    92|  1959|   -36.04|     1|     1|    -2.08|     0|     0|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 78.53%|          |         |
|    15|  1805|   -36.04|     1|     1|    -2.08|     0|     0|     0|     0|     0|     0|     5.96|     0.00|       0|       0|      78| 78.74%| 0:00:01.0|  2217.0M|
|    14|  1803|   -36.04|     1|     1|    -2.08|     0|     0|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       1| 78.74%| 0:00:00.0|  2217.0M|
|    14|  1803|   -36.03|     1|     1|    -2.07|     0|     0|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 78.74%| 0:00:00.0|  2217.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed as the violating term's net is not routed.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2217.0M) ***

*** DrvOpt #21 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 4:20:21.2/15:24:22.6 (0.3), mem = 2115.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (4:20:21 mem=2115.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2115.0MB
Summary Report:
Instances move: 0 (out of 5372 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2115.0MB
*** Finished refinePlace (4:20:21 mem=2115.0M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1751.8M, totSessionCpu=4:20:21 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2115.02M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.03min mem=2115.0M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.965  |  5.965  |  8.603  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    14 (1803)     |  -36.034   |    14 (1803)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.740%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1751.8M, totSessionCpu=4:20:21 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1751.9M, totSessionCpu=4:20:22 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2085.96M, totSessionCpu=4:20:22).
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1751.9M, totSessionCpu=4:20:22 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 5.965 ns

Start Layer Assignment ...
WNS(5.965ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 5656.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 5.965 ns

Start Layer Assignment ...
WNS(5.965ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 5656.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.965  |  5.965  |  8.603  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    14 (1803)     |  -36.034   |    14 (1803)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.740%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1666.1M, totSessionCpu=4:20:22 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] : totSession cpu/real = 4:20:22.0/15:24:23.5 (0.3), mem = 2007.1M

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 14:12:34 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5656)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5476.
#Total number of nets in the design = 5656.
#347 routable nets do not have any wires.
#5129 routable nets have routed wires.
#347 nets will be global routed.
#155 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Jan 31 14:12:34 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5652 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1662.96 (MB), peak = 1830.26 (MB)
#Processed 110/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(79 insts marked dirty, reset pre-exisiting dirty flag on 79 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1667.54 (MB), peak = 1830.26 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Jan 31 14:12:35 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.35 (MB)
#Total memory = 1667.55 (MB)
#Peak memory = 1830.26 (MB)
#
#
#Start global routing on Fri Jan 31 14:12:35 2025
#
#
#Start global routing initialization on Fri Jan 31 14:12:35 2025
#
#Number of eco nets is 347
#
#Start global routing data preparation on Fri Jan 31 14:12:35 2025
#
#Start routing resource analysis on Fri Jan 31 14:12:35 2025
#
#Routing resource analysis is done on Fri Jan 31 14:12:35 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         214         765        4355    66.31%
#  Metal2         V         450         498        4355     1.13%
#  Metal3         H         608         371        4355     0.00%
#  Metal4         V         733         215        4355     1.13%
#  Metal5         H         905          74        4355     0.00%
#  Metal6         V         865          83        4355     1.13%
#  Metal7         H         957          22        4355     0.00%
#  Metal8         V         866          82        4355     1.13%
#  Metal9         H         935          44        4355     0.00%
#  Metal10        V         322          56        4355    11.71%
#  Metal11        H         355          36        4355     7.42%
#  --------------------------------------------------------------
#  Total                   7213      22.41%       47905     8.18%
#
#  155 nets (2.74%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan 31 14:12:35 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.80 (MB), peak = 1830.26 (MB)
#
#
#Global routing initialization is done on Fri Jan 31 14:12:35 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.80 (MB), peak = 1830.26 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.80 (MB), peak = 1830.26 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.80 (MB), peak = 1830.26 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5476.
#Total number of nets in the design = 5656.
#
#5476 routable nets have routed wires.
#155 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             347  
#-----------------------------
#        Total             347  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                155            5321  
#------------------------------------------------
#        Total                155            5321  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        1(0.02%)      0(0.00%)      1(0.02%)   (0.05%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      1(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 103782 um.
#Total half perimeter of net bounding box = 86531 um.
#Total wire length on LAYER Metal1 = 1354 um.
#Total wire length on LAYER Metal2 = 30604 um.
#Total wire length on LAYER Metal3 = 43431 um.
#Total wire length on LAYER Metal4 = 19385 um.
#Total wire length on LAYER Metal5 = 8879 um.
#Total wire length on LAYER Metal6 = 129 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 44993
#Up-Via Summary (total 44993):
#           
#-----------------------
# Metal1          22064
# Metal2          18599
# Metal3           3756
# Metal4            568
# Metal5              6
#-----------------------
#                 44993 
#
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.26 (MB)
#Total memory = 1668.80 (MB)
#Peak memory = 1830.26 (MB)
#
#Finished global routing on Fri Jan 31 14:12:35 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1667.55 (MB), peak = 1830.26 (MB)
#Start Track Assignment.
#Done with 59 horizontal wires in 3 hboxes and 74 vertical wires in 3 hboxes.
#Done with 8 horizontal wires in 3 hboxes and 13 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 103777 um.
#Total half perimeter of net bounding box = 86531 um.
#Total wire length on LAYER Metal1 = 1354 um.
#Total wire length on LAYER Metal2 = 30606 um.
#Total wire length on LAYER Metal3 = 43423 um.
#Total wire length on LAYER Metal4 = 19385 um.
#Total wire length on LAYER Metal5 = 8879 um.
#Total wire length on LAYER Metal6 = 129 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 44993
#Up-Via Summary (total 44993):
#           
#-----------------------
# Metal1          22064
# Metal2          18599
# Metal3           3756
# Metal4            568
# Metal5              6
#-----------------------
#                 44993 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1667.48 (MB), peak = 1830.26 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.28 (MB)
#Total memory = 1667.48 (MB)
#Peak memory = 1830.26 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 10.7% of the total area was rechecked for DRC, and 50.4% required routing.
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        6        6
#	Totals        6        6
#79 out of 5526 instances (1.4%) need to be verified(marked ipoed), dirty area = 0.6%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        6        6
#	Totals        6        6
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1668.78 (MB), peak = 1830.26 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1668.61 (MB), peak = 1830.26 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 103770 um.
#Total half perimeter of net bounding box = 86531 um.
#Total wire length on LAYER Metal1 = 1332 um.
#Total wire length on LAYER Metal2 = 30504 um.
#Total wire length on LAYER Metal3 = 43469 um.
#Total wire length on LAYER Metal4 = 19456 um.
#Total wire length on LAYER Metal5 = 8880 um.
#Total wire length on LAYER Metal6 = 129 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 45203
#Up-Via Summary (total 45203):
#           
#-----------------------
# Metal1          22098
# Metal2          18729
# Metal3           3802
# Metal4            568
# Metal5              6
#-----------------------
#                 45203 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.13 (MB)
#Total memory = 1668.61 (MB)
#Peak memory = 1830.26 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.13 (MB)
#Total memory = 1668.61 (MB)
#Peak memory = 1830.26 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -47.79 (MB)
#Total memory = 1618.30 (MB)
#Peak memory = 1830.26 (MB)
#Number of warnings = 0
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 14:12:40 2025
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 4:20:28.1/15:24:29.5 (0.3), mem = 1982.2M
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1617.8M, totSessionCpu=4:20:28 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 't1c_riscv_cpu' of instances=5526 and nets=5656 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1982.17M)
extractDetailRC Option : -outfile /tmp/innovus_temp_3843_vlsicadclient05_vlsiuser_CQCvy8/t1c_riscv_cpu_3843_aobQHo.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1982.2M)
Extracted 10.0036% (CPU Time= 0:00:00.1  MEM= 2044.9M)
Extracted 20.0032% (CPU Time= 0:00:00.2  MEM= 2044.9M)
Extracted 30.0028% (CPU Time= 0:00:00.2  MEM= 2044.9M)
Extracted 40.0024% (CPU Time= 0:00:00.2  MEM= 2044.9M)
Extracted 50.004% (CPU Time= 0:00:00.3  MEM= 2044.9M)
Extracted 60.0036% (CPU Time= 0:00:00.3  MEM= 2044.9M)
Extracted 70.0032% (CPU Time= 0:00:00.3  MEM= 2044.9M)
Extracted 80.0028% (CPU Time= 0:00:00.4  MEM= 2044.9M)
Extracted 90.0024% (CPU Time= 0:00:00.4  MEM= 2044.9M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 2044.9M)
Number of Extracted Resistors     : 99494
Number of Extracted Ground Cap.   : 100127
Number of Extracted Coupling Cap. : 165612
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2013.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2013.574M)
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1618.7M, totSessionCpu=4:20:29 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1991.21)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 5593
AAE_INFO-618: Total number of nets in the design is 5656,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2006.89 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2006.89 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2006.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2006.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1970)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5593. 
Total number of fetched objects 5593
AAE_INFO-618: Total number of nets in the design is 5656,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2013.68 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2013.68 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=4:20:31 mem=2013.7M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.965  |  5.965  |  8.606  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    21 (1817)     |  -36.034   |    21 (1817)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.740%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1658.4M, totSessionCpu=4:20:31 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #5 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1658.4M, totSessionCpu=4:20:31 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1987.11M, totSessionCpu=4:20:31).
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1658.4M, totSessionCpu=4:20:31 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1658.5M, totSessionCpu=4:20:31 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.965  |  5.965  |  8.606  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    21 (1817)     |  -36.034   |    21 (1817)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.740%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1658.6M, totSessionCpu=4:20:31 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:18.9/0:00:20.1 (0.9), totSession cpu/real = 4:20:31.5/15:24:33.9 (0.3), mem = 1987.3M
<CMD> report_power

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: wc.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1665.12MB/unknown/unknown)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1665.47MB/unknown/unknown)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1665.52MB/unknown/unknown)

Begin Processing Signal Activity


Starting Levelizing
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT)
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 10%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 20%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 30%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 40%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 50%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 60%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 70%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 80%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 90%

Finished Levelizing
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT)

Starting Activity Propagation
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 10%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 20%

Finished Activity Propagation
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1665.75MB/unknown/unknown)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT)
 ... Calculating switching power
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 10%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 20%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 30%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 40%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 50%
 ... Calculating internal and leakage power
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 60%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 70%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 80%
2025-Jan-31 14:13:00 (2025-Jan-31 08:43:00 GMT): 90%

Finished Calculating power
2025-Jan-31 14:13:01 (2025-Jan-31 08:43:01 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1666.24MB/unknown/unknown)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1666.24MB/unknown/unknown)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1666.29MB/unknown/unknown)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1666.31MB/unknown/unknown)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Jan-31 14:13:01 (2025-Jan-31 08:43:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: t1c_riscv_cpu
*
*	Liberty Libraries used:
*	        wc: ../lib/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.49231016 	   63.4565%
Total Switching Power:       0.28307703 	   36.4873%
Total Leakage Power:         0.00043535 	    0.0561%
Total Power:                 0.77582253
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4211     0.03641   0.0002555      0.4578          59
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01782      0.1317   0.0001636      0.1497       19.29
Clock (Combinational)             0.0534       0.115   1.629e-05      0.1684        21.7
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.4923      0.2831   0.0004354      0.7758         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.4923      0.2831   0.0004354      0.7758         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.0534       0.115   1.629e-05      0.1684        21.7
-----------------------------------------------------------------------------------------
Total                             0.0534       0.115   1.629e-05      0.1684        21.7
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:             g143247__2398 (OAI22X4):          0.05445
*              Highest Leakage Power:     FE_OFC1112_ReadData_0 (CLKBUFX20):        6.204e-07
*                Total Cap:      2.62003e-11 F
*                Total instances in design:  5526
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1667.88MB/unknown/unknown)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Jan 31 14:14:03 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.6000, 186.0100)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[31] of net Ext_WriteData[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[30] of net Ext_WriteData[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[29] of net Ext_WriteData[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[28] of net Ext_WriteData[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[27] of net Ext_WriteData[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[26] of net Ext_WriteData[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[25] of net Ext_WriteData[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[24] of net Ext_WriteData[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[23] of net Ext_WriteData[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[22] of net Ext_WriteData[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[21] of net Ext_WriteData[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[20] of net Ext_WriteData[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[19] of net Ext_WriteData[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[18] of net Ext_WriteData[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[17] of net Ext_WriteData[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[16] of net Ext_WriteData[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[15] of net Ext_WriteData[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[14] of net Ext_WriteData[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[13] of net Ext_WriteData[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[12] of net Ext_WriteData[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 14:14:04 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Jan 31 14:14:04 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1992.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_ccopt_property target_max_trans 0.1
<CMD> set_ccopt_property target_skew 0.02
<CMD> ccopt_design
#% Begin ccopt_design (date=01/31 14:28:40, mem=1677.6M)
*** ccopt_design #3 [begin] : totSession cpu/real = 4:24:55.3/15:40:30.3 (0.3), mem = 1985.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               true
setOptMode -setupTargetSlack                                    0
setPlaceMode -place_design_floorplan_mode                       false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_154' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_153' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_41' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_40' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_25' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_16' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 155 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1985.5M, init mem=2018.5M)
*info: Placed = 5526           (Fixed = 154)
*info: Unplaced = 0           
Placement Density:78.74%(22151/28132)
Placement Density (including fixed std cells):78.74%(22151/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2019.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
**ERROR: (IMPCCOPT-2194):	This command requires the preRoute extraction engine. To change to the preRoute engine use "setExtractRCMode -engine preRoute".
Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-2194        1  This command requires the preRoute extra...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPCCOPT-5046      155  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
*** Message Summary: 156 warning(s), 2 error(s)

*** ccopt_design #3 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 4:24:55.4/15:40:30.3 (0.3), mem = 2019.5M
#% End ccopt_design (date=01/31 14:28:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=1685.5M, current mem=1685.5M)

<CMD> saveDesign ctcCPU.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/31 14:29:10, mem=1685.3M)
% Begin Save ccopt configuration ... (date=01/31 14:29:10, mem=1685.3M)
% End Save ccopt configuration ... (date=01/31 14:29:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1685.8M, current mem=1685.8M)
% Begin Save netlist data ... (date=01/31 14:29:10, mem=1685.8M)
Writing Binary DB to ctcCPU.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/31 14:29:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1685.8M, current mem=1685.8M)
Saving symbol-table file ...
Saving congestion map file ctcCPU.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/31 14:29:10, mem=1685.9M)
Saving AAE Data ...
% End Save AAE data ... (date=01/31 14:29:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1685.9M, current mem=1685.9M)
Saving preference file ctcCPU.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/31 14:29:10, mem=1686.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/31 14:29:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1686.2M, current mem=1686.2M)
Saving PG file ctcCPU.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Jan 31 14:29:10 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2021.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/31 14:29:10, mem=1686.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/31 14:29:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1686.2M, current mem=1686.2M)
% Begin Save routing data ... (date=01/31 14:29:10, mem=1686.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2021.2M) ***
% End Save routing data ... (date=01/31 14:29:11, total cpu=0:00:00.1, real=0:00:01.0, peak res=1686.3M, current mem=1686.3M)
Saving property file ctcCPU.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2024.2M) ***
#Saving pin access data to file ctcCPU.enc.dat/t1c_riscv_cpu.apa ...
#
% Begin Save power constraints data ... (date=01/31 14:29:11, mem=1686.3M)
% End Save power constraints data ... (date=01/31 14:29:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1686.3M, current mem=1686.3M)
rccorners
rccorners
rccorners
Generated self-contained design ctcCPU.enc.dat
#% End save design ... (date=01/31 14:29:11, total cpu=0:00:00.6, real=0:00:01.0, peak res=1686.5M, current mem=1686.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1686.8M, totSessionCpu=4:25:10 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: User settings:
setExtractRCMode -coupled                  true
setExtractRCMode -engine                   postRoute
setExtractRCMode -noCleanRCDB              true
setExtractRCMode -nrNetInMemory            100000
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -SIAware                   true
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeSetupViews               { wc }
setOptMode -autoSetupViews                 { wc}
setOptMode -autoTDGRSetupViews             { wc}
setOptMode -deleteInst                     true
setOptMode -drcMargin                      0
setOptMode -fixCap                         true
setOptMode -fixDrc                         true
setOptMode -fixFanoutLoad                  false
setOptMode -fixTran                        true
setOptMode -optimizeFF                     true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              onChipVariation
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -skew                      true
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #3 [begin] : totSession cpu/real = 4:25:10.5/15:41:27.2 (0.3), mem = 2025.3M
*** InitOpt #7 [begin] : totSession cpu/real = 4:25:10.5/15:41:27.2 (0.3), mem = 2025.3M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
AAE_INFO: switching -siAware from true to false ...
AAE DB initialization (MEM=1996.49 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1714.2M, totSessionCpu=4:25:11 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2023.1M)
Extraction called for design 't1c_riscv_cpu' of instances=5526 and nets=5656 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2023.117M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2164.61)
Total number of fetched objects 5593
End delay calculation. (MEM=2178.75 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2161.21 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=4:25:13 mem=2161.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.950  |  5.950  |  8.658  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -2.050   |      7 (7)       |
|   max_tran     |    45 (1868)     |  -33.489   |    45 (1868)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.740%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1817.4M, totSessionCpu=4:25:13 **
*** InitOpt #7 [finish] : cpu/real = 0:00:02.4/0:00:02.5 (1.0), totSession cpu/real = 4:25:13.0/15:41:29.7 (0.3), mem = 2122.5M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #9 [begin] : totSession cpu/real = 4:25:13.1/15:41:29.8 (0.3), mem = 2126.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #9 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 4:25:13.6/15:41:30.3 (0.3), mem = 2148.5M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2148.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2148.5M) ***
*** Starting optimizing excluded clock nets MEM= 2148.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2148.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #22 [begin] : totSession cpu/real = 4:25:13.6/15:41:30.3 (0.3), mem = 2148.5M
Info: 155 clock nets excluded from IPO operation.
*** DrvOpt #22 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 4:25:14.4/15:41:31.2 (0.3), mem = 2148.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #23 [begin] : totSession cpu/real = 4:25:14.5/15:41:31.2 (0.3), mem = 2148.7M
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   209|  2341|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.95|     0.00|       0|       0|       0| 78.74%|          |         |
|    70|  1918|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.95|     0.00|     152|       0|      91| 79.66%| 0:00:00.0|  2261.1M|
|    19|  1816|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.95|     0.00|       8|       0|      48| 79.80%| 0:00:01.0|  2261.1M|
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.95|     0.00|       0|       0|       5| 79.82%| 0:00:00.0|  2261.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2261.1M) ***

*** Starting refinePlace (4:25:17 mem=2258.1M) ***
Total net bbox length = 1.128e+05 (5.634e+04 5.645e+04) (ext = 3.017e+04)
Move report: Detail placement moves 630 insts, mean move: 3.92 um, max move: 39.02 um 
	Max move on inst (FE_OFC3437_n_1962): (78.20, 15.20) --> (113.80, 18.62)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2261.2MB
Summary Report:
Instances move: 630 (out of 5532 movable)
Instances flipped: 0
Mean displacement: 3.92 um
Max displacement: 39.02 um (Instance: FE_OFC3437_n_1962) (78.2, 15.2) -> (113.8, 18.62)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.149e+05 (5.746e+04 5.747e+04) (ext = 3.018e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2261.2MB
*** Finished refinePlace (4:25:17 mem=2261.2M) ***
*** maximum move = 39.02 um ***
*** Finished re-routing un-routed nets (2258.2M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2258.2M) ***
*** DrvOpt #23 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 4:25:17.1/15:41:33.9 (0.3), mem = 2175.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1829.5M, totSessionCpu=4:25:17 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 155 clock nets excluded from IPO operation.
*** GlobalOpt #6 [begin] : totSession cpu/real = 4:25:17.2/15:41:33.9 (0.3), mem = 2175.1M
*info: 155 clock nets excluded
*info: 2 special nets excluded.
*info: 63 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   79.82%|   0:00:00.0| 2232.4M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2232.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2232.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #6 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 4:25:18.5/15:41:35.3 (0.3), mem = 2173.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 155 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #15 [begin] : totSession cpu/real = 4:25:18.6/15:41:35.4 (0.3), mem = 2230.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.82
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.82%|        -|   0.100|   0.000|   0:00:00.0| 2232.5M|
|   79.82%|        0|   0.100|   0.000|   0:00:00.0| 2232.5M|
|   79.82%|        0|   0.100|   0.000|   0:00:00.0| 2232.5M|
|   78.02%|      296|   0.100|   0.000|   0:00:00.0| 2256.1M|
|   77.93%|       23|   0.100|   0.000|   0:00:01.0| 2256.1M|
|   77.93%|        0|   0.100|   0.000|   0:00:00.0| 2256.1M|
|   77.93%|        0|   0.100|   0.000|   0:00:00.0| 2256.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 77.93
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #15 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 4:25:20.6/15:41:37.4 (0.3), mem = 2256.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2176.04M, totSessionCpu=4:25:21).
Begin: GigaOpt DRV Optimization
*** DrvOpt #24 [begin] : totSession cpu/real = 4:25:20.7/15:41:37.4 (0.3), mem = 2176.0M
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    32|  1842|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.95|     0.00|       0|       0|       0| 77.93%|          |         |
|    19|  1816|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.95|     0.00|      16|       0|       6| 78.02%| 0:00:00.0|  2265.5M|
|    15|  1808|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.95|     0.00|       1|       0|       4| 78.03%| 0:00:00.0|  2265.5M|
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.95|     0.00|       0|       0|       1| 78.03%| 0:00:00.0|  2265.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2265.5M) ***

*** Starting refinePlace (4:25:22 mem=2262.5M) ***
Total net bbox length = 1.130e+05 (5.660e+04 5.638e+04) (ext = 3.018e+04)
Move report: Detail placement moves 34 insts, mean move: 4.84 um, max move: 12.64 um 
	Max move on inst (FE_OFC3463_n_1309): (94.80, 18.62) --> (100.60, 25.46)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2265.5MB
Summary Report:
Instances move: 34 (out of 5253 movable)
Instances flipped: 0
Mean displacement: 4.84 um
Max displacement: 12.64 um (Instance: FE_OFC3463_n_1309) (94.8, 18.62) -> (100.6, 25.46)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.131e+05 (5.667e+04 5.644e+04) (ext = 3.018e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2265.5MB
*** Finished refinePlace (4:25:22 mem=2265.5M) ***
*** maximum move = 12.64 um ***
*** Finished re-routing un-routed nets (2262.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2262.5M) ***
*** DrvOpt #24 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 4:25:22.6/15:41:39.3 (0.3), mem = 2178.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=2178.5M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.950  |  5.950  |  8.654  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -2.050   |      7 (7)       |
|   max_tran     |    18 (1814)     |  -33.489   |    18 (1814)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.034%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1829.0M, totSessionCpu=4:25:23 **
Info: 155 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #16 [begin] : totSession cpu/real = 4:25:22.9/15:41:39.6 (0.3), mem = 2228.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.03
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.03%|        -|   0.000|   0.000|   0:00:00.0| 2234.9M|
|   77.66%|       85|   0.000|   0.000|   0:00:05.0| 2327.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.66
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:06.6) (real = 0:00:06.0) **
*** AreaOpt #16 [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 4:25:29.5/15:41:46.2 (0.3), mem = 2327.3M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=2182.25M, totSessionCpu=4:25:30).
Info: 155 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #17 [begin] : totSession cpu/real = 4:25:29.6/15:41:46.3 (0.3), mem = 2239.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 77.66
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.66%|        -|   0.078|   0.000|   0:00:00.0| 2239.5M|
|   77.66%|        0|   0.078|   0.000|   0:00:00.0| 2239.5M|
|   77.66%|        0|   0.078|   0.000|   0:00:00.0| 2239.5M|
|   77.66%|        0|   0.078|   0.000|   0:00:01.0| 2239.5M|
|   77.66%|        5|   0.078|   0.000|   0:00:00.0| 2263.1M|
|   77.66%|        0|   0.078|   0.000|   0:00:00.0| 2263.1M|
|   77.66%|        0|   0.078|   0.000|   0:00:00.0| 2263.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 77.66
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (4:25:31 mem=2263.1M) ***
Total net bbox length = 1.123e+05 (5.616e+04 5.611e+04) (ext = 3.018e+04)
Move report: Detail placement moves 46 insts, mean move: 2.16 um, max move: 9.22 um 
	Max move on inst (FE_OFC3355_n_1313): (94.80, 22.04) --> (100.60, 25.46)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2266.1MB
Summary Report:
Instances move: 46 (out of 5197 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 9.22 um (Instance: FE_OFC3355_n_1313) (94.8, 22.04) -> (100.6, 25.46)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.123e+05 (5.619e+04 5.613e+04) (ext = 3.018e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2266.1MB
*** Finished refinePlace (4:25:31 mem=2266.1M) ***
*** maximum move = 9.22 um ***
*** Finished re-routing un-routed nets (2263.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2263.1M) ***
*** AreaOpt #17 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 4:25:31.1/15:41:47.8 (0.3), mem = 2263.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2183.06M, totSessionCpu=4:25:31).
Starting local wire reclaim
*** Starting refinePlace (4:25:31 mem=2183.1M) ***
**WARN: [IO pin not placed] Ext_WriteData[31]
**WARN: [IO pin not placed] Ext_WriteData[30]
**WARN: [IO pin not placed] Ext_WriteData[29]
**WARN: [IO pin not placed] Ext_WriteData[28]
**WARN: [IO pin not placed] Ext_WriteData[27]
**WARN: [IO pin not placed] Ext_WriteData[26]
**WARN: [IO pin not placed] Ext_WriteData[25]
**WARN: [IO pin not placed] Ext_WriteData[24]
**WARN: [IO pin not placed] Ext_WriteData[23]
**WARN: [IO pin not placed] Ext_WriteData[22]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 217 / 228 = 95.18%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 398.7742529108872986
Move report: Detail placement moves 1358 insts, mean move: 4.59 um, max move: 36.84 um 
	Max move on inst (FE_OFC3310_n_1978): (46.00, 93.86) --> (76.00, 100.70)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2189.6MB
Summary Report:
Instances move: 1358 (out of 5197 movable)
Instances flipped: 0
Mean displacement: 4.59 um
Max displacement: 36.84 um (Instance: FE_OFC3310_n_1978) (46, 93.86) -> (76, 100.7)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2189.6MB
*** Finished refinePlace (4:25:34 mem=2189.6M) ***
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 272595
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5301 nets ( ignored 0 )
[NR-eGR] There are 155 clock nets ( 155 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5146
[NR-eGR] Rule id: 1  Nets: 155
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 155 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.250400e+03um
[NR-eGR] Layer group 2: route 5146 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.673641e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        17( 0.51%)         0( 0.00%)   ( 0.51%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        17( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7158  22722 
[NR-eGR]  Metal2   (2V)         34114  17789 
[NR-eGR]  Metal3   (3H)         41195   4220 
[NR-eGR]  Metal4   (4V)         12689    592 
[NR-eGR]  Metal5   (5H)          6767     10 
[NR-eGR]  Metal6   (6V)           276      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102199  45333 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 110886um
[NR-eGR] Total length: 102199um, number of vias: 45333
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8044um, number of vias: 7679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2159.39 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 't1c_riscv_cpu' of instances=5351 and nets=5481 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2159.391M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #10 [begin] : totSession cpu/real = 4:25:34.3/15:41:51.0 (0.3), mem = 2178.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #10 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.5), totSession cpu/real = 4:25:34.3/15:41:51.0 (0.3), mem = 2178.5M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2149.39 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2169.12)
Total number of fetched objects 5418
End delay calculation. (MEM=2203.08 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2185.54 CPU=0:00:00.7 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #25 [begin] : totSession cpu/real = 4:25:35.3/15:41:52.0 (0.3), mem = 2185.5M
Info: 155 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   197|  2204|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       0| 77.66%|          |         |
|    26|  1830|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|     163|       0|      93| 78.54%| 0:00:01.0|  2279.0M|
|    16|  1810|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       3|       0|       9| 78.57%| 0:00:00.0|  2279.0M|
|    14|  1806|   -33.55|     8|     8|    -2.14|     0|     0|     0|     0|     5.96|     0.00|       0|       0|       2| 78.57%| 0:00:00.0|  2279.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    14 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2279.0M) ***

*** DrvOpt #25 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 4:25:36.9/15:41:53.6 (0.3), mem = 2182.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (4:25:37 mem=2182.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.485%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2182.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 448 insts, mean move: 2.92 um, max move: 19.44 um 
	Max move on inst (FE_OFC3643_n_2104): (78.20, 73.34) --> (90.80, 80.18)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2185.0MB
Summary Report:
Instances move: 448 (out of 5363 movable)
Instances flipped: 0
Mean displacement: 2.92 um
Max displacement: 19.44 um (Instance: FE_OFC3643_n_2104) (78.2, 73.34) -> (90.8, 80.18)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2185.0MB
*** Finished refinePlace (4:25:37 mem=2185.0M) ***
Begin checking placement ... (start mem=2182.0M, init mem=2182.0M)
*info: Placed = 5517           (Fixed = 154)
*info: Unplaced = 0           
Placement Density:78.57%(22103/28132)
Placement Density (including fixed std cells):78.57%(22103/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2182.0M)
Register exp ratio and priority group on 0 nets on 5584 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5517 and nets=5647 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2155.434M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2179.18)
Total number of fetched objects 5584
End delay calculation. (MEM=2187.61 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2187.61 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=4:25:38 mem=2187.6M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7394 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 275117
[NR-eGR] #PG Blockages       : 7394
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5467 nets ( ignored 0 )
[NR-eGR] There are 155 clock nets ( 155 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5312
[NR-eGR] Rule id: 1  Nets: 155
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 155 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.250400e+03um
[NR-eGR] Layer group 2: route 5312 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.811638e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        16( 0.49%)         1( 0.03%)   ( 0.52%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        16( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 2195.61 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1839.6M, totSessionCpu=4:25:38 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.962  |  5.962  |  8.717  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -2.050   |      6 (6)       |
|   max_tran     |    14 (1806)     |  -33.489   |    14 (1806)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.569%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 1841.7M, totSessionCpu=4:25:39 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:28.4/0:00:29.0 (1.0), totSession cpu/real = 4:25:38.9/15:41:56.2 (0.3), mem = 2182.0M
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.98 (MB), peak = 1922.30 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        preRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true
setSIMode -si_reselection                                       slack

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2095.0M, init mem=2087.8M)
*info: Placed = 5517           (Fixed = 154)
*info: Unplaced = 0           
Placement Density:78.57%(22103/28132)
Placement Density (including fixed std cells):78.57%(22103/28132)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2087.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2087.8M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 14:30:39 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=5647)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5467.
#Total number of nets in the design = 5647.
#5467 routable nets do not have any wires.
#5467 nets will be global routed.
#155 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Jan 31 14:30:39 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5643 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.51 (MB), peak = 1922.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1751.07 (MB), peak = 1922.30 (MB)
#
#Finished routing data preparation on Fri Jan 31 14:30:42 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.33 (MB)
#Total memory = 1751.07 (MB)
#Peak memory = 1922.30 (MB)
#
#
#Start global routing on Fri Jan 31 14:30:42 2025
#
#
#Start global routing initialization on Fri Jan 31 14:30:42 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Jan 31 14:30:42 2025
#
#Start routing resource analysis on Fri Jan 31 14:30:42 2025
#
#Routing resource analysis is done on Fri Jan 31 14:30:42 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         217         762        4355    65.81%
#  Metal2         V         866          82        4355     1.13%
#  Metal3         H         957          22        4355     0.00%
#  Metal4         V         866          82        4355     1.13%
#  Metal5         H         957          22        4355     0.00%
#  Metal6         V         866          82        4355     1.13%
#  Metal7         H         957          22        4355     0.00%
#  Metal8         V         866          82        4355     1.13%
#  Metal9         H         935          44        4355     0.00%
#  Metal10        V         322          56        4355    11.71%
#  Metal11        H         355          36        4355     7.42%
#  --------------------------------------------------------------
#  Total                   8167      13.38%       47905     8.13%
#
#  155 nets (2.74%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan 31 14:30:42 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1752.33 (MB), peak = 1922.30 (MB)
#
#
#Global routing initialization is done on Fri Jan 31 14:30:42 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1752.72 (MB), peak = 1922.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1758.92 (MB), peak = 1922.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1752.80 (MB), peak = 1922.30 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.46 (MB), peak = 1922.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5467.
#Total number of nets in the design = 5647.
#
#5467 routable nets have routed wires.
#155 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                155            5312  
#------------------------------------------------
#        Total                155            5312  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                155            5312  
#------------------------------------------------
#        Total                155            5312  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       27(0.62%)      8(0.18%)      1(0.02%)   (0.83%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     27(0.06%)      8(0.02%)      1(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.08% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              3.00 |   102.59    27.36   109.44    34.20 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 95929 um.
#Total half perimeter of net bounding box = 86129 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 27340 um.
#Total wire length on LAYER Metal3 = 42885 um.
#Total wire length on LAYER Metal4 = 16749 um.
#Total wire length on LAYER Metal5 = 8955 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 41045
#Up-Via Summary (total 41045):
#           
#-----------------------
# Metal1          21946
# Metal2          15846
# Metal3           2745
# Metal4            508
#-----------------------
#                 41045 
#
#Max overcon = 5 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.51 (MB)
#Total memory = 1749.57 (MB)
#Peak memory = 1922.30 (MB)
#
#Finished global routing on Fri Jan 31 14:30:44 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1748.31 (MB), peak = 1922.30 (MB)
#Start Track Assignment.
#Done with 11141 horizontal wires in 3 hboxes and 9190 vertical wires in 3 hboxes.
#Done with 2798 horizontal wires in 3 hboxes and 2157 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2     27091.46 	  0.08%  	  0.00% 	  0.00%
# Metal3     42597.49 	  0.19%  	  0.00% 	  0.03%
# Metal4     16659.82 	  0.02%  	  0.00% 	  0.01%
# Metal5      8967.58 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       95316.35  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 94890 um.
#Total half perimeter of net bounding box = 86129 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 26804 um.
#Total wire length on LAYER Metal3 = 42563 um.
#Total wire length on LAYER Metal4 = 16575 um.
#Total wire length on LAYER Metal5 = 8948 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 41045
#Up-Via Summary (total 41045):
#           
#-----------------------
# Metal1          21946
# Metal2          15846
# Metal3           2745
# Metal4            508
#-----------------------
#                 41045 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1748.32 (MB), peak = 1922.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 5.58 (MB)
#Total memory = 1748.32 (MB)
#Peak memory = 1922.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 42
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1       42       42
#	Totals       42       42
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1747.59 (MB), peak = 1922.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1749.92 (MB), peak = 1922.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 104406 um.
#Total half perimeter of net bounding box = 86129 um.
#Total wire length on LAYER Metal1 = 1440 um.
#Total wire length on LAYER Metal2 = 29503 um.
#Total wire length on LAYER Metal3 = 44181 um.
#Total wire length on LAYER Metal4 = 20252 um.
#Total wire length on LAYER Metal5 = 9031 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46004
#Up-Via Summary (total 46004):
#           
#-----------------------
# Metal1          22049
# Metal2          18753
# Metal3           4646
# Metal4            556
#-----------------------
#                 46004 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 1.60 (MB)
#Total memory = 1749.92 (MB)
#Peak memory = 1922.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1750.17 (MB), peak = 1922.30 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 104406 um.
#Total half perimeter of net bounding box = 86129 um.
#Total wire length on LAYER Metal1 = 1440 um.
#Total wire length on LAYER Metal2 = 29503 um.
#Total wire length on LAYER Metal3 = 44181 um.
#Total wire length on LAYER Metal4 = 20252 um.
#Total wire length on LAYER Metal5 = 9031 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46004
#Up-Via Summary (total 46004):
#           
#-----------------------
# Metal1          22049
# Metal2          18753
# Metal3           4646
# Metal4            556
#-----------------------
#                 46004 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 104406 um.
#Total half perimeter of net bounding box = 86129 um.
#Total wire length on LAYER Metal1 = 1440 um.
#Total wire length on LAYER Metal2 = 29503 um.
#Total wire length on LAYER Metal3 = 44181 um.
#Total wire length on LAYER Metal4 = 20252 um.
#Total wire length on LAYER Metal5 = 9031 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46004
#Up-Via Summary (total 46004):
#           
#-----------------------
# Metal1          22049
# Metal2          18753
# Metal3           4646
# Metal4            556
#-----------------------
#                 46004 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 1.86 (MB)
#Total memory = 1750.18 (MB)
#Peak memory = 1922.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = -45.69 (MB)
#Total memory = 1700.28 (MB)
#Peak memory = 1922.30 (MB)
#Number of warnings = 1
#Total number of warnings = 35
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 14:31:07 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1691.56 (MB), peak = 1922.30 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1691.5M, totSessionCpu=4:26:19 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: User settings:
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        preRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setSIMode -si_reselection                                       slack
setPlaceMode -place_design_floorplan_mode                       false
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #4 [begin] : totSession cpu/real = 4:26:19.2/15:43:07.1 (0.3), mem = 2053.8M
*** InitOpt #8 [begin] : totSession cpu/real = 4:26:19.2/15:43:07.1 (0.3), mem = 2053.8M
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1714.3M, totSessionCpu=4:26:20 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2052.6M, init mem=2052.6M)
*info: Placed = 5517           (Fixed = 154)
*info: Unplaced = 0           
Placement Density:78.57%(22103/28132)
Placement Density (including fixed std cells):78.57%(22103/28132)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2052.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #8 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 4:26:20.2/15:43:08.1 (0.3), mem = 2052.6M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #7 InitialSummary
Extraction called for design 't1c_riscv_cpu' of instances=5517 and nets=5647 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=2052.59M)
extractDetailRC Option : -outfile /tmp/innovus_temp_3843_vlsicadclient05_vlsiuser_CQCvy8/t1c_riscv_cpu_3843_VFuhdM.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2044.6M)
Extracted 10.0035% (CPU Time= 0:00:00.1  MEM= 2091.3M)
Extracted 20.0031% (CPU Time= 0:00:00.2  MEM= 2091.3M)
Extracted 30.0027% (CPU Time= 0:00:00.2  MEM= 2091.3M)
Extracted 40.0024% (CPU Time= 0:00:00.2  MEM= 2091.3M)
Extracted 50.0039% (CPU Time= 0:00:00.3  MEM= 2091.3M)
Extracted 60.0035% (CPU Time= 0:00:00.3  MEM= 2091.3M)
Extracted 70.0031% (CPU Time= 0:00:00.3  MEM= 2091.3M)
Extracted 80.0027% (CPU Time= 0:00:00.4  MEM= 2091.3M)
Extracted 90.0024% (CPU Time= 0:00:00.4  MEM= 2091.3M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 2091.3M)
Number of Extracted Resistors     : 101390
Number of Extracted Ground Cap.   : 102360
Number of Extracted Coupling Cap. : 169448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2075.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 2075.246M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*** BuildHoldData #2 [begin] : totSession cpu/real = 4:26:21.4/15:43:09.5 (0.3), mem = 2075.2M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2082.79 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2102.51)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 5584
End delay calculation. (MEM=2145.27 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2127.73 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=4:26:22 mem=2127.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=4:26:22 mem=2127.7M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2134.88)
*** Calculating scaling factor for slow libraries using the default operating condition of each library.
Total number of fetched objects 5584
AAE_INFO-618: Total number of nets in the design is 5647,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2119.61 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2119.61 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2119.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2119.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2052.73)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5584. 
Total number of fetched objects 5584
AAE_INFO-618: Total number of nets in the design is 5647,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2098.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2098.5 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=4:26:24 mem=2098.5M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.947  |  5.947  |  8.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    69 (1915)     |  -36.033   |    69 (1915)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.569%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 4:26:24.2/15:43:12.3 (0.3), mem = 2113.8M
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1749.7M, totSessionCpu=4:26:24 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #8 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #2 [begin] : totSession cpu/real = 4:26:24.4/15:43:12.5 (0.3), mem = 2100.4M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       155 (unrouted=0, trialRouted=0, noStatus=0, routed=155, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5492 (unrouted=180, trialRouted=0, noStatus=0, routed=5312, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 154 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: slow_delay (default: )
        route_type is set for at least one object
        source_output_max_trans is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'buBX2*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'buAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.250.
Type 'man IMPCCOPT-1041' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 28131.552um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner slow_delay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.101ns
      Buffer max distance: 77.794um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=77.794um, saturatedSlew=0.090ns, speed=532.106um per ns, cellArea=30.774um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.687um, saturatedSlew=0.088ns, speed=599.846um per ns, cellArea=26.989um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.510um, saturatedSlew=0.093ns, speed=769.581um per ns, cellArea=54.619um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.510um, saturatedSlew=0.093ns, speed=769.796um per ns, cellArea=49.653um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk/sdc_cons in primary delay corner slow_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.101ns. The skew target has been relaxed to 0.101ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk/sdc_cons in primary delay corner slow_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.101ns. The skew target has been relaxed to 0.101ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock tree balancer configuration for skew_group clk/sdc_cons:
      Sources:                     pin clk
      Total number of sinks:       2078
      Delay constrained sinks:     2078
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_delay:setup.late:
      Skew target:                 0.101ns
    Primary reporting skew groups are:
    skew_group clk/sdc_cons with 2078 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
      hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.815um, total=4858.455um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk/sdc_cons in primary delay corner slow_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.101ns. The skew target has been relaxed to 0.101ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
    misc counts      : r=1, pp=0
    cell areas       : b=351.918um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=351.918um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.880pF, total=1.067pF
    wire lengths     : top=0.000um, trunk=1677.530um, leaf=7258.460um, total=8935.990um
    hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.815um, total=4858.455um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=6, worst=[0.005ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.013ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=37 avg=0.077ns sd=0.023ns min=0.048ns max=0.200ns {4 <= 0.060ns, 23 <= 0.080ns, 8 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.089ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.060ns, 5 <= 0.080ns, 65 <= 0.090ns, 26 <= 0.095ns, 16 <= 0.100ns} {5 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX4: 117 CLKBUFX3: 25 CLKBUFX2: 3 BUFX2: 9 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/sdc_cons: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/sdc_cons: insertion delay [min=0.834, max=0.899, avg=0.871, sd=0.016], skew [0.066 vs 0.101], 100% {0.834, 0.899} (wid=0.006 ws=0.002) (gid=0.894 gs=0.064)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk/sdc_cons in primary delay corner slow_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.101ns. The skew target has been relaxed to 0.101ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk/sdc_cons in primary delay corner slow_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.101ns. The skew target has been relaxed to 0.101ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk/sdc_cons in primary delay corner slow_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.101ns. The skew target has been relaxed to 0.101ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk/sdc_cons in primary delay corner slow_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.101ns. The skew target has been relaxed to 0.101ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Resolving skew group constraints done.
**WARN: (IMPCCOPT-1261):	The skew target of 0.020ns for skew_group clk/sdc_cons in primary delay corner slow_delay is too small. For best results, it is recommended that the skew target be set no lower than 0.101ns. The skew target has been relaxed to 0.101ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 155, tested: 155, violation detected: 7, violation ignored (due to small violation): 0, cannot run: 1, attempted: 6, unsuccessful: 0, sized: 2
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf               6 [100.0%]           2 (33.3%)           0            0                    2 (33.3%)           4 (66.7%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total              6 [100.0%]           2 (33.3%)           0            0                    2 (33.3%)           4 (66.7%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.684um^2 (0.194%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
      misc counts      : r=1, pp=0
      cell areas       : b=352.602um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.602um^2
      cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.880pF, total=1.067pF
      wire lengths     : top=0.000um, trunk=1677.530um, leaf=7258.460um, total=8935.990um
      hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.815um, total=4858.455um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
      Remaining Transition : {count=4, worst=[0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.008ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=37 avg=0.077ns sd=0.023ns min=0.048ns max=0.200ns {4 <= 0.060ns, 23 <= 0.080ns, 8 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=118 avg=0.089ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.060ns, 5 <= 0.080ns, 67 <= 0.090ns, 26 <= 0.095ns, 16 <= 0.100ns} {3 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX4: 119 CLKBUFX3: 23 CLKBUFX2: 3 BUFX2: 9 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/sdc_cons: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/sdc_cons: insertion delay [min=0.834, max=0.899], skew [0.066 vs 0.101]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=154, i=0, icg=0, nicg=0, l=0, total=154
    misc counts      : r=1, pp=0
    cell areas       : b=352.602um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=352.602um^2
    cell capacitance : b=0.058pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.058pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.880pF, total=1.067pF
    wire lengths     : top=0.000um, trunk=1677.530um, leaf=7258.460um, total=8935.990um
    hp wire lengths  : top=0.000um, trunk=1397.640um, leaf=3460.815um, total=4858.455um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[0.100ns]} avg=0.100ns sd=0.000ns sum=0.100ns
    Remaining Transition : {count=4, worst=[0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.008ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=37 avg=0.077ns sd=0.023ns min=0.048ns max=0.200ns {4 <= 0.060ns, 23 <= 0.080ns, 8 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=118 avg=0.089ns sd=0.006ns min=0.070ns max=0.105ns {0 <= 0.060ns, 5 <= 0.080ns, 67 <= 0.090ns, 26 <= 0.095ns, 16 <= 0.100ns} {3 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX4: 119 CLKBUFX3: 23 CLKBUFX2: 3 BUFX2: 9 
  Primary reporting skew groups PRO final:
    skew_group default.clk/sdc_cons: unconstrained
  Skew group summary PRO final:
    skew_group clk/sdc_cons: insertion delay [min=0.834, max=0.899, avg=0.871, sd=0.016], skew [0.066 vs 0.101], 100% {0.834, 0.899} (wid=0.006 ws=0.002) (gid=0.894 gs=0.064)
PRO done.
Net route status summary:
  Clock:       155 (unrouted=0, trialRouted=0, noStatus=0, routed=155, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5492 (unrouted=180, trialRouted=0, noStatus=0, routed=5312, fixed=0, [crossesIlmBoundary=0, tooFewTerms=63, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 4:26:25.5/15:43:13.6 (0.3), mem = 2106.6M
**INFO: Start fixing DRV (Mem = 2106.64M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #26 [begin] : totSession cpu/real = 4:26:25.5/15:43:13.7 (0.3), mem = 2106.6M
Info: 155 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    73|  1924|   -36.04|     2|     2|    -2.08|     0|     0|     0|     0|     0|     0|     5.95|     0.00|       0|       0|       0| 78.57%|          |         |
|    14|  1806|   -36.04|     2|     2|    -2.08|     0|     0|     0|     0|     0|     0|     5.95|     0.00|       0|       0|      59| 78.72%| 0:00:01.0|  2339.0M|
|    14|  1805|   -36.03|     1|     1|    -2.07|     0|     0|     0|     0|     0|     0|     5.95|     0.00|       0|       0|       0| 78.72%| 0:00:00.0|  2339.0M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        155 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed as the violating term's net is not routed.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2339.0M) ***

*** DrvOpt #26 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 4:26:27.5/15:43:15.6 (0.3), mem = 2234.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (4:26:28 mem=2234.0M) ***
Move report: Detail placement moves 1 insts, mean move: 3.40 um, max move: 3.40 um 
	Max move on inst (g144372): (120.00, 163.97) --> (123.40, 163.97)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2237.0MB
Summary Report:
Instances move: 1 (out of 5365 movable)
Instances flipped: 0
Mean displacement: 3.40 um
Max displacement: 3.40 um (Instance: g144372) (120, 163.97) -> (123.4, 163.97)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2237.0MB
*** Finished refinePlace (4:26:28 mem=2237.0M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1855.1M, totSessionCpu=4:26:28 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2234.01M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=2234.0M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.946  |  5.946  |  8.617  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    14 (1805)     |  -36.033   |    14 (1805)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.720%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1855.1M, totSessionCpu=4:26:28 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #9 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1855.1M, totSessionCpu=4:26:28 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2205.95M, totSessionCpu=4:26:28).
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1855.1M, totSessionCpu=4:26:28 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 5.946 ns

Start Layer Assignment ...
WNS(5.946ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 5647.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 5.946 ns

Start Layer Assignment ...
WNS(5.946ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 5647.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.946  |  5.946  |  8.617  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    14 (1805)     |  -36.033   |    14 (1805)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.720%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1769.1M, totSessionCpu=4:26:28 **
**INFO: flowCheckPoint #10 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 4
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 4
*** EcoRoute #2 [begin] : totSession cpu/real = 4:26:28.4/15:43:16.5 (0.3), mem = 2123.1M

globalDetailRoute

#Start globalDetailRoute on Fri Jan 31 14:31:27 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5647)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5467.
#Total number of nets in the design = 5647.
#256 routable nets do not have any wires.
#5211 routable nets have routed wires.
#256 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#154 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Jan 31 14:31:27 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5643 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.49 (MB), peak = 1922.30 (MB)
#Processed 77/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(62 insts marked dirty, reset pre-exisiting dirty flag on 62 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1770.05 (MB), peak = 1922.30 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Jan 31 14:31:28 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.33 (MB)
#Total memory = 1770.05 (MB)
#Peak memory = 1922.30 (MB)
#
#
#Start global routing on Fri Jan 31 14:31:28 2025
#
#
#Start global routing initialization on Fri Jan 31 14:31:28 2025
#
#Number of eco nets is 256
#
#Start global routing data preparation on Fri Jan 31 14:31:28 2025
#
#Start routing resource analysis on Fri Jan 31 14:31:28 2025
#
#Routing resource analysis is done on Fri Jan 31 14:31:28 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         214         765        4355    65.90%
#  Metal2         V         447         501        4355     1.13%
#  Metal3         H         596         383        4355     0.00%
#  Metal4         V         727         221        4355     1.13%
#  Metal5         H         906          73        4355     0.00%
#  Metal6         V         866          82        4355     1.13%
#  Metal7         H         957          22        4355     0.00%
#  Metal8         V         866          82        4355     1.13%
#  Metal9         H         935          44        4355     0.00%
#  Metal10        V         322          56        4355    11.71%
#  Metal11        H         355          36        4355     7.42%
#  --------------------------------------------------------------
#  Total                   7195      22.57%       47905     8.14%
#
#  155 nets (2.74%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Jan 31 14:31:28 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1771.31 (MB), peak = 1922.30 (MB)
#
#
#Global routing initialization is done on Fri Jan 31 14:31:28 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1771.31 (MB), peak = 1922.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1771.32 (MB), peak = 1922.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1771.32 (MB), peak = 1922.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 180 (skipped).
#Total number of routable nets = 5467.
#Total number of nets in the design = 5647.
#
#5467 routable nets have routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#154 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             255  
#------------------------------------------------
#        Total                  1             255  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                155            5312  
#------------------------------------------------
#        Total                155            5312  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        2(0.05%)   (0.05%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 104529 um.
#Total half perimeter of net bounding box = 86306 um.
#Total wire length on LAYER Metal1 = 1426 um.
#Total wire length on LAYER Metal2 = 29557 um.
#Total wire length on LAYER Metal3 = 44255 um.
#Total wire length on LAYER Metal4 = 20261 um.
#Total wire length on LAYER Metal5 = 9031 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46001
#Up-Via Summary (total 46001):
#           
#-----------------------
# Metal1          22028
# Metal2          18767
# Metal3           4650
# Metal4            556
#-----------------------
#                 46001 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 35.3
#Average of max src_to_sink distance for priority net 35.3
#Average of ave src_to_sink distance for priority net 18.7
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.27 (MB)
#Total memory = 1771.32 (MB)
#Peak memory = 1922.30 (MB)
#
#Finished global routing on Fri Jan 31 14:31:28 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1770.06 (MB), peak = 1922.30 (MB)
#Start Track Assignment.
#Done with 30 horizontal wires in 3 hboxes and 31 vertical wires in 3 hboxes.
#Done with 6 horizontal wires in 3 hboxes and 4 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 104534 um.
#Total half perimeter of net bounding box = 86306 um.
#Total wire length on LAYER Metal1 = 1426 um.
#Total wire length on LAYER Metal2 = 29559 um.
#Total wire length on LAYER Metal3 = 44257 um.
#Total wire length on LAYER Metal4 = 20261 um.
#Total wire length on LAYER Metal5 = 9031 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46001
#Up-Via Summary (total 46001):
#           
#-----------------------
# Metal1          22028
# Metal2          18767
# Metal3           4650
# Metal4            556
#-----------------------
#                 46001 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1770.05 (MB), peak = 1922.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.34 (MB)
#Total memory = 1770.05 (MB)
#Peak memory = 1922.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.8% of the total area was rechecked for DRC, and 39.7% required routing.
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        7        8
#	Totals        1        7        8
#62 out of 5517 instances (1.1%) need to be verified(marked ipoed), dirty area = 0.5%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        7        8
#	Totals        1        7        8
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1769.87 (MB), peak = 1922.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1769.59 (MB), peak = 1922.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 104496 um.
#Total half perimeter of net bounding box = 86306 um.
#Total wire length on LAYER Metal1 = 1398 um.
#Total wire length on LAYER Metal2 = 29545 um.
#Total wire length on LAYER Metal3 = 44264 um.
#Total wire length on LAYER Metal4 = 20246 um.
#Total wire length on LAYER Metal5 = 9043 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46094
#Up-Via Summary (total 46094):
#           
#-----------------------
# Metal1          22049
# Metal2          18839
# Metal3           4649
# Metal4            557
#-----------------------
#                 46094 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -0.46 (MB)
#Total memory = 1769.59 (MB)
#Peak memory = 1922.30 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1769.59 (MB), peak = 1922.30 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 104496 um.
#Total half perimeter of net bounding box = 86306 um.
#Total wire length on LAYER Metal1 = 1398 um.
#Total wire length on LAYER Metal2 = 29545 um.
#Total wire length on LAYER Metal3 = 44264 um.
#Total wire length on LAYER Metal4 = 20246 um.
#Total wire length on LAYER Metal5 = 9043 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46094
#Up-Via Summary (total 46094):
#           
#-----------------------
# Metal1          22049
# Metal2          18839
# Metal3           4649
# Metal4            557
#-----------------------
#                 46094 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#Total number of nets with non-default rule or having extra spacing = 155
#Total wire length = 104496 um.
#Total half perimeter of net bounding box = 86306 um.
#Total wire length on LAYER Metal1 = 1398 um.
#Total wire length on LAYER Metal2 = 29545 um.
#Total wire length on LAYER Metal3 = 44264 um.
#Total wire length on LAYER Metal4 = 20246 um.
#Total wire length on LAYER Metal5 = 9043 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46094
#Up-Via Summary (total 46094):
#           
#-----------------------
# Metal1          22049
# Metal2          18839
# Metal3           4649
# Metal4            557
#-----------------------
#                 46094 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -0.46 (MB)
#Total memory = 1769.59 (MB)
#Peak memory = 1922.30 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -50.69 (MB)
#Total memory = 1718.46 (MB)
#Peak memory = 1922.30 (MB)
#Number of warnings = 0
#Total number of warnings = 35
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jan 31 14:31:32 2025
#
*** EcoRoute #2 [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 4:26:33.7/15:43:21.9 (0.3), mem = 2100.4M
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1718.4M, totSessionCpu=4:26:34 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 't1c_riscv_cpu' of instances=5517 and nets=5647 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=2100.42M)
extractDetailRC Option : -outfile /tmp/innovus_temp_3843_vlsicadclient05_vlsiuser_CQCvy8/t1c_riscv_cpu_3843_VFuhdM.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2100.4M)
Extracted 10.0027% (CPU Time= 0:00:00.2  MEM= 2163.1M)
Extracted 20.0035% (CPU Time= 0:00:00.2  MEM= 2163.1M)
Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2163.1M)
Extracted 40.0031% (CPU Time= 0:00:00.3  MEM= 2163.1M)
Extracted 50.0039% (CPU Time= 0:00:00.3  MEM= 2163.1M)
Extracted 60.0027% (CPU Time= 0:00:00.3  MEM= 2163.1M)
Extracted 70.0035% (CPU Time= 0:00:00.3  MEM= 2163.1M)
Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2163.1M)
Extracted 90.0031% (CPU Time= 0:00:00.4  MEM= 2163.1M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 2163.1M)
Number of Extracted Resistors     : 101488
Number of Extracted Ground Cap.   : 102445
Number of Extracted Coupling Cap. : 169700
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2131.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 2131.824M)
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1719.5M, totSessionCpu=4:26:35 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2107.46)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 5584
AAE_INFO-618: Total number of nets in the design is 5647,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2125.14 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2125.14 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2125.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2125.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2091.25)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5584. 
Total number of fetched objects 5584
AAE_INFO-618: Total number of nets in the design is 5647,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2133.93 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2133.93 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=4:26:36 mem=2133.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.948  |  5.948  |  8.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    21 (1819)     |  -36.033   |    21 (1819)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.720%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1755.2M, totSessionCpu=4:26:37 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #11 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1755.2M, totSessionCpu=4:26:37 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2107.36M, totSessionCpu=4:26:37).
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1755.2M, totSessionCpu=4:26:37 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #12 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1755.2M, totSessionCpu=4:26:37 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.948  |  5.948  |  8.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    21 (1819)     |  -36.033   |    21 (1819)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.720%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 1755.4M, totSessionCpu=4:26:37 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #4 [finish] : cpu/real = 0:00:18.1/0:00:19.4 (0.9), totSession cpu/real = 4:26:37.4/15:43:26.5 (0.3), mem = 2107.5M
<CMD> report_timing > post_cts.txt
<CMD> timeDesign -postRoute
*** timeDesign #4 [begin] : totSession cpu/real = 4:26:43.3/15:43:49.6 (0.3), mem = 2112.6M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 't1c_riscv_cpu' of instances=5517 and nets=5647 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=2112.62M)
extractDetailRC Option : -outfile /tmp/innovus_temp_3843_vlsicadclient05_vlsiuser_CQCvy8/t1c_riscv_cpu_3843_VFuhdM.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2098.6M)
Extracted 10.0027% (CPU Time= 0:00:00.2  MEM= 2169.3M)
Extracted 20.0035% (CPU Time= 0:00:00.2  MEM= 2169.3M)
Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2169.3M)
Extracted 40.0031% (CPU Time= 0:00:00.3  MEM= 2169.3M)
Extracted 50.0039% (CPU Time= 0:00:00.3  MEM= 2169.3M)
Extracted 60.0027% (CPU Time= 0:00:00.3  MEM= 2169.3M)
Extracted 70.0035% (CPU Time= 0:00:00.4  MEM= 2169.3M)
Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2169.3M)
Extracted 90.0031% (CPU Time= 0:00:00.5  MEM= 2169.3M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 2169.3M)
Number of Extracted Resistors     : 101488
Number of Extracted Ground Cap.   : 102445
Number of Extracted Coupling Cap. : 169700
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2146.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2146.027M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2137.91)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 5584
AAE_INFO-618: Total number of nets in the design is 5647,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2153.59 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2153.59 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2153.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2153.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2085.71)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5584. 
Total number of fetched objects 5584
AAE_INFO-618: Total number of nets in the design is 5647,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2130.47 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2130.47 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=4:26:46 mem=2130.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.948  |  5.948  |  8.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -2.069   |      1 (1)       |
|   max_tran     |    21 (1819)     |  -36.033   |    21 (1819)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.720%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.17 sec
Total Real time: 4.0 sec
Total Memory Usage: 2126.914062 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] : cpu/real = 0:00:03.2/0:00:04.1 (0.8), totSession cpu/real = 4:26:46.5/15:43:53.7 (0.3), mem = 2126.9M
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5517 and nets=5647 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=2126.91M)
extractDetailRC Option : -outfile /tmp/innovus_temp_3843_vlsicadclient05_vlsiuser_CQCvy8/t1c_riscv_cpu_3843_VFuhdM.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2124.9M)
Extracted 10.0027% (CPU Time= 0:00:00.2  MEM= 2171.6M)
Extracted 20.0035% (CPU Time= 0:00:00.2  MEM= 2171.6M)
Extracted 30.0024% (CPU Time= 0:00:00.2  MEM= 2171.6M)
Extracted 40.0031% (CPU Time= 0:00:00.3  MEM= 2171.6M)
Extracted 50.0039% (CPU Time= 0:00:00.3  MEM= 2171.6M)
Extracted 60.0027% (CPU Time= 0:00:00.3  MEM= 2171.6M)
Extracted 70.0035% (CPU Time= 0:00:00.4  MEM= 2171.6M)
Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2171.6M)
Extracted 90.0031% (CPU Time= 0:00:00.5  MEM= 2171.6M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 2171.6M)
Number of Extracted Resistors     : 101488
Number of Extracted Ground Cap.   : 102445
Number of Extracted Coupling Cap. : 169700
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2155.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 2148.309M)
<CMD> rcOut -spef report/new_parasitics.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 2130.6M)
invalid command name "FridayCPU.enc"
<CMD> saveDesign FridayCPU.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=01/31 14:33:14, mem=1705.1M)
% Begin Save ccopt configuration ... (date=01/31 14:33:14, mem=1705.1M)
% End Save ccopt configuration ... (date=01/31 14:33:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1705.6M, current mem=1705.6M)
% Begin Save netlist data ... (date=01/31 14:33:15, mem=1705.6M)
Writing Binary DB to FridayCPU.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/31 14:33:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1705.6M, current mem=1705.6M)
Saving symbol-table file ...
Saving congestion map file FridayCPU.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/31 14:33:15, mem=1705.6M)
Saving AAE Data ...
% End Save AAE data ... (date=01/31 14:33:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1705.6M, current mem=1705.6M)
Saving preference file FridayCPU.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/31 14:33:15, mem=1706.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/31 14:33:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.0M, current mem=1706.0M)
Saving PG file FridayCPU.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Jan 31 14:33:15 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2091.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/31 14:33:15, mem=1706.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/31 14:33:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.0M, current mem=1706.0M)
% Begin Save routing data ... (date=01/31 14:33:15, mem=1706.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2091.1M) ***
% End Save routing data ... (date=01/31 14:33:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.1M, current mem=1706.1M)
Saving property file FridayCPU.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2094.1M) ***
#Saving pin access data to file FridayCPU.enc.dat/t1c_riscv_cpu.apa ...
#
% Begin Save power constraints data ... (date=01/31 14:33:16, mem=1706.1M)
% End Save power constraints data ... (date=01/31 14:33:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.1M, current mem=1706.1M)
rccorners
rccorners
rccorners
Generated self-contained design FridayCPU.enc.dat
#% End save design ... (date=01/31 14:33:16, total cpu=0:00:00.6, real=0:00:02.0, peak res=1706.1M, current mem=1704.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox 69.94500 67.01650 130.14700 96.12200
<CMD> zoomBox 49.85950 52.32200 147.88950 99.71600
<CMD> zoomBox -122.82050 -74.01000 300.42650 130.61450
<CMD> zoomBox -162.47900 -103.02400 335.45900 137.71100
<CMD> zoomBox -177.01000 -109.89300 408.79950 173.32450
<CMD> zoomBox -194.10550 -117.97450 495.08300 215.22300
<CMD> zoomBox -298.24800 -157.83250 512.56200 234.16450
<CMD> zoomBox -195.47300 -69.17250 390.33750 214.04550
<CMD> zoomBox -121.37650 -4.85150 301.87150 199.77350
<CMD> zoomBox -155.42100 -34.40450 342.51800 206.33100
<CMD> streamOut Friday_SC_CPU.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 39
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           5517

Ports/Pins                            11
    metal layer Metal1                11

Nets                               55174
    metal layer Metal1              2032
    metal layer Metal2             32191
    metal layer Metal3             16969
    metal layer Metal4              3611
    metal layer Metal5               371

    Via Instances                  46094

Special Nets                         306
    metal layer Metal1               294
    metal layer Metal10                8
    metal layer Metal11                4

    Via Instances                   3544

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5696
    metal layer Metal1               505
    metal layer Metal2              3577
    metal layer Metal3              1536
    metal layer Metal4                69
    metal layer Metal5                 7
    metal layer Metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut Friday_SC_CPU.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 39
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           5517

Ports/Pins                            11
    metal layer Metal1                11

Nets                               55174
    metal layer Metal1              2032
    metal layer Metal2             32191
    metal layer Metal3             16969
    metal layer Metal4              3611
    metal layer Metal5               371

    Via Instances                  46094

Special Nets                         306
    metal layer Metal1               294
    metal layer Metal10                8
    metal layer Metal11                4

    Via Instances                   3544

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5696
    metal layer Metal1               505
    metal layer Metal2              3577
    metal layer Metal3              1536
    metal layer Metal4                69
    metal layer Metal5                 7
    metal layer Metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
