INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/final_project/project_1.srcs/sources_1/ip/video_bram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/final_project/project_1.srcs/sources_1/ip/video_bram/sim/video_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/SCCB_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCB_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/OV7670_config_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/OV7670_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV7670_config
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/camera_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/camera_configure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_configure
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/project_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labkit
ERROR: [VRFC 10-2071] wea is already implicitly declared on line 127 [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/project_top.v:130]
ERROR: [VRFC 10-1040] module labkit ignored due to previous errors [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/project_top.v:22]
INFO: [VRFC 10-311] analyzing module clock_quarter_divider
ERROR: [VRFC 10-1040] module clock_quarter_divider ignored due to previous errors [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/project_top.v:179]
INFO: [VRFC 10-311] analyzing module vga
ERROR: [VRFC 10-1040] module vga ignored due to previous errors [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/project_top.v:190]
INFO: [VRFC 10-311] analyzing module bram
ERROR: [VRFC 10-1040] module bram ignored due to previous errors [/afs/athena.mit.edu/user/q/y/qyn/Desktop/6.111/project/src/project_top.v:215]
