[2021-09-09 09:45:46,595]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-09 09:45:46,595]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:45:47,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; ".

Peak memory: 14536704 bytes

[2021-09-09 09:45:47,326]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:45:47,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34934784 bytes

[2021-09-09 09:45:47,463]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-09 09:45:47,464]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:45:47,520]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :275
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :275
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():276
		max delay       :7
		max area        :275
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 9048064 bytes

[2021-09-09 09:45:47,521]mapper_test.py:220:[INFO]: area: 276 level: 7
[2021-09-09 11:37:57,059]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-09 11:37:57,059]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:37:57,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; ".

Peak memory: 14331904 bytes

[2021-09-09 11:37:57,838]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:37:57,974]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 35020800 bytes

[2021-09-09 11:37:57,977]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-09 11:37:57,977]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:37:59,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :275
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :308
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():276
		max delay       :7
		max area        :275
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 17596416 bytes

[2021-09-09 11:37:59,967]mapper_test.py:220:[INFO]: area: 276 level: 7
[2021-09-09 13:08:45,484]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-09 13:08:45,484]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:08:46,217]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; ".

Peak memory: 14278656 bytes

[2021-09-09 13:08:46,218]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:08:46,351]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34750464 bytes

[2021-09-09 13:08:46,354]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-09 13:08:46,354]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:08:48,320]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :275
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :307
score:100
	Report mapping result:
		klut_size()     :309
		klut.num_gates():276
		max delay       :7
		max area        :275
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :37
		LUT fanins:4	 numbers :199
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 17428480 bytes

[2021-09-09 13:08:48,320]mapper_test.py:220:[INFO]: area: 276 level: 7
[2021-09-09 14:58:19,797]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-09 14:58:19,797]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:58:19,797]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:58:19,945]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 35151872 bytes

[2021-09-09 14:58:19,947]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-09 14:58:19,948]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:58:22,159]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 17412096 bytes

[2021-09-09 14:58:22,159]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-09 15:27:22,774]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-09 15:27:22,774]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:27:22,774]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:27:22,954]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34959360 bytes

[2021-09-09 15:27:22,957]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-09 15:27:22,957]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:27:25,135]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 17371136 bytes

[2021-09-09 15:27:25,136]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-09 16:05:25,087]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-09 16:05:25,088]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:05:25,088]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:05:25,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 35024896 bytes

[2021-09-09 16:05:25,235]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-09 16:05:25,235]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:05:27,415]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 17440768 bytes

[2021-09-09 16:05:27,415]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-09 16:40:06,338]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-09 16:40:06,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:06,338]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:06,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 35299328 bytes

[2021-09-09 16:40:06,486]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-09 16:40:06,487]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:08,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 17457152 bytes

[2021-09-09 16:40:08,662]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-09 17:16:40,093]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-09 17:16:40,093]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:16:40,093]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:16:40,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34951168 bytes

[2021-09-09 17:16:40,276]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-09 17:16:40,277]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:16:42,453]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 17362944 bytes

[2021-09-09 17:16:42,454]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-13 23:23:20,916]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-13 23:23:20,916]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:20,917]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:21,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34705408 bytes

[2021-09-13 23:23:21,052]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-13 23:23:21,052]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:22,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :327
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 15216640 bytes

[2021-09-13 23:23:22,990]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-13 23:40:53,513]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-13 23:40:53,514]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:53,514]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:53,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34516992 bytes

[2021-09-13 23:40:53,647]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-13 23:40:53,647]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:53,705]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 8409088 bytes

[2021-09-13 23:40:53,706]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-14 08:52:27,142]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-14 08:52:27,142]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:27,142]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:27,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34545664 bytes

[2021-09-14 08:52:27,277]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-14 08:52:27,277]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:29,184]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 17543168 bytes

[2021-09-14 08:52:29,185]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-14 09:19:50,316]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-14 09:19:50,316]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:50,316]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:50,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34697216 bytes

[2021-09-14 09:19:50,452]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-14 09:19:50,452]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:50,517]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 8978432 bytes

[2021-09-14 09:19:50,517]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-15 15:27:08,751]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-15 15:27:08,751]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:08,752]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:08,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34725888 bytes

[2021-09-15 15:27:08,874]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-15 15:27:08,874]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:10,596]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 15917056 bytes

[2021-09-15 15:27:10,596]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-15 15:53:23,130]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-15 15:53:23,130]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:23,131]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:23,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34447360 bytes

[2021-09-15 15:53:23,264]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-15 15:53:23,264]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:23,319]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 8572928 bytes

[2021-09-15 15:53:23,320]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-18 13:57:50,231]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-18 13:57:50,232]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:50,232]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:50,411]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34426880 bytes

[2021-09-18 13:57:50,414]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-18 13:57:50,414]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:52,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 14209024 bytes

[2021-09-18 13:57:52,154]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-18 16:22:32,788]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-18 16:22:32,788]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:32,788]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:32,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34660352 bytes

[2021-09-18 16:22:32,912]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-18 16:22:32,913]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:34,710]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12931072 bytes

[2021-09-18 16:22:34,710]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-22 08:55:21,106]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-22 08:55:21,107]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:21,107]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:21,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34562048 bytes

[2021-09-22 08:55:21,232]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-22 08:55:21,232]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:22,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	Report mapping result:
		klut_size()     :356
		klut.num_gates():323
		max delay       :7
		max area        :323
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :95
		LUT fanins:3	 numbers :111
		LUT fanins:4	 numbers :116
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12357632 bytes

[2021-09-22 08:55:22,137]mapper_test.py:220:[INFO]: area: 323 level: 7
[2021-09-22 11:21:12,927]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-22 11:21:12,928]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:12,928]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:13,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34537472 bytes

[2021-09-22 11:21:13,051]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-22 11:21:13,051]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:14,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12886016 bytes

[2021-09-22 11:21:14,882]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-23 16:39:42,322]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-23 16:39:42,323]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:42,323]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:42,442]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34635776 bytes

[2021-09-23 16:39:42,445]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-23 16:39:42,446]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:44,207]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 13336576 bytes

[2021-09-23 16:39:44,208]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-23 17:03:15,012]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-23 17:03:15,012]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:15,013]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:15,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34492416 bytes

[2021-09-23 17:03:15,137]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-23 17:03:15,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:16,883]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 13160448 bytes

[2021-09-23 17:03:16,884]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-23 18:04:21,129]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-23 18:04:21,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:21,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:21,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34504704 bytes

[2021-09-23 18:04:21,253]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-23 18:04:21,253]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:23,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 13508608 bytes

[2021-09-23 18:04:23,002]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-27 16:31:37,243]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-27 16:31:37,244]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:31:37,244]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:31:37,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34672640 bytes

[2021-09-27 16:31:37,368]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-27 16:31:37,369]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:31:39,091]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 13463552 bytes

[2021-09-27 16:31:39,092]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-27 17:38:24,714]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-27 17:38:24,714]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:24,714]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:24,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34435072 bytes

[2021-09-27 17:38:24,836]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-27 17:38:24,836]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:26,558]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
balancing!
	current map manager:
		current min nodes:508
		current min depth:14
rewriting!
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 13369344 bytes

[2021-09-27 17:38:26,559]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-28 02:04:39,457]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-28 02:04:39,457]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:39,457]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:39,578]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34521088 bytes

[2021-09-28 02:04:39,581]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-28 02:04:39,581]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:41,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 13312000 bytes

[2021-09-28 02:04:41,343]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-28 16:44:22,267]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-28 16:44:22,268]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:22,268]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:22,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34975744 bytes

[2021-09-28 16:44:22,450]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-28 16:44:22,451]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:24,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12890112 bytes

[2021-09-28 16:44:24,187]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-09-28 17:23:21,780]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-09-28 17:23:21,780]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:21,781]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:21,903]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34795520 bytes

[2021-09-28 17:23:21,906]mapper_test.py:156:[INFO]: area: 228 level: 7
[2021-09-28 17:23:21,907]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:23,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 13758464 bytes

[2021-09-28 17:23:23,681]mapper_test.py:220:[INFO]: area: 279 level: 7
[2021-10-09 10:39:35,090]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-09 10:39:35,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:35,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:35,213]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34873344 bytes

[2021-10-09 10:39:35,216]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-09 10:39:35,216]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:35,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 8732672 bytes

[2021-10-09 10:39:35,358]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-09 11:22:12,933]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-09 11:22:12,933]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:12,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:13,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34635776 bytes

[2021-10-09 11:22:13,057]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-09 11:22:13,057]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:13,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 8572928 bytes

[2021-10-09 11:22:13,195]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-09 16:30:08,337]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-09 16:30:08,337]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:08,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:08,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34570240 bytes

[2021-10-09 16:30:08,517]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-09 16:30:08,518]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:09,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 11718656 bytes

[2021-10-09 16:30:09,465]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-09 16:47:18,882]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-09 16:47:18,883]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:18,883]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:19,008]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34537472 bytes

[2021-10-09 16:47:19,011]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-09 16:47:19,011]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:19,891]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 11751424 bytes

[2021-10-09 16:47:19,892]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-12 10:54:20,763]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-12 10:54:20,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:20,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:20,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34672640 bytes

[2021-10-12 10:54:20,897]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-12 10:54:20,897]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:22,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12169216 bytes

[2021-10-12 10:54:22,761]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-12 11:16:15,636]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-12 11:16:15,636]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:15,637]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:15,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34705408 bytes

[2021-10-12 11:16:15,767]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-12 11:16:15,767]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:15,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 8298496 bytes

[2021-10-12 11:16:15,917]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-12 13:29:47,179]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-12 13:29:47,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:47,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:47,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34562048 bytes

[2021-10-12 13:29:47,351]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-12 13:29:47,351]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:49,235]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12349440 bytes

[2021-10-12 13:29:49,236]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-12 15:00:23,746]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-12 15:00:23,746]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:23,747]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:23,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34553856 bytes

[2021-10-12 15:00:23,878]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-12 15:00:23,879]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:25,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12484608 bytes

[2021-10-12 15:00:25,709]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-12 18:45:13,383]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-12 18:45:13,384]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:13,384]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:13,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34590720 bytes

[2021-10-12 18:45:13,557]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-12 18:45:13,557]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:15,398]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12279808 bytes

[2021-10-12 18:45:15,398]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-18 11:38:41,112]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-18 11:38:41,113]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:38:41,113]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:41,282]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34562048 bytes

[2021-10-18 11:38:41,286]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-18 11:38:41,286]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:38:43,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12181504 bytes

[2021-10-18 11:38:43,155]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-18 12:03:09,941]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-18 12:03:09,941]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:09,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:10,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34512896 bytes

[2021-10-18 12:03:10,073]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-18 12:03:10,073]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:10,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 6864896 bytes

[2021-10-18 12:03:10,113]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-19 14:11:07,301]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-19 14:11:07,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:07,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:07,428]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34598912 bytes

[2021-10-19 14:11:07,431]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-19 14:11:07,432]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:07,470]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 6836224 bytes

[2021-10-19 14:11:07,471]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-22 13:30:19,411]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-22 13:30:19,411]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:19,412]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:19,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34603008 bytes

[2021-10-22 13:30:19,540]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-22 13:30:19,540]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:19,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 9678848 bytes

[2021-10-22 13:30:19,720]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-22 13:51:12,577]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-22 13:51:12,578]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:12,578]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:12,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34639872 bytes

[2021-10-22 13:51:12,706]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-22 13:51:12,707]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:12,835]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 9678848 bytes

[2021-10-22 13:51:12,835]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-22 14:01:28,352]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-22 14:01:28,352]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:28,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:28,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34500608 bytes

[2021-10-22 14:01:28,481]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-22 14:01:28,481]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:28,521]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 6717440 bytes

[2021-10-22 14:01:28,522]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-22 14:04:49,128]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-22 14:04:49,128]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:49,129]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:49,254]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34684928 bytes

[2021-10-22 14:04:49,257]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-22 14:04:49,257]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:49,297]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 6823936 bytes

[2021-10-22 14:04:49,297]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-23 13:28:33,857]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-23 13:28:33,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:33,858]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:33,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34521088 bytes

[2021-10-23 13:28:33,984]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-23 13:28:33,984]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:35,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :332
score:100
	Report mapping result:
		klut_size()     :366
		klut.num_gates():333
		max delay       :7
		max area        :332
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :93
		LUT fanins:3	 numbers :101
		LUT fanins:4	 numbers :138
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12316672 bytes

[2021-10-23 13:28:35,789]mapper_test.py:224:[INFO]: area: 333 level: 7
[2021-10-24 17:39:59,024]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-24 17:39:59,025]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:39:59,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:39:59,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34725888 bytes

[2021-10-24 17:39:59,155]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-24 17:39:59,155]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:01,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :332
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12165120 bytes

[2021-10-24 17:40:01,028]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-24 18:00:25,813]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-24 18:00:25,813]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:25,813]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:25,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34557952 bytes

[2021-10-24 18:00:25,942]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-24 18:00:25,942]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:27,806]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
	current map manager:
		current min nodes:508
		current min depth:14
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :278
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :323
score:100
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12144640 bytes

[2021-10-24 18:00:27,807]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-26 10:24:49,218]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-26 10:24:49,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:49,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:49,396]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34824192 bytes

[2021-10-26 10:24:49,399]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-26 10:24:49,399]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:49,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	current map manager:
		current min nodes:508
		current min depth:17
	Report mapping result:
		klut_size()     :310
		klut.num_gates():277
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :120
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 6701056 bytes

[2021-10-26 10:24:49,453]mapper_test.py:224:[INFO]: area: 277 level: 7
[2021-10-26 10:58:05,849]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-26 10:58:05,849]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:05,849]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:05,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34619392 bytes

[2021-10-26 10:58:05,979]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-26 10:58:05,979]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:07,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :310
		klut.num_gates():277
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :120
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12034048 bytes

[2021-10-26 10:58:07,838]mapper_test.py:224:[INFO]: area: 277 level: 7
[2021-10-26 11:19:20,111]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-26 11:19:20,111]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:20,112]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:20,238]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34504704 bytes

[2021-10-26 11:19:20,241]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-26 11:19:20,242]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:22,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :362
		klut.num_gates():329
		max delay       :7
		max area        :332
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :139
		LUT fanins:4	 numbers :128
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12193792 bytes

[2021-10-26 11:19:22,105]mapper_test.py:224:[INFO]: area: 329 level: 7
[2021-10-26 12:17:28,357]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-26 12:17:28,357]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:28,357]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:28,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34230272 bytes

[2021-10-26 12:17:28,487]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-26 12:17:28,487]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:30,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 12046336 bytes

[2021-10-26 12:17:30,299]mapper_test.py:224:[INFO]: area: 279 level: 7
[2021-10-26 14:12:23,708]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-26 14:12:23,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:23,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:23,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34721792 bytes

[2021-10-26 14:12:23,884]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-26 14:12:23,885]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:23,930]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :310
		klut.num_gates():277
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :49
		LUT fanins:3	 numbers :107
		LUT fanins:4	 numbers :120
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 6569984 bytes

[2021-10-26 14:12:23,931]mapper_test.py:224:[INFO]: area: 277 level: 7
[2021-10-29 16:09:28,451]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-10-29 16:09:28,452]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:28,452]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:28,578]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34541568 bytes

[2021-10-29 16:09:28,581]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-10-29 16:09:28,581]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:28,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :390
		klut.num_gates():357
		max delay       :8
		max area        :356
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :135
		LUT fanins:4	 numbers :147
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
Peak memory: 6836224 bytes

[2021-10-29 16:09:28,624]mapper_test.py:224:[INFO]: area: 357 level: 8
[2021-11-03 09:50:50,373]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-03 09:50:50,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:50,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:50,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34476032 bytes

[2021-11-03 09:50:50,506]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-03 09:50:50,507]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:50,575]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :390
		klut.num_gates():357
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :74
		LUT fanins:3	 numbers :135
		LUT fanins:4	 numbers :147
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig_output.v
	Peak memory: 8126464 bytes

[2021-11-03 09:50:50,575]mapper_test.py:226:[INFO]: area: 357 level: 7
[2021-11-03 10:02:56,655]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-03 10:02:56,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:56,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:56,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34840576 bytes

[2021-11-03 10:02:56,809]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-03 10:02:56,810]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:56,874]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :396
		klut.num_gates():363
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :126
		LUT fanins:4	 numbers :160
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig_output.v
	Peak memory: 8130560 bytes

[2021-11-03 10:02:56,875]mapper_test.py:226:[INFO]: area: 363 level: 7
[2021-11-03 13:42:55,979]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-03 13:42:55,980]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:55,980]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:56,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34242560 bytes

[2021-11-03 13:42:56,109]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-03 13:42:56,109]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:56,176]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :396
		klut.num_gates():363
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :126
		LUT fanins:4	 numbers :160
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig_output.v
	Peak memory: 8065024 bytes

[2021-11-03 13:42:56,177]mapper_test.py:226:[INFO]: area: 363 level: 7
[2021-11-03 13:49:11,822]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-03 13:49:11,822]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:11,823]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:11,949]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34725888 bytes

[2021-11-03 13:49:11,952]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-03 13:49:11,952]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:12,020]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :396
		klut.num_gates():363
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :76
		LUT fanins:3	 numbers :126
		LUT fanins:4	 numbers :160
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig_output.v
	Peak memory: 8146944 bytes

[2021-11-03 13:49:12,021]mapper_test.py:226:[INFO]: area: 363 level: 7
[2021-11-04 15:56:03,602]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-04 15:56:03,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:03,603]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:03,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34725888 bytes

[2021-11-04 15:56:03,785]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-04 15:56:03,785]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:03,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
	Report mapping result:
		klut_size()     :308
		klut.num_gates():275
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :129
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig_output.v
	Peak memory: 7843840 bytes

[2021-11-04 15:56:03,891]mapper_test.py:226:[INFO]: area: 275 level: 7
[2021-11-16 12:27:30,421]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-16 12:27:30,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:30,421]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:30,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34426880 bytes

[2021-11-16 12:27:30,552]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-16 12:27:30,552]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:30,597]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.009426 secs
	Report mapping result:
		klut_size()     :308
		klut.num_gates():275
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :129
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 6545408 bytes

[2021-11-16 12:27:30,598]mapper_test.py:228:[INFO]: area: 275 level: 7
[2021-11-16 14:16:25,836]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-16 14:16:25,836]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:25,836]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:26,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34242560 bytes

[2021-11-16 14:16:26,020]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-16 14:16:26,021]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:26,069]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.009028 secs
	Report mapping result:
		klut_size()     :308
		klut.num_gates():275
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :129
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 6553600 bytes

[2021-11-16 14:16:26,069]mapper_test.py:228:[INFO]: area: 275 level: 7
[2021-11-16 14:22:46,146]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-16 14:22:46,146]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:46,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:46,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34836480 bytes

[2021-11-16 14:22:46,328]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-16 14:22:46,328]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:46,396]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.014326 secs
	Report mapping result:
		klut_size()     :308
		klut.num_gates():275
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :48
		LUT fanins:3	 numbers :97
		LUT fanins:4	 numbers :129
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 6733824 bytes

[2021-11-16 14:22:46,396]mapper_test.py:228:[INFO]: area: 275 level: 7
[2021-11-17 16:35:25,607]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-17 16:35:25,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:25,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:25,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34521088 bytes

[2021-11-17 16:35:25,737]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-17 16:35:25,738]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:25,781]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.009745 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 6651904 bytes

[2021-11-17 16:35:25,782]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-18 10:17:54,685]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-18 10:17:54,685]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:54,685]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:54,817]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34504704 bytes

[2021-11-18 10:17:54,820]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-18 10:17:54,820]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:54,873]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.018543 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :279
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 7356416 bytes

[2021-11-18 10:17:54,874]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-23 16:10:45,468]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-23 16:10:45,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:45,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:45,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34537472 bytes

[2021-11-23 16:10:45,600]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-23 16:10:45,600]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:45,680]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.028582 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :279
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 7352320 bytes

[2021-11-23 16:10:45,681]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-23 16:41:43,487]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-23 16:41:43,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:43,488]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:43,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34463744 bytes

[2021-11-23 16:41:43,649]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-23 16:41:43,650]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:43,706]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.019468 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :279
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 7032832 bytes

[2021-11-23 16:41:43,706]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-24 11:38:18,293]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-24 11:38:18,293]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:18,293]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:18,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34516992 bytes

[2021-11-24 11:38:18,421]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-24 11:38:18,421]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:18,455]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.000615 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 6729728 bytes

[2021-11-24 11:38:18,455]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-24 12:01:32,725]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-24 12:01:32,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:32,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:32,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34381824 bytes

[2021-11-24 12:01:32,854]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-24 12:01:32,854]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:32,905]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.000911 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 6795264 bytes

[2021-11-24 12:01:32,906]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-24 12:05:07,705]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-24 12:05:07,705]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:07,706]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:07,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34525184 bytes

[2021-11-24 12:05:07,833]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-24 12:05:07,833]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:07,875]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.009326 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 6766592 bytes

[2021-11-24 12:05:07,875]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-24 12:10:53,151]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-24 12:10:53,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:53,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:53,276]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34516992 bytes

[2021-11-24 12:10:53,279]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-24 12:10:53,279]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:53,315]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00275 secs
	Report mapping result:
		klut_size()     :248
		klut.num_gates():215
		max delay       :11
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 6975488 bytes

[2021-11-24 12:10:53,315]mapper_test.py:228:[INFO]: area: 215 level: 11
[2021-11-24 12:57:06,190]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-24 12:57:06,192]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:06,192]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:06,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34443264 bytes

[2021-11-24 12:57:06,328]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-24 12:57:06,329]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:06,371]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.009282 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 7041024 bytes

[2021-11-24 12:57:06,371]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-24 13:05:25,036]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-24 13:05:25,036]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:25,036]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:25,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34680832 bytes

[2021-11-24 13:05:25,164]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-24 13:05:25,165]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:27,046]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.009195 secs
Mapping time: 0.011044 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 12251136 bytes

[2021-11-24 13:05:27,046]mapper_test.py:228:[INFO]: area: 279 level: 7
[2021-11-24 13:28:44,597]mapper_test.py:79:[INFO]: run case "s1238_comb"
[2021-11-24 13:28:44,597]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:44,597]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:44,765]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     476.  Ch =     0.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     278.0.  Edge =      890.  Cut =     2297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     254.0.  Edge =      883.  Cut =     2237.  T =     0.00 sec
P:  Del =    7.00.  Ar =     242.0.  Edge =      834.  Cut =     2240.  T =     0.00 sec
E:  Del =    7.00.  Ar =     240.0.  Edge =      830.  Cut =     2240.  T =     0.00 sec
F:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
E:  Del =    7.00.  Ar =     234.0.  Edge =      826.  Cut =     1940.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      750.  Cut =     1924.  T =     0.00 sec
A:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
E:  Del =    7.00.  Ar =     227.0.  Edge =      749.  Cut =     1907.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.87 %
Buffer       =        0      0.00 %
Inverter     =        1      0.43 %
And          =       96     41.74 %
Or           =        0      0.00 %
Other        =      131     56.96 %
TOTAL        =      230    100.00 %
Level =    0.  COs =    2.     6.1 %
Level =    1.  COs =    3.    15.2 %
Level =    2.  COs =    5.    30.3 %
Level =    3.  COs =    4.    42.4 %
Level =    4.  COs =    3.    51.5 %
Level =    5.  COs =    2.    57.6 %
Level =    6.  COs =    2.    63.6 %
Level =    7.  COs =   12.   100.0 %
Peak memory: 34807808 bytes

[2021-11-24 13:28:44,767]mapper_test.py:160:[INFO]: area: 228 level: 7
[2021-11-24 13:28:44,768]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:46,593]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.opt.aig
Mapping time: 0.000549 secs
Mapping time: 0.000613 secs
	Report mapping result:
		klut_size()     :312
		klut.num_gates():279
		max delay       :7
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :121
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s1238_comb/s1238_comb.ifpga.v
	Peak memory: 12374016 bytes

[2021-11-24 13:28:46,594]mapper_test.py:228:[INFO]: area: 279 level: 7
