0.7
2020.2
May 22 2024
19:03:11
C:/Users/aksha/Desktop/M-25/VLSI/2025/Project/Verilog/FPGA/project_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/aksha/Desktop/M-25/VLSI/2025/Project/Verilog/main_new.v,1763622214,verilog,,C:/Users/aksha/Desktop/M-25/VLSI/2025/Project/Verilog/tb.v,,cla_adder_5bit;cla_carry;dff;pg_logic,,,,,,,,
C:/Users/aksha/Desktop/M-25/VLSI/2025/Project/Verilog/tb.v,1762965788,verilog,,,,tb_cla_adder_5bit,,,,,,,,
