
---------- Begin Simulation Statistics ----------
final_tick                                59838309000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 289162                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732796                       # Number of bytes of host memory used
host_op_rate                                   292407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   345.83                       # Real time elapsed on the host
host_tick_rate                              173029466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059838                       # Number of seconds simulated
sim_ticks                                 59838309000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122355                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.196766                       # CPI: cycles per instruction
system.cpu.discardedOps                        968213                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3807381                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.835585                       # IPC: instructions per cycle
system.cpu.numCycles                        119676618                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111255     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138347     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383147      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122355                       # Class of committed instruction
system.cpu.tickCycles                       115869237                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10862                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          741                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       130329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       263680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6513648                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5104296                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            345871                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4090936                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4085495                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.866999                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  313207                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          674662                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102863                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           571799                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        34897                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43703201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43703201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43711672                       # number of overall hits
system.cpu.dcache.overall_hits::total        43711672                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       137957                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         137957                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       138181                       # number of overall misses
system.cpu.dcache.overall_misses::total        138181                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2665384000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2665384000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2665384000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2665384000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43841158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43841158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43849853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43849853                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003151                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19320.396935                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19320.396935                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19289.077370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19289.077370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          936                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   187.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       124030                       # number of writebacks
system.cpu.dcache.writebacks::total            124030                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9093                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9093                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9093                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       128864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       128864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       129086                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       129086                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2123272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2123272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2134629000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2134629000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002939                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16476.843804                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16476.843804                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16536.487303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16536.487303                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127039                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37491505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37491505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    421946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    421946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37516201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37516201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17085.600907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17085.600907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          291                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24405                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24405                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    387664500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    387664500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15884.634296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15884.634296                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6211696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6211696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       113261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       113261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2243438000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2243438000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324957                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19807.683139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19807.683139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       104459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       104459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1735607500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1735607500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16615.203094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16615.203094                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8471                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          224                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          224                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8695                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8695                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.025762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          222                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          222                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11357000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11357000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.025532                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.025532                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 51157.657658                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51157.657658                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2024.576513                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43841090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            129087                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            339.624362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2024.576513                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87829457                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87829457                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48869646                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40551715                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265626                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     19659043                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19659043                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19659043                       # number of overall hits
system.cpu.icache.overall_hits::total        19659043                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4278                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4278                       # number of overall misses
system.cpu.icache.overall_misses::total          4278                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200239500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200239500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200239500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200239500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19663321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19663321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19663321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19663321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000218                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000218                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46806.802244                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46806.802244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46806.802244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46806.802244                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3276                       # number of writebacks
system.cpu.icache.writebacks::total              3276                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4278                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4278                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4278                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4278                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    195961500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    195961500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    195961500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    195961500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45806.802244                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45806.802244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45806.802244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45806.802244                       # average overall mshr miss latency
system.cpu.icache.replacements                   3276                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19659043                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19659043                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4278                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4278                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200239500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200239500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19663321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19663321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46806.802244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46806.802244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    195961500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    195961500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45806.802244                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45806.802244                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1000.023717                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19663321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4278                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4596.381720                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1000.023717                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.976586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.976586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          998                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39330920                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39330920                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  59838309000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  101122355                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2089                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               120404                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122493                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2089                       # number of overall hits
system.l2.overall_hits::.cpu.data              120404                       # number of overall hits
system.l2.overall_hits::total                  122493                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2189                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8683                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10872                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2189                       # number of overall misses
system.l2.overall_misses::.cpu.data              8683                       # number of overall misses
system.l2.overall_misses::total                 10872                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    167488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    665077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        832565500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    167488500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    665077000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       832565500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           129087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               133365                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          129087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              133365                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.511688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.067265                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081521                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.511688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.067265                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081521                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76513.704888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76595.301163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76578.872333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76513.704888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76595.301163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76578.872333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10862                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10862                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    145552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    577709500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    723261500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    145552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    577709500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    723261500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.511454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.067195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081446                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.511454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.067195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081446                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66522.851920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66602.432557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66586.402136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66522.851920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66602.432557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66586.402136                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       124030                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           124030                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       124030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       124030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3176                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             97156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 97156                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7303                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    556121500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     556121500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        104459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            104459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.069913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.069913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76149.732986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76149.732986                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    483091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    483091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.069913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.069913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66149.732986                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66149.732986                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    167488500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167488500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.511688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.511688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76513.704888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76513.704888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    145552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    145552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.511454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.511454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66522.851920                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66522.851920                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    108955500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    108955500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.056034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78953.260870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78953.260870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     94618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     94618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.055668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69013.858497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69013.858497                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 10405.207193                       # Cycle average of tags in use
system.l2.tags.total_refs                      262929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10862                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.206316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2171.177022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8234.030171                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.033130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.125641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.158771                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10862                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10862                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.165741                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2114374                       # Number of tag accesses
system.l2.tags.data_accesses                  2114374                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      2188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37073                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10862                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10862                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10862                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  347584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      5.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41774598000                       # Total gap between requests
system.mem_ctrls.avgGap                    3845939.79                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        70016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       277568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1170086.541048477869                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4638633.755509368144                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         8674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56021500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    221993750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25603.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25593.01                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        70016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       277568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        347584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        70016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         8674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10862                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1170087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4638634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          5808720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1170087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1170087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1170087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4638634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5808720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10862                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                74352750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              54310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          278015250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6845.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25595.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9215                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1647                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   422.081360                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   283.531526                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   339.063295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          310     18.82%     18.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          353     21.43%     40.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          151      9.17%     49.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          310     18.82%     68.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           69      4.19%     72.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           63      3.83%     76.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           94      5.71%     81.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           32      1.94%     83.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          265     16.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1647                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                695168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               11.617441                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5819100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3092925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       39469920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4723508400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1733447520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21518165760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   28023503625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.320447                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55925630000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1998100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1914579000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         5940480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3157440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       38084760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4723508400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1861918110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21409980000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   28042589190                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.639399                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55643295000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1998100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2196914000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3559                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7303                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3559                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        21724                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  21724                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       347584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  347584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10862                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10862    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10862                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            12722500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35883750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             28906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       124030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3276                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104459                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4278                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24628                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11832                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       385213                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                397045                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       241728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8099744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8341472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005661                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 132610     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    755      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133365                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59838309000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          195493000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4278499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         129091491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
