
---------- Begin Simulation Statistics ----------
final_tick                               1427657741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258878                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414500                       # Number of bytes of host memory used
host_op_rate                                   442902                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5794.24                       # Real time elapsed on the host
host_tick_rate                               66488857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2566282482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.385253                       # Number of seconds simulated
sim_ticks                                385252633000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       199527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        399039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    153440921                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         4932                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     20419368                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    130858290                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     41914340                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    153440921                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    111526581                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       175726335                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        16944225                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     17229318                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         448571365                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        416279411                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     20419461                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           75086694                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      29784626                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    439326702                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      839678819                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    642375446                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.307147                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.139506                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    368037095     57.29%     57.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     96688891     15.05%     72.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     49103815      7.64%     79.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     44330966      6.90%     86.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     24496001      3.81%     90.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11586748      1.80%     92.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10836483      1.69%     94.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7510821      1.17%     95.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     29784626      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    642375446                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             818338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     10052312                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         836921134                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             123874952                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2112896      0.25%      0.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    650240730     77.44%     77.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6520113      0.78%     78.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1503927      0.18%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           60      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       204480      0.02%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          292      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          577      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123874733     14.75%     93.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54608255      6.50%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          219      0.00%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       612536      0.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    839678818                       # Class of committed instruction
system.switch_cpus.commit.refs              179095743                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             839678818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.541011                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.541011                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      73661863                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1474747403                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        240252178                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         363629026                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       20551784                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      12666201                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           164293970                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                266768                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            64314548                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 36430                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           175726335                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         127733018                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             339362488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       8413255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles     64074428                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1087569231                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles      8035640                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          698                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        41103568                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.228066                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    278736024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     58858565                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.411501                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    710761062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.608234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.367558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        405574135     57.06%     57.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         17538808      2.47%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         13207807      1.86%     61.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         18178804      2.56%     63.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         39425021      5.55%     69.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         28665349      4.03%     73.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         18520607      2.61%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14014192      1.97%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        155636339     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    710761062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1040104                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           211811                       # number of floating regfile writes
system.switch_cpus.idleCycles                59744204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     23340615                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         90042536                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.408617                       # Inst execution rate
system.switch_cpus.iew.exec_refs            244004007                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           64314069                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        59935101                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     192192616                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           15                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1946366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     82760257                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1278993348                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     179689938                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     38167192                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1085346881                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         610629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         12288                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       20551784                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        992056                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3046520                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     12922696                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       244709                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       152038                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        31789                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     68317658                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     27539464                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       152038                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     20358150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2982465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1238173363                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1053259815                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630028                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         780084001                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.366973                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1058919696                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1672000433                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       906153443                       # number of integer regfile writes
system.switch_cpus.ipc                       0.648925                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.648925                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      7818498      0.70%      0.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     852462755     75.87%     76.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6823736      0.61%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1535795      0.14%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           64      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       219618      0.02%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          294      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          600      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    186684306     16.62%     93.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     67350089      5.99%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          322      0.00%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       617997      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1123514075                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          839075                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1689425                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       828660                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       887994                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1114856502                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2977380001                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1052431155                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1717568739                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1278993313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1123514075                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           35                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    439314469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     21280216                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    634659103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    710761062                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.580720                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.665419                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    321988487     45.30%     45.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     66507188      9.36%     54.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     74485291     10.48%     65.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     83084079     11.69%     76.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    164696017     23.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    710761062                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.458152                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           127733131                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   154                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     11198863                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6141721                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    192192616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     82760257                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       455870212                       # number of misc regfile reads
system.switch_cpus.numCycles                770505266                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        65998799                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1077491149                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6299069                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        258601826                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         115613                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        115548                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    3470299976                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1410058229                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1769098346                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         356443078                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          15511                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       20551784                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9165490                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        691607125                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      1095446                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2239054773                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           76                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            5                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          19044151                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1891596341                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2626925331                       # The number of ROB writes
system.switch_cpus.timesIdled                 5928773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          678                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14002085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4118                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27977415                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4119                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             170416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       116288                       # Transaction distribution
system.membus.trans_dist::CleanEvict            83239                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29096                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29096                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        170416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       598551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       598551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 598551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20211200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20211200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20211200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              199512                       # Request fanout histogram
system.membus.reqLayer2.occupancy           911287917                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1078923947                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1427657741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13186238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1447558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     10620870                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2049140                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           729758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          729758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      10620872                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2565367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     31862612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9885377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41747989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1359471360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    296089280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1655560640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201574                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7442496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14176887                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000337                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018367                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14172106     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4780      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14176887                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26013347709                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4942781812                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       15931472168                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     10610905                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      3105579                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13716484                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     10610905                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      3105579                       # number of overall hits
system.l2.overall_hits::total                13716484                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         9966                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       189546                       # number of demand (read+write) misses
system.l2.demand_misses::total                 199512                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         9966                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       189546                       # number of overall misses
system.l2.overall_misses::total                199512                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    806858059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15857059546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16663917605                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    806858059                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15857059546                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16663917605                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     10620871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3295125                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13915996                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     10620871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3295125                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13915996                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.000938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.057523                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.000938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.057523                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014337                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80961.073550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83658.106982                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83523.385085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80961.073550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83658.106982                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83523.385085                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           29336702                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    199512                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     147.042293                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              116288                       # number of writebacks
system.l2.writebacks::total                    116288                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         9966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       189546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199512                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         9966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       189546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           199512                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    707198059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13961599546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14668797605                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    707198059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13961599546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14668797605                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.000938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.057523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.000938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.057523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014337                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70961.073550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73658.106982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73523.385085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70961.073550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73658.106982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73523.385085                       # average overall mshr miss latency
system.l2.replacements                         201573                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1331270                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1331270                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1331270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1331270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10620856                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10620856                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10620856                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10620856                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2038                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2038                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data       700662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                700662                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        29096                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29096                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2247931929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2247931929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       729758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            729758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.039871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.039871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77259.139710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77259.139710                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29096                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29096                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1956971929                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1956971929                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.039871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67259.139710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67259.139710                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     10610905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           10610905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         9966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    806858059                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    806858059                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     10620871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       10620871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.000938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80961.073550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80961.073550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         9966                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9966                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    707198059                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    707198059                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.000938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70961.073550                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70961.073550                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2404917                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2404917                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       160450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          160450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13609127617                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13609127617                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2565367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2565367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.062545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84818.495587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84818.495587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       160450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       160450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12004627617                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12004627617                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.062545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74818.495587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74818.495587                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    13497509                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201573                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.960898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     159.692329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       203.343480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        75.624049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   240.418470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1368.921671                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.077975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.099289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.036926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.117392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.668419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          716                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 222857357                       # Number of tag accesses
system.l2.tags.data_accesses                222857357                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       637824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12130944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12768768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       637824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        637824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7442432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7442432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         9966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       189546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              199512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       116288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             116288                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1655599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     31488283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              33143882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1655599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1655599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19318316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19318316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19318316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1655599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     31488283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52462198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      9966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    187051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001474392500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6687                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6687                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              606995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109641                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      199512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     116288                       # Number of write requests accepted
system.mem_ctrls.readBursts                    199512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   116288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2495                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6893                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2790798303                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  985085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6484867053                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14165.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32915.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    76887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20050                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                199512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               116288                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  197017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       216317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     92.679984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.917966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    70.011721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       152687     70.58%     70.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        57287     26.48%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3503      1.62%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1398      0.65%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          656      0.30%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          348      0.16%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          183      0.08%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          115      0.05%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          140      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       216317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.458950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.004071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.256770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            83      1.24%      1.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           689     10.30%     11.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          1799     26.90%     38.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1989     29.74%     68.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          1309     19.58%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           537      8.03%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           203      3.04%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            55      0.82%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            14      0.21%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             7      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6687                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.382832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.357473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2058     30.78%     30.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      0.34%     31.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4594     68.70%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6687                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12609088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  159680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7439296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12768768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7442432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        32.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        19.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     33.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  385252553500                       # Total gap between requests
system.mem_ctrls.avgGap                    1219925.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       637824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11971264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7439296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1655599.327208232135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 31073801.901828922331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19310175.616632319987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         9966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       189546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       116288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    296821532                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6188045521                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9143589949500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29783.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32646.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  78628834.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    30.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            814823940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            433085400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           743224020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          371042820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30411157920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      83201634030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      77871696480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       193846664610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.167657                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 201596426474                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12864280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 170791926526                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            729693720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            387837615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           663477360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          235724760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30411157920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      81429786750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      79364531040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       193222209165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        501.546758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 205487960726                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12864280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166900392274                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1042405108500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   385252633000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1346119525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    116801204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1462920729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1346119525                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    116801204                       # number of overall hits
system.cpu.icache.overall_hits::total      1462920729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     12087040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     10620872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       22707912                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     12087040                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     10620872                       # number of overall misses
system.cpu.icache.overall_misses::total      22707912                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 149562064372                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 149562064372                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 149562064372                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 149562064372                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358206565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    127422076                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1485628641                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358206565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    127422076                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1485628641                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008899                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.083352                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015285                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008899                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.083352                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015285                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14081.900655                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6586.341552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14081.900655                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6586.341552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    277014498                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          10620872                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.082086                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     22707654                       # number of writebacks
system.cpu.icache.writebacks::total          22707654                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     10620872                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     10620872                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     10620872                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     10620872                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 138941193372                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 138941193372                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 138941193372                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 138941193372                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.083352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.083352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007149                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13081.900749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13081.900749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13081.900749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13081.900749                       # average overall mshr miss latency
system.cpu.icache.replacements               22707654                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1346119525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    116801204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1462920729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     12087040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     10620872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      22707912                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 149562064372                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 149562064372                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358206565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    127422076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1485628641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.083352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14081.900655                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6586.341552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     10620872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     10620872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 138941193372                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 138941193372                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.083352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13081.900749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13081.900749                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.964921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1485329119                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          22707655                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.410943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   185.909557                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    69.055364                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.726209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.269748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2993965193                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2993965193                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    452829314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    201405759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        654235073                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    452829314                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    201405759                       # number of overall hits
system.cpu.dcache.overall_hits::total       654235073                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27827007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3295126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31122133                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27827007                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3295126                       # number of overall misses
system.cpu.dcache.overall_misses::total      31122133                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  57257289309                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57257289309                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  57257289309                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57257289309                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    480656321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    204700885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    685357206                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    480656321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    204700885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    685357206                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.016097                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045410                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.016097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045410                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17376.358084                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  1839.761089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 17376.358084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  1839.761089                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    107905673                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3295126                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.747055                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     26135112                       # number of writebacks
system.cpu.dcache.writebacks::total          26135112                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3295126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3295126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3295126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3295126                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  53962163309                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53962163309                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  53962163309                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53962163309                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004808                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004808                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16376.358084                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16376.358084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16376.358084                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16376.358084                       # average overall mshr miss latency
system.cpu.dcache.replacements               31121876                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    203451724                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    146914723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       350366447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3960680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2565367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6526047                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45734462500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45734462500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    207412404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    149480090                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    356892494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.017162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17827.649026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7007.988527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2565367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2565367                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  43169095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  43169095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16827.649026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16827.649026                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    249377590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54491036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      303868626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     23866327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       729759                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     24596086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11522826809                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11522826809                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    273243917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     55220795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    328464712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.087344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15789.907091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   468.482132                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       729759                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       729759                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10793067809                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10793067809                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013215                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14789.907091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14789.907091                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1427657741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.996750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           685087449                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          31121876                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.013051                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   186.939883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    69.056867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.730234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.269753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1401836544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1401836544                       # Number of data accesses

---------- End Simulation Statistics   ----------
