--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml test_cam.twx test_cam.ncd -o test_cam.twr test_cam.pcf
-ucf camara.ucf

Design file:              test_cam.ncd
Physical constraint file: test_cam.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAM_PCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAM_D0      |   -0.702(R)|      FAST  |    2.462(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D1      |   -0.619(R)|      FAST  |    2.353(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D2      |   -0.573(R)|      FAST  |    2.267(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D3      |   -0.668(R)|      FAST  |    2.427(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D4      |   -0.373(R)|      FAST  |    2.019(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D5      |   -0.735(R)|      FAST  |    2.461(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D6      |   -0.591(R)|      FAST  |    2.316(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_D7      |   -0.585(R)|      FAST  |    2.320(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_HREF    |    0.209(R)|      FAST  |    1.250(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
            |    0.075(F)|      FAST  |    1.740(F)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
CAM_VSYNC   |    0.238(R)|      FAST  |    1.167(R)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
            |    0.059(F)|      FAST  |    1.732(F)|      SLOW  |CAM_PCLK_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.728(R)|      FAST  |    1.350(R)|      SLOW  |clk25M            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<2>    |        13.696(R)|      SLOW  |         4.350(R)|      FAST  |clk25M            |   0.000|
VGA_B<3>    |        13.372(R)|      SLOW  |         4.446(R)|      FAST  |clk25M            |   0.000|
VGA_G<1>    |        13.773(R)|      SLOW  |         4.747(R)|      FAST  |clk25M            |   0.000|
VGA_G<2>    |        13.843(R)|      SLOW  |         4.502(R)|      FAST  |clk25M            |   0.000|
VGA_G<3>    |        14.217(R)|      SLOW  |         4.231(R)|      FAST  |clk25M            |   0.000|
VGA_Hsync_n |        11.023(R)|      SLOW  |         4.074(R)|      FAST  |clk25M            |   0.000|
VGA_R<1>    |        13.652(R)|      SLOW  |         4.571(R)|      FAST  |clk25M            |   0.000|
VGA_R<2>    |        13.242(R)|      SLOW  |         4.574(R)|      FAST  |clk25M            |   0.000|
VGA_R<3>    |        13.772(R)|      SLOW  |         4.325(R)|      FAST  |clk25M            |   0.000|
VGA_Vsync_n |        11.738(R)|      SLOW  |         4.306(R)|      FAST  |clk25M            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CAM_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_PCLK       |    1.143|    2.195|    2.064|    2.375|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_PCLK       |    6.856|    6.962|         |         |
clk            |    7.106|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |CAM_xclk       |    8.319|
---------------+---------------+---------+


Analysis completed Tue Nov 19 11:20:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



