
*** Running vivado
    with args -log design_1_FirAxi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FirAxi_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_FirAxi_0_0.tcl -notrace
Command: synth_design -top design_1_FirAxi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 366.277 ; gain = 85.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_FirAxi_0_0' [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_FirAxi_0_0_1/synth/design_1_FirAxi_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FirAxi_v8_0' declared at 'c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0.vhd:5' bound to instance 'U0' of component 'FirAxi_v8_0' [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_FirAxi_0_0_1/synth/design_1_FirAxi_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'FirAxi_v8_0' [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'FirAxi_v8_0_S00_AXI' declared at 'c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0_S00_AXI.vhd:5' bound to instance 'FirAxi_v8_0_S00_AXI_inst' of component 'FirAxi_v8_0_S00_AXI' [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'FirAxi_v8_0_S00_AXI' [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'FiltroFirAxi_inst' of component 'Filtro_FIR_4in' [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0_S00_AXI.vhd:435]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0_S00_AXI.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0_S00_AXI.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'FirAxi_v8_0_S00_AXI' (1#1) [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'FirAxi_v8_0' (2#1) [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/fff6/hdl/FirAxi_v8_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_FirAxi_0_0' (3#1) [c:/Users/Pract/Desktop/FiltroFir/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_FirAxi_0_0_1/synth/design_1_FirAxi_0_0.vhd:82]
WARNING: [Synth 8-3331] design FirAxi_v8_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FirAxi_v8_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FirAxi_v8_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FirAxi_v8_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FirAxi_v8_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FirAxi_v8_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 416.930 ; gain = 136.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 416.930 ; gain = 136.152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 755.152 ; gain = 0.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 755.152 ; gain = 474.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 755.152 ; gain = 474.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 755.152 ; gain = 474.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 755.152 ; gain = 474.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FirAxi_v8_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_FirAxi_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v8_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/FirAxi_v8_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FirAxi_v8_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/FirAxi_v8_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/FirAxi_v8_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FirAxi_v8_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[9]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[8]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[7]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[6]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[5]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[4]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[3]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[2]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[1]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/slv_reg5_reg[0]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_FirAxi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/FirAxi_v8_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_FirAxi_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 755.152 ; gain = 474.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 755.234 ; gain = 474.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 755.457 ; gain = 474.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 775.898 ; gain = 495.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 775.898 ; gain = 495.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 775.898 ; gain = 495.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 775.898 ; gain = 495.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 775.898 ; gain = 495.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 775.898 ; gain = 495.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 775.898 ; gain = 495.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |Filtro_FIR_4in |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |Filtro_FIR_4in_bbox |     1|
|2     |LUT1                |     1|
|3     |LUT2                |     1|
|4     |LUT3                |     1|
|5     |LUT4                |     7|
|6     |LUT5                |    23|
|7     |LUT6                |    69|
|8     |FDRE                |   222|
|9     |FDSE                |     4|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   339|
|2     |  U0                         |FirAxi_v8_0         |   339|
|3     |    FirAxi_v8_0_S00_AXI_inst |FirAxi_v8_0_S00_AXI |   339|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 775.898 ; gain = 495.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 775.898 ; gain = 156.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 775.898 ; gain = 495.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

37 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 780.094 ; gain = 499.316
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pract/Desktop/FiltroFir/project_2/project_2.runs/design_1_FirAxi_0_0_synth_1/design_1_FirAxi_0_0.dcp' has been generated.
