library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.numeric_std.all;

entity adder_1 is
   port( PC_4,out1_sll : in std_logic_vector(31 downto 0);
         result : out std_logic_vector(31 downto 0));
end adder_1;

architecture behave of adder_1 is
begin
result <= PC_4 + out1_sll;

end behave;