Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 20 17:09:56 2021
| Host         : DESKTOP-LUOLEOF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (5)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Inst_interface_module/Inst_counter/ov_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_output_module/Inst_prescaler/clk_out_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.506        0.000                      0                  116        0.103        0.000                      0                  116        4.020        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.506        0.000                      0                  116        0.103        0.000                      0                  116        4.020        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 5.400ns (63.894%)  route 3.052ns (36.106%))
  Logic Levels:           16  (CARRY4=12 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  Inst_interface_module/Inst_counter/code_i_reg[1]/Q
                         net (fo=2, routed)           0.456     6.226    Inst_interface_module/Inst_counter/code_i[1]
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.882 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.216 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=5, routed)           0.645     7.861    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.303     8.164 r  Inst_interface_module/Inst_counter/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     8.164    Inst_interface_module/Inst_counter/i__carry__0_i_3__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.697 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.814 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.814    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.931 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.931    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.170 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.817    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.118 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.118    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.668 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.782    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.004 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.530    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.829 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.829    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.230 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.230    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.344 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.344    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.615 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.777    13.392    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.373    13.765 r  Inst_interface_module/Inst_counter/code_i[7]_i_1/O
                         net (fo=1, routed)           0.000    13.765    Inst_interface_module/Inst_counter/code_i00_in[7]
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.017    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[7]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.031    15.271    Inst_interface_module/Inst_counter/code_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 5.400ns (63.924%)  route 3.048ns (36.076%))
  Logic Levels:           16  (CARRY4=12 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  Inst_interface_module/Inst_counter/code_i_reg[1]/Q
                         net (fo=2, routed)           0.456     6.226    Inst_interface_module/Inst_counter/code_i[1]
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.882 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.216 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=5, routed)           0.645     7.861    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.303     8.164 r  Inst_interface_module/Inst_counter/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     8.164    Inst_interface_module/Inst_counter/i__carry__0_i_3__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.697 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.814 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.814    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.931 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.931    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.170 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.817    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.118 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.118    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.668 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.782    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.004 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.530    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.829 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.829    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.230 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.230    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.344 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.344    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.615 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.773    13.388    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.373    13.761 r  Inst_interface_module/Inst_counter/code_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000    13.761    Inst_interface_module/Inst_counter/code_i00_in[5]
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.017    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[5]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.029    15.269    Inst_interface_module/Inst_counter/code_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 5.280ns (62.649%)  route 3.148ns (37.351%))
  Logic Levels:           15  (CARRY4=11 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.713     5.316    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  Inst_interface_module/Inst_counter/code_i_reg[5]/Q
                         net (fo=2, routed)           0.592     6.364    Inst_interface_module/Inst_counter/code_i[5]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.020 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.020    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.134    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2/O[1]
                         net (fo=5, routed)           0.646     8.114    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2_n_6
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.303     8.417 r  Inst_interface_module/Inst_counter/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.417    Inst_interface_module/Inst_counter/i__carry__2_i_3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.950 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.950    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.189 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.837    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.138 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.138    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.688 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.024 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.550    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.849 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.849    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.250 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.250    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.364    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.635 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.736    13.371    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.373    13.744 r  Inst_interface_module/Inst_counter/code_i[11]_i_1/O
                         net (fo=1, routed)           0.000    13.744    Inst_interface_module/Inst_counter/code_i00_in[11]
    SLICE_X1Y81          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[11]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDCE (Setup_fdce_C_D)        0.031    15.288    Inst_interface_module/Inst_counter/code_i_reg[11]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 5.280ns (62.679%)  route 3.144ns (37.321%))
  Logic Levels:           15  (CARRY4=11 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.713     5.316    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  Inst_interface_module/Inst_counter/code_i_reg[5]/Q
                         net (fo=2, routed)           0.592     6.364    Inst_interface_module/Inst_counter/code_i[5]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.020 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.020    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.134    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2/O[1]
                         net (fo=5, routed)           0.646     8.114    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2_n_6
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.303     8.417 r  Inst_interface_module/Inst_counter/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.417    Inst_interface_module/Inst_counter/i__carry__2_i_3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.950 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.950    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.189 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.837    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.138 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.138    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.688 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.024 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.550    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.849 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.849    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.250 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.250    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.364    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.635 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.732    13.367    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.373    13.740 r  Inst_interface_module/Inst_counter/code_i[10]_i_1/O
                         net (fo=1, routed)           0.000    13.740    Inst_interface_module/Inst_counter/code_i00_in[10]
    SLICE_X1Y81          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[10]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDCE (Setup_fdce_C_D)        0.029    15.286    Inst_interface_module/Inst_counter/code_i_reg[10]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 5.395ns (63.872%)  route 3.052ns (36.128%))
  Logic Levels:           16  (CARRY4=12 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  Inst_interface_module/Inst_counter/code_i_reg[1]/Q
                         net (fo=2, routed)           0.456     6.226    Inst_interface_module/Inst_counter/code_i[1]
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.882 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.216 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=5, routed)           0.645     7.861    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.303     8.164 r  Inst_interface_module/Inst_counter/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     8.164    Inst_interface_module/Inst_counter/i__carry__0_i_3__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.697 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.814 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.814    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.931 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.931    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.170 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.817    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.118 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.118    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.668 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.782    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.004 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.530    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.829 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.829    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.230 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.230    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.344 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.344    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.615 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.777    13.392    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.368    13.760 r  Inst_interface_module/Inst_counter/code_i[8]_i_1/O
                         net (fo=1, routed)           0.000    13.760    Inst_interface_module/Inst_counter/code_i00_in[8]
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.017    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[8]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.075    15.315    Inst_interface_module/Inst_counter/code_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 5.394ns (63.898%)  route 3.048ns (36.102%))
  Logic Levels:           16  (CARRY4=12 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.711     5.314    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  Inst_interface_module/Inst_counter/code_i_reg[1]/Q
                         net (fo=2, routed)           0.456     6.226    Inst_interface_module/Inst_counter/code_i[1]
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.882 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.216 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=5, routed)           0.645     7.861    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.303     8.164 r  Inst_interface_module/Inst_counter/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000     8.164    Inst_interface_module/Inst_counter/i__carry__0_i_3__4_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.697 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.814 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.814    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.931 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.931    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.170 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.817    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.118 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.118    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.668 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.782 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.782    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.004 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.530    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.829 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.829    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.230 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.230    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.344 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.344    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.615 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.773    13.388    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.367    13.755 r  Inst_interface_module/Inst_counter/code_i[6]_i_1__2/O
                         net (fo=1, routed)           0.000    13.755    Inst_interface_module/Inst_counter/code_i00_in[6]
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.594    15.017    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[6]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)        0.075    15.315    Inst_interface_module/Inst_counter/code_i_reg[6]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 5.275ns (62.627%)  route 3.148ns (37.373%))
  Logic Levels:           15  (CARRY4=11 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.713     5.316    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  Inst_interface_module/Inst_counter/code_i_reg[5]/Q
                         net (fo=2, routed)           0.592     6.364    Inst_interface_module/Inst_counter/code_i[5]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.020 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.020    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.134    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2/O[1]
                         net (fo=5, routed)           0.646     8.114    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2_n_6
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.303     8.417 r  Inst_interface_module/Inst_counter/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.417    Inst_interface_module/Inst_counter/i__carry__2_i_3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.950 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.950    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.189 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.837    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.138 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.138    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.688 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.024 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.550    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.849 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.849    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.250 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.250    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.364    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.635 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.736    13.371    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.368    13.739 r  Inst_interface_module/Inst_counter/code_i[12]_i_1/O
                         net (fo=1, routed)           0.000    13.739    Inst_interface_module/Inst_counter/code_i00_in[12]
    SLICE_X1Y81          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[12]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDCE (Setup_fdce_C_D)        0.075    15.332    Inst_interface_module/Inst_counter/code_i_reg[12]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -13.739    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 5.274ns (62.652%)  route 3.144ns (37.348%))
  Logic Levels:           15  (CARRY4=11 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.713     5.316    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  Inst_interface_module/Inst_counter/code_i_reg[5]/Q
                         net (fo=2, routed)           0.592     6.364    Inst_interface_module/Inst_counter/code_i[5]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.020 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.020    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.134    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2/O[1]
                         net (fo=5, routed)           0.646     8.114    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2_n_6
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.303     8.417 r  Inst_interface_module/Inst_counter/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.417    Inst_interface_module/Inst_counter/i__carry__2_i_3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.950 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.950    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.189 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.837    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.138 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.138    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.688 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.024 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.550    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.849 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.849    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.250 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.250    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.364    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.635 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.732    13.367    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.367    13.734 r  Inst_interface_module/Inst_counter/code_i[9]_i_1/O
                         net (fo=1, routed)           0.000    13.734    Inst_interface_module/Inst_counter/code_i00_in[9]
    SLICE_X1Y81          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.595    15.018    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[9]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDCE (Setup_fdce_C_D)        0.075    15.332    Inst_interface_module/Inst_counter/code_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 5.169ns (61.501%)  route 3.236ns (38.499%))
  Logic Levels:           14  (CARRY4=10 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.713     5.316    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  Inst_interface_module/Inst_counter/code_i_reg[5]/Q
                         net (fo=2, routed)           0.592     6.364    Inst_interface_module/Inst_counter/code_i[5]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.020 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.020    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.134    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2/O[1]
                         net (fo=5, routed)           0.646     8.114    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2_n_6
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.303     8.417 r  Inst_interface_module/Inst_counter/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.417    Inst_interface_module/Inst_counter/i__carry__2_i_3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.950 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.950    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.189 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.837    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.138 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.138    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.688 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.024 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.550    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.849 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.849    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.250 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.250    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.563 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/O[3]
                         net (fo=1, routed)           0.824    13.386    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_4
    SLICE_X1Y82          LUT3 (Prop_lut3_I0_O)        0.334    13.720 r  Inst_interface_module/Inst_counter/code_i[16]_i_1/O
                         net (fo=1, routed)           0.000    13.720    Inst_interface_module/Inst_counter/code_i00_in[16]
    SLICE_X1Y82          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.597    15.020    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[16]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDCE (Setup_fdce_C_D)        0.075    15.334    Inst_interface_module/Inst_counter/code_i_reg[16]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -13.720    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_counter/code_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/code_i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 5.280ns (63.394%)  route 3.049ns (36.606%))
  Logic Levels:           15  (CARRY4=11 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.713     5.316    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  Inst_interface_module/Inst_counter/code_i_reg[5]/Q
                         net (fo=2, routed)           0.592     6.364    Inst_interface_module/Inst_counter/code_i[5]
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.020 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.020    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.134    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2/O[1]
                         net (fo=5, routed)           0.646     8.114    Inst_interface_module/Inst_counter/plusOp_inferred__0/i__carry__2_n_6
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.303     8.417 r  Inst_interface_module/Inst_counter/i__carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.417    Inst_interface_module/Inst_counter/i__carry__2_i_3_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.950 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.950    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.189 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3/O[2]
                         net (fo=9, routed)           0.647     9.837    Inst_interface_module/Inst_counter/code_i0_inferred__1/i__carry__3_n_5
    SLICE_X5Y80          LUT2 (Prop_lut2_I1_O)        0.301    10.138 r  Inst_interface_module/Inst_counter/i___37_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.138    Inst_interface_module/Inst_counter/i___37_carry__0_i_3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.688 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.688    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__0_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.802 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.802    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__1_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.024 f  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2/O[0]
                         net (fo=2, routed)           0.526    11.550    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___37_carry__2_n_7
    SLICE_X3Y81          LUT1 (Prop_lut1_I0_O)        0.299    11.849 r  Inst_interface_module/Inst_counter/i___82_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.849    Inst_interface_module/Inst_counter/i___82_carry__0_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.250 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.250    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.364    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.635 r  Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2/CO[0]
                         net (fo=12, routed)          0.637    13.272    Inst_interface_module/Inst_counter/code_i0_inferred__1/i___82_carry__2_n_3
    SLICE_X1Y82          LUT3 (Prop_lut3_I1_O)        0.373    13.645 r  Inst_interface_module/Inst_counter/code_i[15]_i_1/O
                         net (fo=1, routed)           0.000    13.645    Inst_interface_module/Inst_counter/code_i00_in[15]
    SLICE_X1Y82          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.597    15.020    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  Inst_interface_module/Inst_counter/code_i_reg[15]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDCE (Setup_fdce_C_D)        0.031    15.290    Inst_interface_module/Inst_counter/code_i_reg[15]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  1.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.513    Inst_input_module/Inst_synchrnzr_4/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.161     1.815    Inst_input_module/Inst_synchrnzr_4/sreg_reg_n_0_[0]
    SLICE_X2Y69          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    Inst_input_module/Inst_synchrnzr_4/clk_IBUF_BUFG
    SLICE_X2Y69          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y69          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.712    Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.513    Inst_input_module/Inst_synchrnzr_3/clk_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.218     1.872    Inst_input_module/Inst_synchrnzr_3/sreg_reg_n_0_[0]
    SLICE_X2Y69          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    Inst_input_module/Inst_synchrnzr_3/clk_IBUF_BUFG
    SLICE_X2Y69          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y69          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.638    Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.260%)  route 0.145ns (43.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.511    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/Q
                         net (fo=20, routed)          0.145     1.797    Inst_fsm_module/Inst_FSM_Master/Q[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    Inst_fsm_module/Inst_FSM_Master/next_state__0[2]
    SLICE_X0Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     2.027    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.092     1.603    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.091%)  route 0.146ns (43.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.511    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/Q
                         net (fo=20, routed)          0.146     1.798    Inst_fsm_module/Inst_FSM_Master/Q[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    Inst_fsm_module/Inst_FSM_Master/next_state__0[1]
    SLICE_X0Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     2.027    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.091     1.602    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_output_module/Inst_prescaler/clk_out_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_output_module/Inst_prescaler/clk_out_i_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.595     1.514    Inst_output_module/Inst_prescaler/clk_IBUF_BUFG
    SLICE_X7Y80          FDCE                                         r  Inst_output_module/Inst_prescaler/clk_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Inst_output_module/Inst_prescaler/clk_out_i_reg/Q
                         net (fo=8, routed)           0.168     1.824    Inst_output_module/Inst_prescaler/clk_out_i_reg_0
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.045     1.869 r  Inst_output_module/Inst_prescaler/clk_out_i_i_1/O
                         net (fo=1, routed)           0.000     1.869    Inst_output_module/Inst_prescaler/clk_out_i_i_1_n_0
    SLICE_X7Y80          FDCE                                         r  Inst_output_module/Inst_prescaler/clk_out_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.864     2.029    Inst_output_module/Inst_prescaler/clk_IBUF_BUFG
    SLICE_X7Y80          FDCE                                         r  Inst_output_module/Inst_prescaler/clk_out_i_reg/C
                         clock pessimism             -0.514     1.514    
    SLICE_X7Y80          FDCE (Hold_fdce_C_D)         0.091     1.605    Inst_output_module/Inst_prescaler/clk_out_i_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.570%)  route 0.255ns (64.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.511    Inst_input_module/Inst_synchrnzr_2/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Inst_input_module/Inst_synchrnzr_2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.255     1.908    Inst_input_module/Inst_synchrnzr_2/sreg_reg_n_0_[0]
    SLICE_X2Y69          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    Inst_input_module/Inst_synchrnzr_2/clk_IBUF_BUFG
    SLICE_X2Y69          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y69          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.644    Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Inst_interface_module/Inst_counter/ov_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_counter/ov_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.596     1.515    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  Inst_interface_module/Inst_counter/ov_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_interface_module/Inst_counter/ov_reg/Q
                         net (fo=9, routed)           0.185     1.841    Inst_interface_module/Inst_counter/CLK
    SLICE_X0Y80          LUT5 (Prop_lut5_I4_O)        0.045     1.886 r  Inst_interface_module/Inst_counter/ov_i_1/O
                         net (fo=1, routed)           0.000     1.886    Inst_interface_module/Inst_counter/ov_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  Inst_interface_module/Inst_counter/ov_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    Inst_interface_module/Inst_counter/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  Inst_interface_module/Inst_counter/ov_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.091     1.606    Inst_interface_module/Inst_counter/ov_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_2/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.652%)  route 0.206ns (59.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.513    Inst_input_module/Inst_edgedtctr_2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_input_module/Inst_edgedtctr_2/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_input_module/Inst_edgedtctr_2/sreg_reg[1]/Q
                         net (fo=4, routed)           0.206     1.860    Inst_input_module/Inst_edgedtctr_2/sreg_0[1]
    SLICE_X0Y72          FDRE                                         r  Inst_input_module/Inst_edgedtctr_2/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.864     2.029    Inst_input_module/Inst_edgedtctr_2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  Inst_input_module/Inst_edgedtctr_2/sreg_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.066     1.579    Inst_input_module/Inst_edgedtctr_2/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.135%)  route 0.166ns (52.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.596     1.515    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.148     1.663 r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[0]/Q
                         net (fo=2, routed)           0.166     1.829    Inst_input_module/Inst_edgedtctr_4/sreg[0]
    SLICE_X1Y71          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.865     2.030    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.017     1.544    Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.570%)  route 0.284ns (63.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.513    Inst_input_module/Inst_synchrnzr_1/clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.284     1.962    Inst_input_module/Inst_synchrnzr_1/sreg_reg_n_0_[0]
    SLICE_X2Y69          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.867     2.032    Inst_input_module/Inst_synchrnzr_1/clk_IBUF_BUFG
    SLICE_X2Y69          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y69          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.669    Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y71     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y71     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y67    Inst_fsm_module/Inst_counter_GREEN/code_i_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y67    Inst_fsm_module/Inst_counter_GREEN/code_i_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y66    Inst_fsm_module/Inst_counter_GREEN/code_i_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y67     Inst_fsm_module/Inst_counter_GREEN/code_i_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y68     Inst_fsm_module/Inst_counter_GREEN/code_i_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y73     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y69     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y67    Inst_fsm_module/Inst_counter_GREEN/code_i_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X10Y67    Inst_fsm_module/Inst_counter_GREEN/code_i_reg[1]/C



