<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Exp12-Shift.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DM74LS194.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="DM74LS194.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DM74LS194_DM74LS194_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="DM74LS194_drc.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P2S.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="P2S.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="P2S.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P2S_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="P2S_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="P2S_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P2S_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P2Snew.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="P2Snew.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="P2Snew.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="P2Snew.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="P2Snew.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SN74LS194.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SN74LS194.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SN74LS194.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SN_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SN_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="shift_32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="shift_32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="shift_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="shift_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_32_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_32_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shift_32_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_32_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1607791957" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1607791957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608188641" xil_pn:in_ck="-1266880478254909640" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1608188641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DM_test.v"/>
      <outfile xil_pn:name="MB_DFF.vf"/>
      <outfile xil_pn:name="P2S.v"/>
      <outfile xil_pn:name="P2S_test.v"/>
      <outfile xil_pn:name="P2Snew.v"/>
      <outfile xil_pn:name="SHIFT64.v"/>
      <outfile xil_pn:name="SN74LS194.v"/>
      <outfile xil_pn:name="SN_test.v"/>
      <outfile xil_pn:name="shift_32.v"/>
      <outfile xil_pn:name="shift_32_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1608188881" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="76876415532788657" xil_pn:start_ts="1608188881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608188883" xil_pn:in_ck="6714525507442929701" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-144342830038920859" xil_pn:start_ts="1608188881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DM74LS194.vf"/>
    </transform>
    <transform xil_pn:end_ts="1607877116" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8239963649489762360" xil_pn:start_ts="1607877116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608188644" xil_pn:in_ck="-1739641000178908325" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1608188644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DM74LS194.vf"/>
      <outfile xil_pn:name="DM_test.v"/>
      <outfile xil_pn:name="MB_DFF.vf"/>
      <outfile xil_pn:name="P2S.v"/>
      <outfile xil_pn:name="P2S_test.v"/>
      <outfile xil_pn:name="P2Snew.v"/>
      <outfile xil_pn:name="SHIFT64.v"/>
      <outfile xil_pn:name="SN74LS194.v"/>
      <outfile xil_pn:name="SN_test.v"/>
      <outfile xil_pn:name="shift_32.v"/>
      <outfile xil_pn:name="shift_32_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1608188887" xil_pn:in_ck="-1739641000178908325" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7196740051880836637" xil_pn:start_ts="1608188883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_32_test_beh.prj"/>
      <outfile xil_pn:name="shift_32_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1608188888" xil_pn:in_ck="2659316625946242260" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1777635663923301562" xil_pn:start_ts="1608188887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_32_test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
