Analysis & Synthesis report for Proect_Final
Tue Dec 12 20:18:34 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Final|sound
 10. State Machine - |Final|nstate
 11. State Machine - |Final|cstate
 12. State Machine - |Final|Buzzer:buzzer_inst|current_state
 13. State Machine - |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 21. Source assignments for Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 22. Source assignments for Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 23. Parameter Settings for User Entity Instance: VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0
 26. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 27. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 28. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 29. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 30. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 31. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 32. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 33. Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 34. altpll Parameter Settings by Entity Instance
 35. scfifo Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 37. Port Connectivity Checks: "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 38. Port Connectivity Checks: "Lab7:adc_inst|ADC:ADC_inst"
 39. Port Connectivity Checks: "Lab7:adc_inst"
 40. Port Connectivity Checks: "VGA:vga_inst|VGA_PLL:PLL_inst"
 41. Port Connectivity Checks: "VGA:vga_inst"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 20:18:34 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Proect_Final                                ;
; Top-level Entity Name              ; Final                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,651                                       ;
;     Total combinational functions  ; 1,612                                       ;
;     Dedicated logic registers      ; 647                                         ;
; Total registers                    ; 647                                         ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Final              ; Proect_Final       ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ; Library ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; synthesis/ADC.vhd                                             ; yes             ; User VHDL File               ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/ADC.vhd                                             ; ADC     ;
; synthesis/submodules/ADC_modular_adc_0.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/ADC_modular_adc_0.v                      ; ADC     ;
; synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control.v             ; ADC     ;
; synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; ADC     ;
; synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_fsm.v         ; ADC     ;
; synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; ADC     ;
; synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; ADC     ;
; synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; ADC     ;
; VGA_PLL.vhd                                                   ; yes             ; User Wizard-Generated File   ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA_PLL.vhd                                                   ;         ;
; VGA.vhd                                                       ; yes             ; User VHDL File               ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA.vhd                                                       ;         ;
; random.vhd                                                    ; yes             ; User VHDL File               ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/random.vhd                                                    ;         ;
; Lab7.vhd                                                      ; yes             ; User VHDL File               ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd                                                      ;         ;
; Final.vhd                                                     ; yes             ; User VHDL File               ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd                                                     ;         ;
; buzzer.vhd                                                    ; yes             ; User VHDL File               ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/buzzer.vhd                                                    ;         ;
; brick_pkg.vhd                                                 ; yes             ; User VHDL File               ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/brick_pkg.vhd                                                 ;         ;
; ADC_PLL.vhd                                                   ; yes             ; User Wizard-Generated File   ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/ADC_PLL.vhd                                                   ;         ;
; altpll.tdf                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                        ;         ;
; aglobal181.inc                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                    ;         ;
; stratix_pll.inc                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                   ;         ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                 ;         ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                 ;         ;
; db/vga_pll_altpll.v                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/vga_pll_altpll.v                                           ;         ;
; db/adc_pll_altpll.v                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/adc_pll_altpll.v                                           ;         ;
; altera_std_synchronizer.v                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                         ;         ;
; scfifo.tdf                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                        ;         ;
; a_regfifo.inc                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                     ;         ;
; a_dpfifo.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                      ;         ;
; a_i2fifo.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                      ;         ;
; a_fffifo.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                      ;         ;
; a_f2fifo.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                      ;         ;
; db/scfifo_ds61.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/scfifo_ds61.tdf                                            ;         ;
; db/a_dpfifo_3o41.tdf                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/a_dpfifo_3o41.tdf                                          ;         ;
; db/a_fefifo_c6e.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/a_fefifo_c6e.tdf                                           ;         ;
; db/cntr_337.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/cntr_337.tdf                                               ;         ;
; db/altsyncram_rqn1.tdf                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf                                        ;         ;
; db/cntr_n2b.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/cntr_n2b.tdf                                               ;         ;
+---------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 1,651               ;
;                                             ;                     ;
; Total combinational functions               ; 1612                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 531                 ;
;     -- 3 input functions                    ; 352                 ;
;     -- <=2 input functions                  ; 729                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 1015                ;
;     -- arithmetic mode                      ; 597                 ;
;                                             ;                     ;
; Total registers                             ; 647                 ;
;     -- Dedicated logic registers            ; 647                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 36                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 2                   ;
;     -- PLLs                                 ; 2                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 421                 ;
; Total fan-out                               ; 6602                ;
; Average fan-out                             ; 2.83                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                              ; Entity Name                            ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |Final                                                                       ; 1612 (894)          ; 647 (332)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 36   ; 0            ; 0          ; |Final                                                                                                                                                                                                           ; Final                                  ; work         ;
;    |Buzzer:buzzer_inst|                                                      ; 104 (104)           ; 68 (68)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Buzzer:buzzer_inst                                                                                                                                                                                        ; Buzzer                                 ; work         ;
;    |Lab7:adc_inst|                                                           ; 125 (86)            ; 92 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst                                                                                                                                                                                             ; Lab7                                   ; work         ;
;       |ADC:ADC_inst|                                                         ; 39 (0)              ; 50 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC:ADC_inst                                                                                                                                                                                ; ADC                                    ; adc          ;
;          |ADC_modular_adc_0:modular_adc_0|                                   ; 39 (0)              ; 50 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0                                                                                                                                                ; ADC_modular_adc_0                      ; ADC          ;
;             |altera_modular_adc_control:control_internal|                    ; 39 (0)              ; 50 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; ADC          ;
;                |altera_modular_adc_control_fsm:u_control_fsm|                ; 39 (39)             ; 50 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; ADC          ;
;                   |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; ADC          ;
;                   |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; ADC          ;
;       |ADC_PLL:PLL_inst|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC_PLL:PLL_inst                                                                                                                                                                            ; ADC_PLL                                ; work         ;
;          |altpll:altpll_component|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                    ; altpll                                 ; work         ;
;             |ADC_PLL_altpll:auto_generated|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component|ADC_PLL_altpll:auto_generated                                                                                                                      ; ADC_PLL_altpll                         ; work         ;
;    |VGA:vga_inst|                                                            ; 482 (482)           ; 135 (135)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|VGA:vga_inst                                                                                                                                                                                              ; VGA                                    ; work         ;
;       |VGA_PLL:PLL_inst|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|VGA:vga_inst|VGA_PLL:PLL_inst                                                                                                                                                                             ; VGA_PLL                                ; work         ;
;          |altpll:altpll_component|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                     ; altpll                                 ; work         ;
;             |VGA_PLL_altpll:auto_generated|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component|VGA_PLL_altpll:auto_generated                                                                                                                       ; VGA_PLL_altpll                         ; work         ;
;    |random:rand_inst|                                                        ; 7 (7)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Final|random:rand_inst                                                                                                                                                                                          ; random                                 ; work         ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                     ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                               ; IP Include File                             ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; N/A    ; altera_modular_adc         ; 18.1    ; N/A          ; N/A          ; |Final|Lab7:adc_inst|ADC:ADC_inst                                                                             ; ../../../../../intelFPGA_lite/18.1/ADC.qsys ;
; Altera ; altera_modular_adc_control ; 18.1    ; N/A          ; N/A          ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; ../../../../../intelFPGA_lite/18.1/ADC.qsys ;
; Altera ; ALTPLL                     ; 18.1    ; N/A          ; N/A          ; |Final|Lab7:adc_inst|ADC_PLL:PLL_inst                                                                         ; ADC_PLL.vhd                                 ;
; Altera ; ALTPLL                     ; 18.1    ; N/A          ; N/A          ; |Final|VGA:vga_inst|VGA_PLL:PLL_inst                                                                          ; VGA_PLL.vhd                                 ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Final|sound                                  ;
+-------------+-----------+-------------+-----------+-----------+
; Name        ; sound.DIE ; sound.BREAK ; sound.TOP ; sound.PAD ;
+-------------+-----------+-------------+-----------+-----------+
; sound.PAD   ; 0         ; 0           ; 0         ; 0         ;
; sound.TOP   ; 0         ; 0           ; 1         ; 1         ;
; sound.BREAK ; 0         ; 1           ; 0         ; 1         ;
; sound.DIE   ; 1         ; 0           ; 0         ; 1         ;
+-------------+-----------+-------------+-----------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |Final|nstate                                                    ;
+-------------+-------------+-------------+-------------+------------+-------------+
; Name        ; nstate.PLAY ; nstate.DROP ; nstate.LOSE ; nstate.GEN ; nstate.IDLE ;
+-------------+-------------+-------------+-------------+------------+-------------+
; nstate.IDLE ; 0           ; 0           ; 0           ; 0          ; 0           ;
; nstate.GEN  ; 0           ; 0           ; 0           ; 1          ; 1           ;
; nstate.LOSE ; 0           ; 0           ; 1           ; 0          ; 1           ;
; nstate.DROP ; 0           ; 1           ; 0           ; 0          ; 1           ;
; nstate.PLAY ; 1           ; 0           ; 0           ; 0          ; 1           ;
+-------------+-------------+-------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |Final|cstate                                                    ;
+-------------+-------------+-------------+-------------+------------+-------------+
; Name        ; cstate.PLAY ; cstate.DROP ; cstate.LOSE ; cstate.GEN ; cstate.IDLE ;
+-------------+-------------+-------------+-------------+------------+-------------+
; cstate.IDLE ; 0           ; 0           ; 0           ; 0          ; 0           ;
; cstate.GEN  ; 0           ; 0           ; 0           ; 1          ; 1           ;
; cstate.LOSE ; 0           ; 0           ; 1           ; 0          ; 1           ;
; cstate.DROP ; 0           ; 1           ; 0           ; 0          ; 1           ;
; cstate.PLAY ; 1           ; 0           ; 0           ; 0          ; 1           ;
+-------------+-------------+-------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Final|Buzzer:buzzer_inst|current_state                                      ;
+------------------------+------------------------+-----------------------+--------------------+
; Name                   ; current_state.finished ; current_state.buzzing ; current_state.init ;
+------------------------+------------------------+-----------------------+--------------------+
; current_state.init     ; 0                      ; 0                     ; 0                  ;
; current_state.buzzing  ; 0                      ; 1                     ; 1                  ;
; current_state.finished ; 1                      ; 0                     ; 1                  ;
+------------------------+------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                              ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0,1]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                         ;
; VGA:vga_inst|VGA_R[1,2]                                                                                                                                                                                                                                                                                                                          ; Merged with VGA:vga_inst|VGA_R[0]                                                                                                                                                   ;
; VGA:vga_inst|VGA_G[1]                                                                                                                                                                                                                                                                                                                            ; Merged with VGA:vga_inst|VGA_G[0]                                                                                                                                                   ;
; VGA:vga_inst|VGA_B[1..3]                                                                                                                                                                                                                                                                                                                         ; Merged with VGA:vga_inst|VGA_B[0]                                                                                                                                                   ;
; VGA:vga_inst|VGA_G[2,3]                                                                                                                                                                                                                                                                                                                          ; Merged with VGA:vga_inst|VGA_B[0]                                                                                                                                                   ;
; cbricks_act[4][1]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[4][2]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[4][3]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[5][0]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[5][1]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[5][2]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[5][3]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[6][0]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[6][1]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[6][2]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[6][3]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[7][0]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[7][1]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[7][2]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; cbricks_act[7][3]                                                                                                                                                                                                                                                                                                                                ; Merged with cbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[4][1]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[4][2]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[4][3]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[5][0]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[5][1]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[5][2]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[5][3]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[6][0]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[6][1]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[6][2]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[6][3]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[7][0]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[7][1]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[7][2]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; nbricks_act[7][3]                                                                                                                                                                                                                                                                                                                                ; Merged with nbricks_act[4][0]                                                                                                                                                       ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]                                                                                                                                                                                     ; Merged with Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]            ;
; Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component|ADC_PLL_altpll:auto_generated|pll_lock_sync                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; VGA:vga_inst|dcol[6]                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                         ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                              ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid           ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]                                                                                                                                                                                     ; Merged with Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]            ;
; Total Number of Removed Registers = 105                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts            ; Stuck at GND              ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                               ; due to stuck port data_in ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                                               ;                           ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                               ;                           ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                               ;                           ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                               ;                           ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                               ;                           ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0],                                                                                                                                                                                  ;
;                                                                                                                                                                               ;                           ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                                                   ;
; Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component|ADC_PLL_altpll:auto_generated|pll_lock_sync                                                                            ; Stuck at VCC              ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                ;
;                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1 ; Stuck at GND              ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                       ;
;                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 647   ;
; Number of registers using Synchronous Clear  ; 161   ;
; Number of registers using Synchronous Load   ; 128   ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 201   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; cball_pos[1][31]                        ; 10      ;
; cball_pos[1][0]                         ; 10      ;
; cball_pos[0][31]                        ; 13      ;
; cball_pos[0][0]                         ; 11      ;
; cbricks_act[1][1]                       ; 5       ;
; cbricks_act[1][2]                       ; 5       ;
; cbricks_act[1][0]                       ; 5       ;
; cbricks_act[1][3]                       ; 5       ;
; cbricks_act[2][2]                       ; 5       ;
; cbricks_act[2][1]                       ; 5       ;
; cbricks_act[2][0]                       ; 5       ;
; cbricks_act[2][3]                       ; 5       ;
; cbricks_act[0][2]                       ; 5       ;
; cbricks_act[0][1]                       ; 5       ;
; cbricks_act[0][0]                       ; 5       ;
; cbricks_act[0][3]                       ; 5       ;
; cbricks_act[3][1]                       ; 5       ;
; cbricks_act[3][2]                       ; 5       ;
; cbricks_act[3][0]                       ; 5       ;
; cbricks_act[3][3]                       ; 5       ;
; cbricks_act[4][0]                       ; 4       ;
; nball_pos[1][31]                        ; 1       ;
; nball_pos[1][0]                         ; 1       ;
; nball_pos[0][31]                        ; 1       ;
; nball_pos[0][0]                         ; 1       ;
; nbricks_act[1][1]                       ; 1       ;
; nbricks_act[1][2]                       ; 1       ;
; nbricks_act[1][0]                       ; 1       ;
; nbricks_act[1][3]                       ; 1       ;
; nbricks_act[2][2]                       ; 1       ;
; nbricks_act[2][1]                       ; 1       ;
; nbricks_act[2][0]                       ; 1       ;
; nbricks_act[2][3]                       ; 1       ;
; nbricks_act[0][2]                       ; 1       ;
; nbricks_act[0][1]                       ; 1       ;
; nbricks_act[0][0]                       ; 1       ;
; nbricks_act[0][3]                       ; 1       ;
; nbricks_act[3][1]                       ; 1       ;
; nbricks_act[3][2]                       ; 1       ;
; nbricks_act[3][0]                       ; 1       ;
; nbricks_act[3][3]                       ; 1       ;
; nbricks_act[4][0]                       ; 1       ;
; random:rand_inst|LFSR[8]                ; 4       ;
; random:rand_inst|LFSR[2]                ; 3       ;
; random:rand_inst|LFSR[5]                ; 4       ;
; random:rand_inst|LFSR[7]                ; 4       ;
; Total number of inverted registers = 46 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Final|Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Final|VGA:vga_inst|row_count[0]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Final|Lab7:adc_inst|adc_sample_data[10]                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Final|count[10]                                                                                                                                                        ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Final|VGA:vga_inst|row[3]                                                                                                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Final|Lab7:adc_inst|count[13]                                                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Final|Buzzer:buzzer_inst|buzz_count[18]                                                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Final|VGA:vga_inst|VGA_B[0]                                                                                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Final|nball_pos[1][5]                                                                                                                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Final|nball_pos[1][1]                                                                                                                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |Final|nball_pos[0][8]                                                                                                                                                  ;
; 13:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |Final|Buzzer:buzzer_inst|count[29]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Final|Mux32                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Final|paddle_pos[0][7]                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Final|nbricks_act                                                                                                                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Final|nball_pos                                                                                                                                                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |Final|nball_pos                                                                                                                                                        ;
; 7:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; No         ; |Final|nx_vel                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |Final|sound                                                                                                                                                            ;
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; No         ; |Final|ny_vel                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------------------+
; Parameter Name                ; Value                     ; Type                                   ;
+-------------------------------+---------------------------+----------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGA_PLL ; Untyped                                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                ;
; LOCK_HIGH                     ; 1                         ; Untyped                                ;
; LOCK_LOW                      ; 1                         ; Untyped                                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                ;
; SKIP_VCO                      ; OFF                       ; Untyped                                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                ;
; BANDWIDTH                     ; 0                         ; Untyped                                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                ;
; VCO_MIN                       ; 0                         ; Untyped                                ;
; VCO_MAX                       ; 0                         ; Untyped                                ;
; VCO_CENTER                    ; 0                         ; Untyped                                ;
; PFD_MIN                       ; 0                         ; Untyped                                ;
; PFD_MAX                       ; 0                         ; Untyped                                ;
; M_INITIAL                     ; 0                         ; Untyped                                ;
; M                             ; 0                         ; Untyped                                ;
; N                             ; 1                         ; Untyped                                ;
; M2                            ; 1                         ; Untyped                                ;
; N2                            ; 1                         ; Untyped                                ;
; SS                            ; 1                         ; Untyped                                ;
; C0_HIGH                       ; 0                         ; Untyped                                ;
; C1_HIGH                       ; 0                         ; Untyped                                ;
; C2_HIGH                       ; 0                         ; Untyped                                ;
; C3_HIGH                       ; 0                         ; Untyped                                ;
; C4_HIGH                       ; 0                         ; Untyped                                ;
; C5_HIGH                       ; 0                         ; Untyped                                ;
; C6_HIGH                       ; 0                         ; Untyped                                ;
; C7_HIGH                       ; 0                         ; Untyped                                ;
; C8_HIGH                       ; 0                         ; Untyped                                ;
; C9_HIGH                       ; 0                         ; Untyped                                ;
; C0_LOW                        ; 0                         ; Untyped                                ;
; C1_LOW                        ; 0                         ; Untyped                                ;
; C2_LOW                        ; 0                         ; Untyped                                ;
; C3_LOW                        ; 0                         ; Untyped                                ;
; C4_LOW                        ; 0                         ; Untyped                                ;
; C5_LOW                        ; 0                         ; Untyped                                ;
; C6_LOW                        ; 0                         ; Untyped                                ;
; C7_LOW                        ; 0                         ; Untyped                                ;
; C8_LOW                        ; 0                         ; Untyped                                ;
; C9_LOW                        ; 0                         ; Untyped                                ;
; C0_INITIAL                    ; 0                         ; Untyped                                ;
; C1_INITIAL                    ; 0                         ; Untyped                                ;
; C2_INITIAL                    ; 0                         ; Untyped                                ;
; C3_INITIAL                    ; 0                         ; Untyped                                ;
; C4_INITIAL                    ; 0                         ; Untyped                                ;
; C5_INITIAL                    ; 0                         ; Untyped                                ;
; C6_INITIAL                    ; 0                         ; Untyped                                ;
; C7_INITIAL                    ; 0                         ; Untyped                                ;
; C8_INITIAL                    ; 0                         ; Untyped                                ;
; C9_INITIAL                    ; 0                         ; Untyped                                ;
; C0_MODE                       ; BYPASS                    ; Untyped                                ;
; C1_MODE                       ; BYPASS                    ; Untyped                                ;
; C2_MODE                       ; BYPASS                    ; Untyped                                ;
; C3_MODE                       ; BYPASS                    ; Untyped                                ;
; C4_MODE                       ; BYPASS                    ; Untyped                                ;
; C5_MODE                       ; BYPASS                    ; Untyped                                ;
; C6_MODE                       ; BYPASS                    ; Untyped                                ;
; C7_MODE                       ; BYPASS                    ; Untyped                                ;
; C8_MODE                       ; BYPASS                    ; Untyped                                ;
; C9_MODE                       ; BYPASS                    ; Untyped                                ;
; C0_PH                         ; 0                         ; Untyped                                ;
; C1_PH                         ; 0                         ; Untyped                                ;
; C2_PH                         ; 0                         ; Untyped                                ;
; C3_PH                         ; 0                         ; Untyped                                ;
; C4_PH                         ; 0                         ; Untyped                                ;
; C5_PH                         ; 0                         ; Untyped                                ;
; C6_PH                         ; 0                         ; Untyped                                ;
; C7_PH                         ; 0                         ; Untyped                                ;
; C8_PH                         ; 0                         ; Untyped                                ;
; C9_PH                         ; 0                         ; Untyped                                ;
; L0_HIGH                       ; 1                         ; Untyped                                ;
; L1_HIGH                       ; 1                         ; Untyped                                ;
; G0_HIGH                       ; 1                         ; Untyped                                ;
; G1_HIGH                       ; 1                         ; Untyped                                ;
; G2_HIGH                       ; 1                         ; Untyped                                ;
; G3_HIGH                       ; 1                         ; Untyped                                ;
; E0_HIGH                       ; 1                         ; Untyped                                ;
; E1_HIGH                       ; 1                         ; Untyped                                ;
; E2_HIGH                       ; 1                         ; Untyped                                ;
; E3_HIGH                       ; 1                         ; Untyped                                ;
; L0_LOW                        ; 1                         ; Untyped                                ;
; L1_LOW                        ; 1                         ; Untyped                                ;
; G0_LOW                        ; 1                         ; Untyped                                ;
; G1_LOW                        ; 1                         ; Untyped                                ;
; G2_LOW                        ; 1                         ; Untyped                                ;
; G3_LOW                        ; 1                         ; Untyped                                ;
; E0_LOW                        ; 1                         ; Untyped                                ;
; E1_LOW                        ; 1                         ; Untyped                                ;
; E2_LOW                        ; 1                         ; Untyped                                ;
; E3_LOW                        ; 1                         ; Untyped                                ;
; L0_INITIAL                    ; 1                         ; Untyped                                ;
; L1_INITIAL                    ; 1                         ; Untyped                                ;
; G0_INITIAL                    ; 1                         ; Untyped                                ;
; G1_INITIAL                    ; 1                         ; Untyped                                ;
; G2_INITIAL                    ; 1                         ; Untyped                                ;
; G3_INITIAL                    ; 1                         ; Untyped                                ;
; E0_INITIAL                    ; 1                         ; Untyped                                ;
; E1_INITIAL                    ; 1                         ; Untyped                                ;
; E2_INITIAL                    ; 1                         ; Untyped                                ;
; E3_INITIAL                    ; 1                         ; Untyped                                ;
; L0_MODE                       ; BYPASS                    ; Untyped                                ;
; L1_MODE                       ; BYPASS                    ; Untyped                                ;
; G0_MODE                       ; BYPASS                    ; Untyped                                ;
; G1_MODE                       ; BYPASS                    ; Untyped                                ;
; G2_MODE                       ; BYPASS                    ; Untyped                                ;
; G3_MODE                       ; BYPASS                    ; Untyped                                ;
; E0_MODE                       ; BYPASS                    ; Untyped                                ;
; E1_MODE                       ; BYPASS                    ; Untyped                                ;
; E2_MODE                       ; BYPASS                    ; Untyped                                ;
; E3_MODE                       ; BYPASS                    ; Untyped                                ;
; L0_PH                         ; 0                         ; Untyped                                ;
; L1_PH                         ; 0                         ; Untyped                                ;
; G0_PH                         ; 0                         ; Untyped                                ;
; G1_PH                         ; 0                         ; Untyped                                ;
; G2_PH                         ; 0                         ; Untyped                                ;
; G3_PH                         ; 0                         ; Untyped                                ;
; E0_PH                         ; 0                         ; Untyped                                ;
; E1_PH                         ; 0                         ; Untyped                                ;
; E2_PH                         ; 0                         ; Untyped                                ;
; E3_PH                         ; 0                         ; Untyped                                ;
; M_PH                          ; 0                         ; Untyped                                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                ;
; CBXI_PARAMETER                ; VGA_PLL_altpll            ; Untyped                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                         ;
+-------------------------------+---------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------------+
; Parameter Name                ; Value                     ; Type                                    ;
+-------------------------------+---------------------------+-----------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ADC_PLL ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 100000                    ; Signed Integer                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                                 ;
; LOCK_LOW                      ; 1                         ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                 ;
; BANDWIDTH                     ; 0                         ; Untyped                                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                 ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                 ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                 ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                 ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                 ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                 ;
; VCO_MIN                       ; 0                         ; Untyped                                 ;
; VCO_MAX                       ; 0                         ; Untyped                                 ;
; VCO_CENTER                    ; 0                         ; Untyped                                 ;
; PFD_MIN                       ; 0                         ; Untyped                                 ;
; PFD_MAX                       ; 0                         ; Untyped                                 ;
; M_INITIAL                     ; 0                         ; Untyped                                 ;
; M                             ; 0                         ; Untyped                                 ;
; N                             ; 1                         ; Untyped                                 ;
; M2                            ; 1                         ; Untyped                                 ;
; N2                            ; 1                         ; Untyped                                 ;
; SS                            ; 1                         ; Untyped                                 ;
; C0_HIGH                       ; 0                         ; Untyped                                 ;
; C1_HIGH                       ; 0                         ; Untyped                                 ;
; C2_HIGH                       ; 0                         ; Untyped                                 ;
; C3_HIGH                       ; 0                         ; Untyped                                 ;
; C4_HIGH                       ; 0                         ; Untyped                                 ;
; C5_HIGH                       ; 0                         ; Untyped                                 ;
; C6_HIGH                       ; 0                         ; Untyped                                 ;
; C7_HIGH                       ; 0                         ; Untyped                                 ;
; C8_HIGH                       ; 0                         ; Untyped                                 ;
; C9_HIGH                       ; 0                         ; Untyped                                 ;
; C0_LOW                        ; 0                         ; Untyped                                 ;
; C1_LOW                        ; 0                         ; Untyped                                 ;
; C2_LOW                        ; 0                         ; Untyped                                 ;
; C3_LOW                        ; 0                         ; Untyped                                 ;
; C4_LOW                        ; 0                         ; Untyped                                 ;
; C5_LOW                        ; 0                         ; Untyped                                 ;
; C6_LOW                        ; 0                         ; Untyped                                 ;
; C7_LOW                        ; 0                         ; Untyped                                 ;
; C8_LOW                        ; 0                         ; Untyped                                 ;
; C9_LOW                        ; 0                         ; Untyped                                 ;
; C0_INITIAL                    ; 0                         ; Untyped                                 ;
; C1_INITIAL                    ; 0                         ; Untyped                                 ;
; C2_INITIAL                    ; 0                         ; Untyped                                 ;
; C3_INITIAL                    ; 0                         ; Untyped                                 ;
; C4_INITIAL                    ; 0                         ; Untyped                                 ;
; C5_INITIAL                    ; 0                         ; Untyped                                 ;
; C6_INITIAL                    ; 0                         ; Untyped                                 ;
; C7_INITIAL                    ; 0                         ; Untyped                                 ;
; C8_INITIAL                    ; 0                         ; Untyped                                 ;
; C9_INITIAL                    ; 0                         ; Untyped                                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                                 ;
; C0_PH                         ; 0                         ; Untyped                                 ;
; C1_PH                         ; 0                         ; Untyped                                 ;
; C2_PH                         ; 0                         ; Untyped                                 ;
; C3_PH                         ; 0                         ; Untyped                                 ;
; C4_PH                         ; 0                         ; Untyped                                 ;
; C5_PH                         ; 0                         ; Untyped                                 ;
; C6_PH                         ; 0                         ; Untyped                                 ;
; C7_PH                         ; 0                         ; Untyped                                 ;
; C8_PH                         ; 0                         ; Untyped                                 ;
; C9_PH                         ; 0                         ; Untyped                                 ;
; L0_HIGH                       ; 1                         ; Untyped                                 ;
; L1_HIGH                       ; 1                         ; Untyped                                 ;
; G0_HIGH                       ; 1                         ; Untyped                                 ;
; G1_HIGH                       ; 1                         ; Untyped                                 ;
; G2_HIGH                       ; 1                         ; Untyped                                 ;
; G3_HIGH                       ; 1                         ; Untyped                                 ;
; E0_HIGH                       ; 1                         ; Untyped                                 ;
; E1_HIGH                       ; 1                         ; Untyped                                 ;
; E2_HIGH                       ; 1                         ; Untyped                                 ;
; E3_HIGH                       ; 1                         ; Untyped                                 ;
; L0_LOW                        ; 1                         ; Untyped                                 ;
; L1_LOW                        ; 1                         ; Untyped                                 ;
; G0_LOW                        ; 1                         ; Untyped                                 ;
; G1_LOW                        ; 1                         ; Untyped                                 ;
; G2_LOW                        ; 1                         ; Untyped                                 ;
; G3_LOW                        ; 1                         ; Untyped                                 ;
; E0_LOW                        ; 1                         ; Untyped                                 ;
; E1_LOW                        ; 1                         ; Untyped                                 ;
; E2_LOW                        ; 1                         ; Untyped                                 ;
; E3_LOW                        ; 1                         ; Untyped                                 ;
; L0_INITIAL                    ; 1                         ; Untyped                                 ;
; L1_INITIAL                    ; 1                         ; Untyped                                 ;
; G0_INITIAL                    ; 1                         ; Untyped                                 ;
; G1_INITIAL                    ; 1                         ; Untyped                                 ;
; G2_INITIAL                    ; 1                         ; Untyped                                 ;
; G3_INITIAL                    ; 1                         ; Untyped                                 ;
; E0_INITIAL                    ; 1                         ; Untyped                                 ;
; E1_INITIAL                    ; 1                         ; Untyped                                 ;
; E2_INITIAL                    ; 1                         ; Untyped                                 ;
; E3_INITIAL                    ; 1                         ; Untyped                                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                                 ;
; L0_PH                         ; 0                         ; Untyped                                 ;
; L1_PH                         ; 0                         ; Untyped                                 ;
; G0_PH                         ; 0                         ; Untyped                                 ;
; G1_PH                         ; 0                         ; Untyped                                 ;
; G2_PH                         ; 0                         ; Untyped                                 ;
; G3_PH                         ; 0                         ; Untyped                                 ;
; E0_PH                         ; 0                         ; Untyped                                 ;
; E1_PH                         ; 0                         ; Untyped                                 ;
; E2_PH                         ; 0                         ; Untyped                                 ;
; E3_PH                         ; 0                         ; Untyped                                 ;
; M_PH                          ; 0                         ; Untyped                                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                 ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                 ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                 ;
; CBXI_PARAMETER                ; ADC_PLL_altpll            ; Untyped                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                 ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                          ;
+-------------------------------+---------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+-------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                            ;
; refsel                          ; 1     ; Signed Integer                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                            ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                            ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                    ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                             ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                     ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                      ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                      ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                      ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                      ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                      ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                      ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                      ;
; simfilename_ch0                 ;       ; String                                                                                                                                              ;
; simfilename_ch1                 ;       ; String                                                                                                                                              ;
; simfilename_ch2                 ;       ; String                                                                                                                                              ;
; simfilename_ch3                 ;       ; String                                                                                                                                              ;
; simfilename_ch4                 ;       ; String                                                                                                                                              ;
; simfilename_ch5                 ;       ; String                                                                                                                                              ;
; simfilename_ch6                 ;       ; String                                                                                                                                              ;
; simfilename_ch7                 ;       ; String                                                                                                                                              ;
; simfilename_ch8                 ;       ; String                                                                                                                                              ;
; simfilename_ch9                 ;       ; String                                                                                                                                              ;
; simfilename_ch10                ;       ; String                                                                                                                                              ;
; simfilename_ch11                ;       ; String                                                                                                                                              ;
; simfilename_ch12                ;       ; String                                                                                                                                              ;
; simfilename_ch13                ;       ; String                                                                                                                                              ;
; simfilename_ch14                ;       ; String                                                                                                                                              ;
; simfilename_ch15                ;       ; String                                                                                                                                              ;
; simfilename_ch16                ;       ; String                                                                                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                      ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                            ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                         ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                               ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                               ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                               ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                               ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                                                               ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                       ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                               ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                                                                                                               ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                               ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                               ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                               ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                       ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                       ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 2                                                      ;
; Entity Instance               ; VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
; Entity Instance               ; Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                             ;
; Entity Instance            ; Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                  ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7:adc_inst|ADC:ADC_inst"                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; command_channel[4..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; command_channel[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; command_channel[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_sink_reset_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; response_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7:adc_inst"                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:vga_inst|VGA_PLL:PLL_inst"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:vga_inst"                                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; paddle_pos[0][31..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; paddle_pos[1][8..6]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; paddle_pos[1][4..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; paddle_pos[1][31..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; paddle_pos[1][2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; paddle_pos[1][5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; paddle_pos[1][0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; row_count_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; col_count_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 647                         ;
;     ENA               ; 82                          ;
;     ENA CLR           ; 20                          ;
;     ENA SCLR          ; 99                          ;
;     SCLR SLD          ; 62                          ;
;     SLD               ; 66                          ;
;     plain             ; 318                         ;
; cycloneiii_lcell_comb ; 1612                        ;
;     arith             ; 597                         ;
;         2 data inputs ; 365                         ;
;         3 data inputs ; 232                         ;
;     normal            ; 1015                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 340                         ;
;         3 data inputs ; 120                         ;
;         4 data inputs ; 531                         ;
; cycloneiii_pll        ; 2                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 11.60                       ;
; Average LUT depth     ; 5.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 12 20:18:19 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proect_Final -c Proect_Final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file synthesis/adc.vhd
    Info (12022): Found design unit 1: ADC-rtl File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/ADC.vhd Line: 28
    Info (12023): Found entity 1: ADC File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/ADC.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/adc_modular_adc_0.v
    Info (12023): Found entity 1: ADC_modular_adc_0 File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/ADC_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll.vhd
    Info (12022): Found design unit 1: vga_pll-SYN File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA_PLL.vhd Line: 53
    Info (12023): Found entity 1: VGA_PLL File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA_PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-behavioral File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA.vhd Line: 26
    Info (12023): Found entity 1: VGA File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file random.vhd
    Info (12022): Found design unit 1: random-behavioral File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/random.vhd Line: 15
    Info (12023): Found entity 1: random File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/random.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lab7.vhd
    Info (12022): Found design unit 1: Lab7-behavioral File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 15
    Info (12023): Found entity 1: Lab7 File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file final.vhd
    Info (12022): Found design unit 1: Final-behavioral File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 27
    Info (12023): Found entity 1: Final File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file buzzer.vhd
    Info (12022): Found design unit 1: Buzzer-behavioral File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/buzzer.vhd Line: 89
    Info (12023): Found entity 1: Buzzer File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/buzzer.vhd Line: 80
Info (12021): Found 1 design units, including 0 entities, in source file brick_pkg.vhd
    Info (12022): Found design unit 1: brick_pkg File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/brick_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file adc_pll.vhd
    Info (12022): Found design unit 1: adc_pll-SYN File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/ADC_PLL.vhd Line: 53
    Info (12023): Found entity 1: ADC_PLL File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/ADC_PLL.vhd Line: 42
Info (12127): Elaborating entity "Final" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Final.vhd(35): object "cbricks" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 35
Warning (10540): VHDL Signal Declaration warning at Final.vhd(35): used explicit default value for signal "nbricks" because signal was never assigned a value File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at Final.vhd(37): object "row_count" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Final.vhd(38): object "col_count" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 38
Warning (10492): VHDL Process Statement warning at Final.vhd(331): signal "temp_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 331
Warning (10492): VHDL Process Statement warning at Final.vhd(335): signal "temp_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 335
Warning (10492): VHDL Process Statement warning at Final.vhd(337): signal "temp_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 337
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:vga_inst" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 98
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(27): used implicit default value for signal "areset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at VGA.vhd(27): object "locked" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA.vhd Line: 27
Info (12128): Elaborating entity "VGA_PLL" for hierarchy "VGA:vga_inst|VGA_PLL:PLL_inst" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA.vhd Line: 49
Info (12128): Elaborating entity "altpll" for hierarchy "VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA_PLL.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA_PLL.vhd Line: 140
Info (12133): Instantiated megafunction "VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/VGA_PLL.vhd Line: 140
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v
    Info (12023): Found entity 1: VGA_PLL_altpll File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/vga_pll_altpll.v Line: 30
Info (12128): Elaborating entity "VGA_PLL_altpll" for hierarchy "VGA:vga_inst|VGA_PLL:PLL_inst|altpll:altpll_component|VGA_PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Lab7" for hierarchy "Lab7:adc_inst" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 115
Warning (10036): Verilog HDL or VHDL warning at Lab7.vhd(16): object "command_ready" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 16
Warning (10036): Verilog HDL or VHDL warning at Lab7.vhd(16): object "response_startofpacket" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 16
Warning (10036): Verilog HDL or VHDL warning at Lab7.vhd(16): object "response_endofpacket" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 16
Warning (10036): Verilog HDL or VHDL warning at Lab7.vhd(17): object "response_channel" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at Lab7.vhd(22): used implicit default value for signal "areset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 22
Info (12128): Elaborating entity "ADC_PLL" for hierarchy "Lab7:adc_inst|ADC_PLL:PLL_inst" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 56
Info (12128): Elaborating entity "altpll" for hierarchy "Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/ADC_PLL.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/ADC_PLL.vhd Line: 140
Info (12133): Instantiated megafunction "Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/ADC_PLL.vhd Line: 140
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ADC_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/adc_pll_altpll.v
    Info (12023): Found entity 1: ADC_PLL_altpll File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/adc_pll_altpll.v Line: 30
Info (12128): Elaborating entity "ADC_PLL_altpll" for hierarchy "Lab7:adc_inst|ADC_PLL:PLL_inst|altpll:altpll_component|ADC_PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ADC" for hierarchy "Lab7:adc_inst|ADC:ADC_inst" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Lab7.vhd Line: 63
Info (12128): Elaborating entity "ADC_modular_adc_0" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/ADC.vhd Line: 53
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/ADC_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/a_dpfifo_3o41.tdf Line: 42
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "random" for hierarchy "random:rand_inst" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 125
Warning (10492): VHDL Process Statement warning at random.vhd(28): signal "START" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/random.vhd Line: 28
Info (12128): Elaborating entity "Buzzer" for hierarchy "Buzzer:buzzer_inst" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 134
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "Lab7:adc_inst|ADC:ADC_inst|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/db/altsyncram_rqn1.tdf Line: 369
Info (13000): Registers with preset signals will power-up high File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/random.vhd Line: 27
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Proect_Final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ARDUINO_IO[0]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[1]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[2]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[3]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[4]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[5]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[6]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[7]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[8]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[9]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[10]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[11]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[12]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[13]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[14]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_IO[15]" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 20
    Warning (15610): No output dependent on input pin "ARDUINO_RESET_N" File: C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Final.vhd Line: 21
Info (21057): Implemented 1757 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 1718 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Tue Dec 12 20:18:34 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Todd/Documents/School/Fall23/Reconfigurable/Final/Proect_Final.map.smsg.


