// Seed: 1741557534
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_12;
  assign id_6 = id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    _id_1,
    id_2
);
  input wire id_2;
  inout wire _id_1;
  logic [7:0] id_3, id_4;
  logic id_5;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_4[1] = id_3;
  wire [-1 : id_1  ==  -1] id_6;
  assign id_1 = (id_2);
  wire id_7;
endmodule
