TimeQuest Timing Analyzer report for minimig_poseidon-ep4cgx150
Thu Feb 06 18:09:58 2025
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'spi_clk'
 17. Slow 1200mV 85C Model Recovery: 'spi_clk'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'spi_clk'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'spi_clk'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'spi_clk'
 32. Slow 1200mV 0C Model Recovery: 'spi_clk'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'spi_clk'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'spi_clk'
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Hold: 'spi_clk'
 46. Fast 1200mV 0C Model Recovery: 'spi_clk'
 47. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'spi_clk'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; minimig_poseidon-ep4cgx150                          ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX150DF27I7                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.8%      ;
;     Processor 3            ;   6.5%      ;
;     Processor 4            ;   6.4%      ;
;     Processors 5-8         ;   6.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; SDC File List                                                       ;
+---------------------------------+--------+--------------------------+
; SDC File Path                   ; Status ; Read at                  ;
+---------------------------------+--------+--------------------------+
; ../mist/minimig_mist.sdc        ; OK     ; Thu Feb 06 18:09:51 2025 ;
; ../mist/minimig_mist_sdram2.sdc ; OK     ; Thu Feb 06 18:09:51 2025 ;
+---------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; pll_in_clk          ; Base ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_27[0] }         ;
; spi_clk             ; Base ; 41.666  ; 24.0 MHz  ; 20.800 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SPI_SCK }             ;
+---------------------+------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 49.32 MHz  ; 49.32 MHz       ; spi_clk             ;      ;
; 105.29 MHz ; 105.29 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 10.678 ; 0.000         ;
; altera_reserved_tck ; 45.251 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.294 ; 0.000         ;
; spi_clk             ; 0.408 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 16.788 ; 0.000         ;
; altera_reserved_tck ; 97.621 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.986 ; 0.000         ;
; spi_clk             ; 2.105 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; spi_clk             ; 20.342 ; 0.000              ;
; pll_in_clk          ; 33.037 ; 0.000              ;
; altera_reserved_tck ; 49.660 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_clk'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.678 ; user_io:user_io|SPI_MISO~reg0                                                 ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -3.337     ; 6.285      ;
; 10.682 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -3.337     ; 6.281      ;
; 10.903 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -3.337     ; 6.060      ;
; 17.153 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 3.957      ;
; 17.320 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 3.790      ;
; 17.341 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 3.769      ;
; 17.373 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 3.737      ;
; 17.508 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 3.602      ;
; 17.540 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 3.570      ;
; 17.672 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 3.302      ;
; 17.673 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 3.437      ;
; 17.676 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 3.298      ;
; 17.689 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 3.285      ;
; 17.693 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 3.281      ;
; 17.742 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.061      ; 3.203      ;
; 17.759 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.061      ; 3.186      ;
; 17.840 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 3.270      ;
; 17.843 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 3.131      ;
; 17.847 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 3.127      ;
; 17.863 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; -0.050     ; 2.971      ;
; 17.913 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.061      ; 3.032      ;
; 18.002 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.972      ;
; 18.006 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.968      ;
; 18.023 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 3.062      ;
; 18.023 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 3.062      ;
; 18.023 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 3.062      ;
; 18.040 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 3.045      ;
; 18.040 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 3.045      ;
; 18.040 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 3.045      ;
; 18.059 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; -0.050     ; 2.775      ;
; 18.067 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.907      ;
; 18.072 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.061      ; 2.873      ;
; 18.084 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.890      ;
; 18.194 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 2.891      ;
; 18.194 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 2.891      ;
; 18.194 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 2.891      ;
; 18.238 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.736      ;
; 18.259 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; -0.050     ; 2.575      ;
; 18.277 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.833      ;
; 18.277 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.833      ;
; 18.277 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.833      ;
; 18.277 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.833      ;
; 18.277 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.833      ;
; 18.277 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.833      ;
; 18.277 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.697      ;
; 18.278 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.696      ;
; 18.294 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.816      ;
; 18.294 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.816      ;
; 18.294 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.816      ;
; 18.294 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.816      ;
; 18.294 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.816      ;
; 18.294 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.816      ;
; 18.294 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.680      ;
; 18.295 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.679      ;
; 18.353 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 2.732      ;
; 18.353 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 2.732      ;
; 18.353 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.201      ; 2.732      ;
; 18.397 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.577      ;
; 18.410 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.700      ;
; 18.427 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.683      ;
; 18.448 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.662      ;
; 18.448 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.662      ;
; 18.448 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.662      ;
; 18.448 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.662      ;
; 18.448 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.662      ;
; 18.448 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.662      ;
; 18.448 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.526      ;
; 18.449 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.525      ;
; 18.497 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.481      ;
; 18.497 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.481      ;
; 18.497 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.481      ;
; 18.514 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.464      ;
; 18.514 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.464      ;
; 18.514 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.464      ;
; 18.539 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.571      ;
; 18.556 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.554      ;
; 18.581 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.529      ;
; 18.607 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.503      ;
; 18.607 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.503      ;
; 18.607 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.503      ;
; 18.607 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.503      ;
; 18.607 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.503      ;
; 18.607 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.503      ;
; 18.607 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.367      ;
; 18.608 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.090      ; 2.366      ;
; 18.668 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.310      ;
; 18.668 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.310      ;
; 18.668 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.310      ;
; 18.686 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[1] ; spi_clk      ; spi_clk     ; 20.866       ; 0.092      ; 2.290      ;
; 18.710 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.400      ;
; 18.740 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.370      ;
; 18.827 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.151      ;
; 18.827 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.151      ;
; 18.827 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.094      ; 2.151      ;
; 18.869 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.226      ; 2.241      ;
; 18.893 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[1] ; spi_clk      ; spi_clk     ; 20.866       ; 0.092      ; 2.083      ;
; 18.900 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[4] ; spi_clk      ; spi_clk     ; 20.866       ; 0.092      ; 2.076      ;
; 18.926 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; spi_clk      ; spi_clk     ; 20.866       ; 0.092      ; 2.050      ;
; 18.931 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[5] ; spi_clk      ; spi_clk     ; 20.866       ; 0.092      ; 2.045      ;
; 18.945 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[2] ; spi_clk      ; spi_clk     ; 20.866       ; 0.092      ; 2.031      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.251 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.034     ; 4.713      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.702      ;
; 45.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_nie1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 5.013      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.587      ;
; 45.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_nie1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 4.898      ;
; 45.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.021      ; 4.392      ;
; 45.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.021      ; 4.392      ;
; 45.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.021      ; 4.392      ;
; 45.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.021      ; 4.392      ;
; 45.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.021      ; 4.392      ;
; 45.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.021      ; 4.392      ;
; 45.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.021      ; 4.392      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 4.315      ;
; 45.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 4.288      ;
; 45.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 4.288      ;
; 45.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 4.288      ;
; 45.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 4.288      ;
; 45.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 4.288      ;
; 45.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 4.288      ;
; 45.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 4.288      ;
; 45.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_nie1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 4.626      ;
; 45.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.031      ; 4.203      ;
; 45.852 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.985      ;
; 45.902 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.935      ;
; 45.916 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.921      ;
; 45.919 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.918      ;
; 45.920 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.917      ;
; 45.922 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.915      ;
; 45.926 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.911      ;
; 45.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 4.088      ;
; 45.966 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.871      ;
; 45.983 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.854      ;
; 45.984 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.853      ;
; 45.986 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.851      ;
; 45.989 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.861      ;
; 45.989 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.861      ;
; 45.989 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.861      ;
; 45.989 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.861      ;
; 45.990 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.847      ;
; 46.047 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.790      ;
; 46.049 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.788      ;
; 46.050 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.787      ;
; 46.052 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.785      ;
; 46.053 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.797      ;
; 46.053 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.797      ;
; 46.053 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.797      ;
; 46.053 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.797      ;
; 46.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.022      ; 3.967      ;
; 46.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.022      ; 3.967      ;
; 46.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.022      ; 3.967      ;
; 46.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.022      ; 3.967      ;
; 46.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.022      ; 3.967      ;
; 46.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.022      ; 3.967      ;
; 46.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.022      ; 3.967      ;
; 46.055 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.782      ;
; 46.056 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.781      ;
; 46.059 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[30]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.778      ;
; 46.059 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.778      ;
; 46.104 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.746      ;
; 46.106 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.744      ;
; 46.108 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.742      ;
; 46.108 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.742      ;
; 46.111 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.726      ;
; 46.113 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.724      ;
; 46.114 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.723      ;
; 46.116 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.721      ;
; 46.119 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.718      ;
; 46.120 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.717      ;
; 46.123 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[30]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.714      ;
; 46.123 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.714      ;
; 46.130 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.161     ; 3.707      ;
; 46.168 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.682      ;
; 46.170 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.680      ;
; 46.172 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.678      ;
; 46.172 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.148     ; 3.678      ;
; 46.189 ; edge_capture:synccapture|debug_bridge_jtag:bridge|bp[0]                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.028     ; 3.781      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.294 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_hie1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.474      ; 0.990      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.669      ;
; 0.398 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.674      ;
; 0.403 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.674      ;
; 0.403 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.674      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.685      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.690      ;
; 0.418 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[8]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.692      ;
; 0.420 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.693      ;
; 0.421 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.695      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.695      ;
; 0.422 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync2[2]                                                                                                                                                                                                                                       ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.693      ;
; 0.422 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[2]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.693      ;
; 0.423 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[1]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.694      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.698      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.700      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.700      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.700      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.700      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.701      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.701      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.702      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.702      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.702      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.704      ;
; 0.441 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.715      ;
; 0.441 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.712      ;
; 0.442 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.713      ;
; 0.442 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.713      ;
; 0.442 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.713      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.721      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.721      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.722      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.722      ;
; 0.458 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.729      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.740      ;
; 0.468 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.739      ;
; 0.468 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.739      ;
; 0.470 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.741      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.749      ;
; 0.548 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[12]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.548 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[14]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.823      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.825      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.826      ;
; 0.554 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.825      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.828      ;
; 0.565 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.836      ;
; 0.569 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.843      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.843      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.843      ;
; 0.570 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.841      ;
; 0.571 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.845      ;
; 0.571 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.842      ;
; 0.572 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.843      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.847      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.848      ;
; 0.574 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.845      ;
; 0.575 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.846      ;
; 0.577 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.848      ;
; 0.580 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.854      ;
; 0.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.862      ;
; 0.593 ; edge_capture:synccapture|debug_bridge_jtag:bridge|bp[1]                                                                                                                                                                                                                                                                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|bp[0]                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.867      ;
; 0.594 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.869      ;
; 0.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.868      ;
; 0.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.868      ;
; 0.596 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.871      ;
; 0.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.870      ;
; 0.597 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync2[3]                                                                                                                                                                                                                                       ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.868      ;
; 0.597 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[3]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.868      ;
; 0.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.873      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_clk'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; user_io:user_io|sbuf[6]                                                       ; user_io:user_io|spi_byte_in[7]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.099      ; 0.693      ;
; 0.413 ; user_io:user_io|sbuf[1]                                                       ; user_io:user_io|spi_byte_in[2]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.099      ; 0.698      ;
; 0.415 ; user_io:user_io|sbuf[4]                                                       ; user_io:user_io|spi_byte_in[5]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.099      ; 0.700      ;
; 0.416 ; user_io:user_io|sbuf[2]                                                       ; user_io:user_io|spi_byte_in[3]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.099      ; 0.701      ;
; 0.423 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[6] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[7]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.084      ; 0.693      ;
; 0.428 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[1]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.084      ; 0.698      ;
; 0.429 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[3]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.084      ; 0.699      ;
; 0.430 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[6]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[2]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.084      ; 0.700      ;
; 0.440 ; user_io:user_io|bit_cnt[2]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; user_io:user_io|spi_byte_out[7]                                               ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.674      ;
; 0.453 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|cmd        ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.684      ;
; 0.466 ; user_io:user_io|sbuf[4]                                                       ; user_io:user_io|sbuf[5]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.699      ;
; 0.466 ; user_io:user_io|sbuf[1]                                                       ; user_io:user_io|sbuf[2]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.699      ;
; 0.467 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.699      ;
; 0.467 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[6] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.699      ;
; 0.468 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.700      ;
; 0.468 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.700      ;
; 0.468 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.700      ;
; 0.469 ; user_io:user_io|sbuf[2]                                                       ; user_io:user_io|sbuf[3]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.702      ;
; 0.471 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.703      ;
; 0.473 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.704      ;
; 0.476 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.712      ;
; 0.477 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[10]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.037      ; 0.700      ;
; 0.479 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.715      ;
; 0.480 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.716      ;
; 0.480 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[12]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.037      ; 0.703      ;
; 0.482 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.713      ;
; 0.482 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.713      ;
; 0.483 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[7]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.714      ;
; 0.484 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[7]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[8]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.715      ;
; 0.484 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.715      ;
; 0.484 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.715      ;
; 0.509 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.741      ;
; 0.509 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.741      ;
; 0.588 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.048      ; 0.822      ;
; 0.590 ; user_io:user_io|sbuf[3]                                                       ; user_io:user_io|spi_byte_in[4]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.099      ; 0.875      ;
; 0.591 ; user_io:user_io|sbuf[5]                                                       ; user_io:user_io|spi_byte_in[6]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.099      ; 0.876      ;
; 0.592 ; user_io:user_io|sbuf[0]                                                       ; user_io:user_io|spi_byte_in[1]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.099      ; 0.877      ;
; 0.596 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.829      ;
; 0.603 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[4]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.087      ; 0.876      ;
; 0.606 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[5]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.084      ; 0.876      ;
; 0.607 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[4]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.084      ; 0.877      ;
; 0.626 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.857      ;
; 0.632 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.868      ;
; 0.632 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.868      ;
; 0.633 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.869      ;
; 0.634 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.870      ;
; 0.634 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.870      ;
; 0.634 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.870      ;
; 0.641 ; user_io:user_io|sbuf[0]                                                       ; user_io:user_io|sbuf[1]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.874      ;
; 0.642 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[15]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.874      ;
; 0.642 ; user_io:user_io|sbuf[5]                                                       ; user_io:user_io|sbuf[6]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.875      ;
; 0.642 ; user_io:user_io|sbuf[3]                                                       ; user_io:user_io|sbuf[4]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.875      ;
; 0.644 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.876      ;
; 0.644 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.876      ;
; 0.644 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.876      ;
; 0.645 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.877      ;
; 0.645 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.876      ;
; 0.647 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[15]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[15]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.037      ; 0.870      ;
; 0.647 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.879      ;
; 0.653 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[14]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.037      ; 0.876      ;
; 0.653 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[11]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.037      ; 0.876      ;
; 0.654 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[9]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.037      ; 0.877      ;
; 0.656 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[13]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.037      ; 0.879      ;
; 0.675 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.048      ; 0.909      ;
; 0.678 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.911      ;
; 0.695 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.048      ; 0.929      ;
; 0.695 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.048      ; 0.929      ;
; 0.696 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.932      ;
; 0.702 ; user_io:user_io|bit_cnt[2]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.933      ;
; 0.704 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.049      ; 0.939      ;
; 0.708 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.049      ; 0.943      ;
; 0.715 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.951      ;
; 0.715 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.951      ;
; 0.717 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.949      ;
; 0.717 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.953      ;
; 0.724 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.955      ;
; 0.725 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.956      ;
; 0.727 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.045      ; 0.958      ;
; 0.732 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.050      ; 0.968      ;
; 0.766 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[1]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.087      ; 1.039      ;
; 0.773 ; user_io:user_io|spi_receiver_strobe_r                                         ; user_io:user_io|spi_receiver_strobe_r                                         ; spi_clk      ; spi_clk     ; 0.000        ; 0.083      ; 1.042      ;
; 0.783 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[6]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.087      ; 1.056      ;
; 0.784 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[5]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.087      ; 1.057      ;
; 0.784 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[2]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.087      ; 1.057      ;
; 0.787 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[3]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.087      ; 1.060      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_clk'                                                                                                                                 ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.788 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 20.866       ; 3.577      ; 7.173      ;
; 16.788 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 20.866       ; 3.577      ; 7.173      ;
; 17.882 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 20.866       ; 3.577      ; 6.079      ;
; 17.882 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 20.866       ; 3.577      ; 6.079      ;
; 36.787 ; CONF_DATA0 ; user_io:user_io|spi_transfer_end_r                                            ; spi_clk      ; spi_clk     ; 41.666       ; 2.990      ; 7.387      ;
; 36.787 ; CONF_DATA0 ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 2.990      ; 7.387      ;
; 36.787 ; CONF_DATA0 ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 2.990      ; 7.387      ;
; 36.787 ; CONF_DATA0 ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 2.990      ; 7.387      ;
; 36.787 ; CONF_DATA0 ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 41.666       ; 2.990      ; 7.387      ;
; 37.070 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 7.173      ;
; 37.070 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 7.173      ;
; 37.070 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 7.173      ;
; 37.070 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 7.173      ;
; 37.070 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 7.173      ;
; 37.570 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; spi_clk      ; spi_clk     ; 41.666       ; 3.145      ; 6.759      ;
; 37.632 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 41.666       ; 3.129      ; 6.681      ;
; 37.632 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 41.666       ; 3.129      ; 6.681      ;
; 37.632 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 41.666       ; 3.129      ; 6.681      ;
; 38.164 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 6.079      ;
; 38.164 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 6.079      ;
; 38.164 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 6.079      ;
; 38.164 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 6.079      ;
; 38.164 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 41.666       ; 3.059      ; 6.079      ;
; 38.544 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_direct_flag                 ; spi_clk      ; spi_clk     ; 41.666       ; 3.030      ; 5.670      ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.288      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.612      ;
; 98.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.539      ;
; 98.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.539      ;
; 98.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.539      ;
; 98.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.539      ;
; 98.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.399      ;
; 98.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.399      ;
; 98.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.399      ;
; 98.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.399      ;
; 98.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.399      ;
; 98.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.399      ;
; 98.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.399      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.259      ;
; 0.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.259      ;
; 0.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.259      ;
; 0.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.259      ;
; 0.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.259      ;
; 0.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.259      ;
; 0.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.259      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.414      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.414      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.414      ;
; 1.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.414      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.475      ;
; 1.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.144      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_clk'                                                                                                                                  ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.105  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_direct_flag                 ; spi_clk      ; spi_clk     ; 0.000        ; 3.158      ; 4.949      ;
; 2.494  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 5.369      ;
; 2.494  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 5.369      ;
; 2.494  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 5.369      ;
; 2.494  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 5.369      ;
; 2.494  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 5.369      ;
; 2.949  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 0.000        ; 3.261      ; 5.896      ;
; 2.949  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 3.261      ; 5.896      ;
; 2.949  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 3.261      ; 5.896      ;
; 3.012  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; spi_clk      ; spi_clk     ; 0.000        ; 3.277      ; 5.975      ;
; 3.468  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 6.343      ;
; 3.468  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 6.343      ;
; 3.468  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 6.343      ;
; 3.468  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 6.343      ;
; 3.468  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 3.189      ; 6.343      ;
; 3.751  ; CONF_DATA0 ; user_io:user_io|spi_transfer_end_r                                            ; spi_clk      ; spi_clk     ; 0.000        ; 3.116      ; 6.553      ;
; 3.751  ; CONF_DATA0 ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 3.116      ; 6.553      ;
; 3.751  ; CONF_DATA0 ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 3.116      ; 6.553      ;
; 3.751  ; CONF_DATA0 ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 3.116      ; 6.553      ;
; 3.751  ; CONF_DATA0 ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 3.116      ; 6.553      ;
; 22.764 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; -20.800      ; 3.719      ; 5.369      ;
; 22.764 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; -20.800      ; 3.719      ; 5.369      ;
; 23.738 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; -20.800      ; 3.719      ; 6.343      ;
; 23.738 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; -20.800      ; 3.719      ; 6.343      ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 145.139 ns




+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 53.8 MHz   ; 53.8 MHz        ; spi_clk             ;      ;
; 113.61 MHz ; 113.61 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 11.521 ; 0.000         ;
; altera_reserved_tck ; 45.599 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.294 ; 0.000         ;
; spi_clk             ; 0.371 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 17.285 ; 0.000         ;
; altera_reserved_tck ; 97.798 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.889 ; 0.000         ;
; spi_clk             ; 1.808 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; spi_clk             ; 20.430 ; 0.000             ;
; pll_in_clk          ; 33.037 ; 0.000             ;
; altera_reserved_tck ; 49.657 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_clk'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.521 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -3.043     ; 5.736      ;
; 11.527 ; user_io:user_io|SPI_MISO~reg0                                                 ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -3.043     ; 5.730      ;
; 11.724 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -3.043     ; 5.533      ;
; 17.356 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 3.679      ;
; 17.515 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 3.520      ;
; 17.541 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 3.494      ;
; 17.566 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 3.469      ;
; 17.700 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 3.335      ;
; 17.725 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 3.310      ;
; 17.833 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 3.202      ;
; 17.875 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 3.034      ;
; 17.879 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 3.030      ;
; 17.887 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 3.022      ;
; 17.891 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 3.018      ;
; 17.927 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; -0.007     ; 2.951      ;
; 17.939 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; -0.007     ; 2.939      ;
; 17.992 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 3.043      ;
; 18.019 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.890      ;
; 18.023 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.886      ;
; 18.066 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; -0.109     ; 2.710      ;
; 18.071 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; -0.007     ; 2.807      ;
; 18.165 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.744      ;
; 18.169 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.740      ;
; 18.187 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.822      ;
; 18.187 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.822      ;
; 18.187 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.822      ;
; 18.199 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.810      ;
; 18.199 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.810      ;
; 18.199 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.810      ;
; 18.217 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; -0.007     ; 2.661      ;
; 18.233 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; -0.109     ; 2.543      ;
; 18.236 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.673      ;
; 18.248 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.661      ;
; 18.331 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.678      ;
; 18.331 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.678      ;
; 18.331 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.678      ;
; 18.380 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.529      ;
; 18.383 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; -0.109     ; 2.393      ;
; 18.421 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.488      ;
; 18.422 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.487      ;
; 18.433 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.476      ;
; 18.434 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.475      ;
; 18.437 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.598      ;
; 18.437 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.598      ;
; 18.437 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.598      ;
; 18.437 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.598      ;
; 18.437 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.598      ;
; 18.437 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.598      ;
; 18.449 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.586      ;
; 18.449 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.586      ;
; 18.449 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.586      ;
; 18.449 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.586      ;
; 18.449 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.586      ;
; 18.449 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.586      ;
; 18.477 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.532      ;
; 18.477 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.532      ;
; 18.477 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.124      ; 2.532      ;
; 18.526 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.383      ;
; 18.563 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.472      ;
; 18.565 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.344      ;
; 18.566 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.343      ;
; 18.575 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.460      ;
; 18.581 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.454      ;
; 18.581 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.454      ;
; 18.581 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.454      ;
; 18.581 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.454      ;
; 18.581 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.454      ;
; 18.581 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.454      ;
; 18.632 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.276      ;
; 18.632 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.276      ;
; 18.632 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.276      ;
; 18.644 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.264      ;
; 18.644 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.264      ;
; 18.644 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.264      ;
; 18.669 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.366      ;
; 18.681 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.354      ;
; 18.707 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.328      ;
; 18.711 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.198      ;
; 18.712 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.024      ; 2.197      ;
; 18.727 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.308      ;
; 18.727 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.308      ;
; 18.727 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.308      ;
; 18.727 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.308      ;
; 18.727 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.308      ;
; 18.727 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.308      ;
; 18.776 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.132      ;
; 18.776 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.132      ;
; 18.776 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.132      ;
; 18.813 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.222      ;
; 18.838 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[1] ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 2.070      ;
; 18.853 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.182      ;
; 18.922 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 1.986      ;
; 18.922 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 1.986      ;
; 18.922 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 1.986      ;
; 18.959 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.150      ; 2.076      ;
; 19.021 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[1] ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 1.887      ;
; 19.054 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[4] ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 1.854      ;
; 19.078 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 1.830      ;
; 19.084 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[5] ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 1.824      ;
; 19.098 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[2] ; spi_clk      ; spi_clk     ; 20.866       ; 0.023      ; 1.810      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.599 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.027     ; 4.373      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 4.329      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 4.274      ;
; 45.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_nie1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.348      ; 4.610      ;
; 45.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_nie1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 4.555      ;
; 45.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.029      ; 4.034      ;
; 45.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.029      ; 4.034      ;
; 45.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.029      ; 4.034      ;
; 45.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.029      ; 4.034      ;
; 45.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.029      ; 4.034      ;
; 45.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.029      ; 4.034      ;
; 45.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.029      ; 4.034      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.028      ;
; 46.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 3.989      ;
; 46.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 3.989      ;
; 46.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 3.989      ;
; 46.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 3.989      ;
; 46.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 3.989      ;
; 46.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 3.989      ;
; 46.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.032      ; 3.989      ;
; 46.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0|altsyncram_nie1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 4.309      ;
; 46.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 3.869      ;
; 46.206 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.640      ;
; 46.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 3.814      ;
; 46.248 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.598      ;
; 46.264 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.582      ;
; 46.271 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.575      ;
; 46.272 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.574      ;
; 46.274 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.572      ;
; 46.280 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.566      ;
; 46.306 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.540      ;
; 46.329 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.517      ;
; 46.330 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.516      ;
; 46.332 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.514      ;
; 46.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.695      ;
; 46.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.695      ;
; 46.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.695      ;
; 46.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.695      ;
; 46.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.695      ;
; 46.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.695      ;
; 46.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.030      ; 3.695      ;
; 46.338 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.508      ;
; 46.344 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.516      ;
; 46.344 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.516      ;
; 46.344 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.516      ;
; 46.344 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.516      ;
; 46.377 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.469      ;
; 46.378 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.468      ;
; 46.379 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.467      ;
; 46.382 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.464      ;
; 46.385 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.461      ;
; 46.386 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.460      ;
; 46.389 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[30]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.457      ;
; 46.389 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.457      ;
; 46.393 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.453      ;
; 46.402 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.458      ;
; 46.402 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.458      ;
; 46.402 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.458      ;
; 46.402 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.458      ;
; 46.435 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.411      ;
; 46.436 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[11]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.424      ;
; 46.436 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.410      ;
; 46.437 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.409      ;
; 46.438 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.422      ;
; 46.440 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.420      ;
; 46.440 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.420      ;
; 46.440 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.406      ;
; 46.443 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.403      ;
; 46.444 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.402      ;
; 46.447 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[30]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.399      ;
; 46.447 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.399      ;
; 46.468 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.153     ; 3.378      ;
; 46.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 3.568      ;
; 46.479 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.381      ;
; 46.479 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.381      ;
; 46.479 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                                                                                                                                                                                                                                                                             ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[8]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.139     ; 3.381      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.294 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_hie1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.430      ; 0.925      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.350 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.361 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.608      ;
; 0.361 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.608      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.620      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.383 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[8]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.385 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.386 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.387 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync2[2]                                                                                                                                                                                                                                       ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.635      ;
; 0.388 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[2]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[1]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.636      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.643      ;
; 0.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.643      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.643      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.644      ;
; 0.397 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.644      ;
; 0.400 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.647      ;
; 0.400 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.647      ;
; 0.400 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.647      ;
; 0.404 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.655      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.660      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.661      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.661      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.662      ;
; 0.416 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.663      ;
; 0.422 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.423 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.670      ;
; 0.425 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.672      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.679      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.750      ;
; 0.501 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[12]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.753      ;
; 0.502 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[14]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.754      ;
; 0.503 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.750      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.756      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.515 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.762      ;
; 0.518 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.765      ;
; 0.520 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.767      ;
; 0.521 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.772      ;
; 0.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.772      ;
; 0.521 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.768      ;
; 0.522 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.769      ;
; 0.523 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.774      ;
; 0.524 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.771      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.776      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.776      ;
; 0.525 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.772      ;
; 0.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.782      ;
; 0.532 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.783      ;
; 0.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.785      ;
; 0.540 ; edge_capture:synccapture|debug_bridge_jtag:bridge|bp[1]                                                                                                                                                                                                                                                                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|bp[0]                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.541 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.792      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.543 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.545 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync2[3]                                                                                                                                                                                                                                       ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.793      ;
; 0.545 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[3]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.792      ;
; 0.546 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync2[1]                                                                                                                                                                                                                                       ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_clk'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.371 ; user_io:user_io|sbuf[6]                                                       ; user_io:user_io|spi_byte_in[7]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.093      ; 0.635      ;
; 0.376 ; user_io:user_io|sbuf[1]                                                       ; user_io:user_io|spi_byte_in[2]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.093      ; 0.640      ;
; 0.377 ; user_io:user_io|sbuf[4]                                                       ; user_io:user_io|spi_byte_in[5]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.093      ; 0.641      ;
; 0.379 ; user_io:user_io|sbuf[2]                                                       ; user_io:user_io|spi_byte_in[3]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.093      ; 0.643      ;
; 0.386 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[6] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[7]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.635      ;
; 0.387 ; user_io:user_io|bit_cnt[2]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; user_io:user_io|spi_byte_out[7]                                               ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.597      ;
; 0.390 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[1]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.639      ;
; 0.391 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[3]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.640      ;
; 0.392 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[2]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.641      ;
; 0.393 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[6]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.642      ;
; 0.398 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.039      ; 0.608      ;
; 0.406 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|cmd        ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.619      ;
; 0.424 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.638      ;
; 0.427 ; user_io:user_io|sbuf[4]                                                       ; user_io:user_io|sbuf[5]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.640      ;
; 0.428 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.641      ;
; 0.428 ; user_io:user_io|sbuf[1]                                                       ; user_io:user_io|sbuf[2]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.641      ;
; 0.429 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[6] ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.641      ;
; 0.429 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.641      ;
; 0.429 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.641      ;
; 0.430 ; user_io:user_io|sbuf[2]                                                       ; user_io:user_io|sbuf[3]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.643      ;
; 0.430 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.642      ;
; 0.431 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.645      ;
; 0.432 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.649      ;
; 0.432 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.645      ;
; 0.433 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.650      ;
; 0.433 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[10]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.038      ; 0.642      ;
; 0.435 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[12]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.038      ; 0.644      ;
; 0.440 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.654      ;
; 0.440 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.653      ;
; 0.441 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[7]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.654      ;
; 0.442 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[7]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[8]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.655      ;
; 0.442 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.655      ;
; 0.442 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.655      ;
; 0.458 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.672      ;
; 0.459 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.673      ;
; 0.535 ; user_io:user_io|sbuf[3]                                                       ; user_io:user_io|spi_byte_in[4]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.093      ; 0.799      ;
; 0.537 ; user_io:user_io|sbuf[5]                                                       ; user_io:user_io|spi_byte_in[6]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.093      ; 0.801      ;
; 0.537 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.752      ;
; 0.538 ; user_io:user_io|sbuf[0]                                                       ; user_io:user_io|spi_byte_in[1]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.093      ; 0.802      ;
; 0.546 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.760      ;
; 0.548 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[4]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.081      ; 0.800      ;
; 0.552 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[5]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.801      ;
; 0.552 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[4]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.078      ; 0.801      ;
; 0.575 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.788      ;
; 0.578 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.793      ;
; 0.578 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.793      ;
; 0.578 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.793      ;
; 0.579 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.794      ;
; 0.579 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.794      ;
; 0.580 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.795      ;
; 0.585 ; user_io:user_io|sbuf[0]                                                       ; user_io:user_io|sbuf[1]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.798      ;
; 0.586 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[15]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[15]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.038      ; 0.795      ;
; 0.586 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[15]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.799      ;
; 0.586 ; user_io:user_io|sbuf[3]                                                       ; user_io:user_io|sbuf[4]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.799      ;
; 0.587 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.800      ;
; 0.587 ; user_io:user_io|sbuf[5]                                                       ; user_io:user_io|sbuf[6]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.800      ;
; 0.588 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.801      ;
; 0.588 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.801      ;
; 0.588 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.800      ;
; 0.588 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.800      ;
; 0.590 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.803      ;
; 0.591 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[11]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.038      ; 0.800      ;
; 0.592 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[14]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.038      ; 0.801      ;
; 0.592 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[9]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.038      ; 0.801      ;
; 0.595 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[13]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.038      ; 0.804      ;
; 0.614 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.829      ;
; 0.616 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.830      ;
; 0.636 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.851      ;
; 0.637 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.852      ;
; 0.638 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.855      ;
; 0.641 ; user_io:user_io|bit_cnt[2]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.855      ;
; 0.642 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.857      ;
; 0.645 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.860      ;
; 0.652 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.869      ;
; 0.652 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.869      ;
; 0.653 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.867      ;
; 0.654 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.046      ; 0.871      ;
; 0.657 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.871      ;
; 0.659 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.873      ;
; 0.661 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.875      ;
; 0.673 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.044      ; 0.888      ;
; 0.692 ; user_io:user_io|spi_receiver_strobe_r                                         ; user_io:user_io|spi_receiver_strobe_r                                         ; spi_clk      ; spi_clk     ; 0.000        ; 0.076      ; 0.939      ;
; 0.709 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[1]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.081      ; 0.961      ;
; 0.712 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.930      ;
; 0.723 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[6]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.081      ; 0.975      ;
; 0.724 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[5]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.081      ; 0.976      ;
; 0.725 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[2]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.081      ; 0.977      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_clk'                                                                                                                                  ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.285 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 20.866       ; 3.261      ; 6.361      ;
; 17.285 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 20.866       ; 3.261      ; 6.361      ;
; 18.262 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 20.866       ; 3.261      ; 5.384      ;
; 18.262 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 20.866       ; 3.261      ; 5.384      ;
; 37.424 ; CONF_DATA0 ; user_io:user_io|spi_transfer_end_r                                            ; spi_clk      ; spi_clk     ; 41.666       ; 2.784      ; 6.545      ;
; 37.424 ; CONF_DATA0 ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 2.784      ; 6.545      ;
; 37.424 ; CONF_DATA0 ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 2.784      ; 6.545      ;
; 37.424 ; CONF_DATA0 ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 2.784      ; 6.545      ;
; 37.424 ; CONF_DATA0 ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 41.666       ; 2.784      ; 6.545      ;
; 37.677 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 6.361      ;
; 37.677 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 6.361      ;
; 37.677 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 6.361      ;
; 37.677 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 6.361      ;
; 37.677 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 6.361      ;
; 38.132 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; spi_clk      ; spi_clk     ; 41.666       ; 2.933      ; 5.986      ;
; 38.186 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 41.666       ; 2.918      ; 5.917      ;
; 38.186 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 41.666       ; 2.918      ; 5.917      ;
; 38.186 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 41.666       ; 2.918      ; 5.917      ;
; 38.654 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 5.384      ;
; 38.654 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 5.384      ;
; 38.654 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 5.384      ;
; 38.654 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 5.384      ;
; 38.654 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 41.666       ; 2.853      ; 5.384      ;
; 38.985 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_direct_flag                 ; spi_clk      ; spi_clk     ; 41.666       ; 2.821      ; 5.021      ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.120      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.452      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.388      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.388      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.388      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.388      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.263      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.263      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.263      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.263      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.263      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.263      ;
; 98.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.263      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.139      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.139      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.139      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.139      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.139      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.139      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.139      ;
; 1.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.295      ;
; 1.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.295      ;
; 1.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.295      ;
; 1.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.295      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.355      ;
; 1.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.917      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_clk'                                                                                                                                   ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.808  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_direct_flag                 ; spi_clk      ; spi_clk     ; 0.000        ; 2.938      ; 4.417      ;
; 2.164  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 4.806      ;
; 2.164  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 4.806      ;
; 2.164  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 4.806      ;
; 2.164  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 4.806      ;
; 2.164  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 4.806      ;
; 2.596  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 0.000        ; 3.039      ; 5.306      ;
; 2.596  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 3.039      ; 5.306      ;
; 2.596  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 3.039      ; 5.306      ;
; 2.649  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; spi_clk      ; spi_clk     ; 0.000        ; 3.054      ; 5.374      ;
; 3.070  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 5.712      ;
; 3.070  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 5.712      ;
; 3.070  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 5.712      ;
; 3.070  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 5.712      ;
; 3.070  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 2.971      ; 5.712      ;
; 3.347  ; CONF_DATA0 ; user_io:user_io|spi_transfer_end_r                                            ; spi_clk      ; spi_clk     ; 0.000        ; 2.899      ; 5.917      ;
; 3.347  ; CONF_DATA0 ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 2.899      ; 5.917      ;
; 3.347  ; CONF_DATA0 ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 2.899      ; 5.917      ;
; 3.347  ; CONF_DATA0 ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 2.899      ; 5.917      ;
; 3.347  ; CONF_DATA0 ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 2.899      ; 5.917      ;
; 22.547 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; -20.800      ; 3.388      ; 4.806      ;
; 22.547 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; -20.800      ; 3.388      ; 4.806      ;
; 23.453 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; -20.800      ; 3.388      ; 5.712      ;
; 23.453 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; -20.800      ; 3.388      ; 5.712      ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 145.548 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 14.773 ; 0.000         ;
; altera_reserved_tck ; 47.436 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.128 ; 0.000         ;
; spi_clk             ; 0.183 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; spi_clk             ; 18.444 ; 0.000         ;
; altera_reserved_tck ; 98.757 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.483 ; 0.000         ;
; spi_clk             ; 1.410 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; spi_clk             ; 19.871 ; 0.000             ;
; pll_in_clk          ; 33.037 ; 0.000             ;
; altera_reserved_tck ; 49.251 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_clk'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.773 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -2.140     ; 3.387      ;
; 14.794 ; user_io:user_io|SPI_MISO~reg0                                                 ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -2.140     ; 3.366      ;
; 14.870 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; SPI_DO                                                                        ; spi_clk      ; spi_clk     ; 20.800       ; -2.140     ; 3.290      ;
; 19.604 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.984      ;
; 19.699 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.889      ;
; 19.708 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.880      ;
; 19.718 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.870      ;
; 19.803 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.785      ;
; 19.813 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.775      ;
; 19.855 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; 0.531      ; 1.549      ;
; 19.855 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.650      ;
; 19.859 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.646      ;
; 19.862 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.726      ;
; 19.864 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.641      ;
; 19.868 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.637      ;
; 19.911 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.603      ; 1.565      ;
; 19.920 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.603      ; 1.556      ;
; 19.938 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.567      ;
; 19.942 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.563      ;
; 19.952 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; 0.531      ; 1.452      ;
; 19.957 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.631      ;
; 19.994 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.603      ; 1.482      ;
; 20.017 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.488      ;
; 20.021 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.484      ;
; 20.050 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[7] ; spi_clk      ; spi_clk     ; 20.866       ; 0.531      ; 1.354      ;
; 20.065 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.440      ;
; 20.073 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[15]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.603      ; 1.403      ;
; 20.074 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.431      ;
; 20.096 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.477      ;
; 20.096 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.477      ;
; 20.096 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.477      ;
; 20.105 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.468      ;
; 20.105 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.468      ;
; 20.105 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.468      ;
; 20.148 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.357      ;
; 20.150 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.355      ;
; 20.151 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.354      ;
; 20.159 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.346      ;
; 20.160 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.345      ;
; 20.179 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.394      ;
; 20.179 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.394      ;
; 20.179 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.394      ;
; 20.227 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.278      ;
; 20.233 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.272      ;
; 20.234 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.271      ;
; 20.240 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.348      ;
; 20.240 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.348      ;
; 20.240 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.348      ;
; 20.240 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.348      ;
; 20.240 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.348      ;
; 20.240 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.348      ;
; 20.249 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.339      ;
; 20.249 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.339      ;
; 20.249 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.339      ;
; 20.249 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.339      ;
; 20.249 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.339      ;
; 20.249 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.339      ;
; 20.258 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[0]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.315      ;
; 20.258 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_flag                     ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.315      ;
; 20.258 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt_del[1]               ; spi_clk      ; spi_clk     ; 20.866       ; 0.700      ; 1.315      ;
; 20.287 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.301      ;
; 20.296 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.292      ;
; 20.312 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.193      ;
; 20.313 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.182      ;
; 20.313 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.182      ;
; 20.313 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.182      ;
; 20.313 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.632      ; 1.192      ;
; 20.323 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.265      ;
; 20.323 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.265      ;
; 20.323 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.265      ;
; 20.323 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.265      ;
; 20.323 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.265      ;
; 20.323 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.265      ;
; 20.324 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.171      ;
; 20.324 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.171      ;
; 20.324 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.171      ;
; 20.324 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.264      ;
; 20.333 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.255      ;
; 20.370 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.218      ;
; 20.398 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[1] ; spi_clk      ; spi_clk     ; 20.866       ; 0.630      ; 1.105      ;
; 20.402 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.186      ;
; 20.402 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.186      ;
; 20.402 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.186      ;
; 20.402 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.186      ;
; 20.402 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.186      ;
; 20.402 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.186      ;
; 20.405 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.090      ;
; 20.405 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.090      ;
; 20.405 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.090      ;
; 20.407 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.181      ;
; 20.449 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.139      ;
; 20.481 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.014      ;
; 20.481 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.014      ;
; 20.481 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[2]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.622      ; 1.014      ;
; 20.482 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[4] ; spi_clk      ; spi_clk     ; 20.866       ; 0.630      ; 1.021      ;
; 20.486 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; spi_clk      ; spi_clk     ; 20.866       ; 0.715      ; 1.102      ;
; 20.496 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[5] ; spi_clk      ; spi_clk     ; 20.866       ; 0.630      ; 1.007      ;
; 20.498 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; spi_clk      ; spi_clk     ; 20.866       ; 0.630      ; 1.005      ;
; 20.506 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[1] ; spi_clk      ; spi_clk     ; 20.866       ; 0.630      ; 0.997      ;
; 20.510 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[2] ; spi_clk      ; spi_clk     ; 20.866       ; 0.630      ; 0.993      ;
+--------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.436 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.993      ;
; 47.444 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.985      ;
; 47.465 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.964      ;
; 47.473 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.956      ;
; 47.483 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.946      ;
; 47.484 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.945      ;
; 47.487 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.942      ;
; 47.487 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.942      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[30] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.508 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.921      ;
; 47.513 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.916      ;
; 47.515 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.914      ;
; 47.516 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.913      ;
; 47.520 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.909      ;
; 47.548 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.881      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[30] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.550 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.879      ;
; 47.551 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.892      ;
; 47.551 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.892      ;
; 47.551 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[1]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.892      ;
; 47.551 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.892      ;
; 47.556 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.873      ;
; 47.585 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.858      ;
; 47.585 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.858      ;
; 47.585 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[1]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.858      ;
; 47.585 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.858      ;
; 47.588 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[11] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.855      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[5]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[6]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[8]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[9]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[10] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[12] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[15] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[14] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.590 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[0]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.853      ;
; 47.596 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.833      ;
; 47.598 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.831      ;
; 47.599 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.830      ;
; 47.603 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.826      ;
; 47.617 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[11] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.826      ;
; 47.619 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.824      ;
; 47.619 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.824      ;
; 47.621 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[10] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.822      ;
; 47.632 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[5]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.811      ;
; 47.632 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[6]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.811      ;
; 47.632 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[8]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.811      ;
; 47.632 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[9]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.811      ;
; 47.632 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[12] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.811      ;
; 47.632 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.811      ;
; 47.632 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[15] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.811      ;
; 47.632 ; edge_capture:synccapture|debug_bridge_jtag:bridge|cdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[14] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.811      ;
; 47.636 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.793      ;
; 47.637 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.792      ;
; 47.637 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.792      ;
; 47.640 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.789      ;
; 47.643 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.786      ;
; 47.644 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.785      ;
; 47.648 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[30] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.781      ;
; 47.648 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.781      ;
; 47.668 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.775      ;
; 47.668 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.775      ;
; 47.668 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[1]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.775      ;
; 47.668 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.775      ;
; 47.700 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[11] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.743      ;
; 47.702 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.741      ;
; 47.702 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.741      ;
; 47.704 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[10] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.739      ;
; 47.709 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.720      ;
; 47.728 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[15] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.715      ;
; 47.736 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[14] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.707      ;
; 47.757 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[2] ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[0]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.559     ; 1.671      ;
; 47.791 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[5]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.652      ;
; 47.791 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[6]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.652      ;
; 47.791 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[8]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.652      ;
; 47.791 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[9]  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.652      ;
; 47.791 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[12] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.652      ;
; 47.791 ; edge_capture:synccapture|debug_bridge_jtag:bridge|ir[1]                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.544     ; 1.652      ;
; 47.851 ; edge_capture:synccapture|debug_bridge_jtag:bridge|sdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[30] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.578      ;
; 47.851 ; edge_capture:synccapture|debug_bridge_jtag:bridge|sdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.578      ;
; 47.851 ; edge_capture:synccapture|debug_bridge_jtag:bridge|sdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.578      ;
; 47.851 ; edge_capture:synccapture|debug_bridge_jtag:bridge|sdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.578      ;
; 47.851 ; edge_capture:synccapture|debug_bridge_jtag:bridge|sdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.578      ;
; 47.851 ; edge_capture:synccapture|debug_bridge_jtag:bridge|sdr_d                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25] ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.558     ; 1.578      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.128 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0|altsyncram_hie1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.236      ; 0.468      ;
; 0.176 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.183 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[8]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[7]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync2[2]                                                                                                                                                                                                                                       ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[1]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[1]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[2]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[2]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[19]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[20]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[18]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[21]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[23]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[22]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[17]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[16]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.319      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.320      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.321      ;
; 0.196 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[26]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.197 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[3]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.328      ;
; 0.199 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.330      ;
; 0.199 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.330      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.328      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.328      ;
; 0.200 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[3]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.331      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.329      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.329      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.329      ;
; 0.207 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[0]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.338      ;
; 0.213 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_prev_gray[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.344      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.343      ;
; 0.215 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.346      ;
; 0.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.349      ;
; 0.221 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[1]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.352      ;
; 0.247 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[12]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.375      ;
; 0.248 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[14]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[13]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.378      ;
; 0.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.378      ;
; 0.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.379      ;
; 0.251 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[29]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.381      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.381      ;
; 0.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.380      ;
; 0.252 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[2]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.383      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.384      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.383      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.384      ;
; 0.257 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[28]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[27]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.387      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.388      ;
; 0.258 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync2[3]                                                                                                                                                                                                                                       ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.389      ;
; 0.258 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[3]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.389      ;
; 0.259 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[4]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[25]                                                                                                                                                                                                                                                                                           ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[24]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; edge_capture:synccapture|debug_bridge_jtag:bridge|bp[1]                                                                                                                                                                                                                                                                                               ; edge_capture:synccapture|debug_bridge_jtag:bridge|bp[0]                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.389      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.389      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.389      ;
; 0.260 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync2[1]                                                                                                                                                                                                                                       ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:outptr_prev_gray_sync[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.391      ;
; 0.260 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync2[0]                                                                                                                                                                                                                                                ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:inptr_gray_sync[0]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.391      ;
; 0.260 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|\readlogic:outptr[2]                                                                                                                                                                                                                                                          ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|outptr_gray[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.391      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.391      ;
; 0.261 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.392      ;
; 0.262 ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[3]                                                                                                                                                                                                                                                                                            ; edge_capture:synccapture|debug_bridge_jtag:bridge|shift[2]                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.392      ;
; 0.262 ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|\writelogic:inptr[1]                                                                                                                                                                                                                                                        ; edge_capture:synccapture|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|inptr_gray[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.393      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.392      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.392      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_clk'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; user_io:user_io|sbuf[6]                                                       ; user_io:user_io|spi_byte_in[7]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.314      ;
; 0.186 ; user_io:user_io|sbuf[1]                                                       ; user_io:user_io|spi_byte_in[2]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.317      ;
; 0.187 ; user_io:user_io|sbuf[4]                                                       ; user_io:user_io|spi_byte_in[5]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.318      ;
; 0.188 ; user_io:user_io|sbuf[2]                                                       ; user_io:user_io|spi_byte_in[3]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.319      ;
; 0.189 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[6] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[7]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[1]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[3]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[6]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[2]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.318      ;
; 0.199 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; user_io:user_io|bit_cnt[2]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; user_io:user_io|spi_byte_out[7]                                               ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.314      ;
; 0.208 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; user_io:user_io|sbuf[4]                                                       ; user_io:user_io|sbuf[5]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; user_io:user_io|sbuf[1]                                                       ; user_io:user_io|sbuf[2]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|cmd        ; spi_clk      ; spi_clk     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[6] ; spi_clk      ; spi_clk     ; 0.000        ; 0.023      ; 0.317      ;
; 0.210 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.023      ; 0.317      ;
; 0.211 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.023      ; 0.318      ;
; 0.212 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.318      ;
; 0.212 ; user_io:user_io|sbuf[2]                                                       ; user_io:user_io|sbuf[3]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.320      ;
; 0.212 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.023      ; 0.319      ;
; 0.213 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[10]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.319      ;
; 0.215 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[12]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.321      ;
; 0.215 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.321      ;
; 0.216 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.324      ;
; 0.217 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; user_io:user_io|bit_cnt[1]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[7]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[7]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[8]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.326      ;
; 0.221 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|tx_data_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.027      ; 0.332      ;
; 0.224 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.025      ; 0.333      ;
; 0.225 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.025      ; 0.334      ;
; 0.239 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.347      ;
; 0.240 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.348      ;
; 0.263 ; user_io:user_io|sbuf[3]                                                       ; user_io:user_io|spi_byte_in[4]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.394      ;
; 0.264 ; user_io:user_io|sbuf[5]                                                       ; user_io:user_io|spi_byte_in[6]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.395      ;
; 0.265 ; user_io:user_io|sbuf[0]                                                       ; user_io:user_io|spi_byte_in[1]                                                ; spi_clk      ; spi_clk     ; 0.000        ; 0.047      ; 0.396      ;
; 0.265 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.026      ; 0.375      ;
; 0.267 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[4]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.394      ;
; 0.269 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[5]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|out[4]     ; spi_clk      ; spi_clk     ; 0.000        ; 0.041      ; 0.395      ;
; 0.270 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[2] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; spi_clk      ; spi_clk     ; 0.000        ; 0.027      ; 0.381      ;
; 0.277 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[14]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.028      ; 0.389      ;
; 0.278 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.386      ;
; 0.278 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.028      ; 0.390      ;
; 0.278 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.028      ; 0.390      ;
; 0.279 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[13]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.028      ; 0.391      ;
; 0.279 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.028      ; 0.391      ;
; 0.280 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[12]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.028      ; 0.392      ;
; 0.284 ; user_io:user_io|sbuf[0]                                                       ; user_io:user_io|sbuf[1]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.392      ;
; 0.285 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[15]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[15]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.391      ;
; 0.286 ; user_io:user_io|sbuf[5]                                                       ; user_io:user_io|sbuf[6]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.394      ;
; 0.286 ; user_io:user_io|sbuf[3]                                                       ; user_io:user_io|sbuf[4]                                                       ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.394      ;
; 0.287 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[15]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.393      ;
; 0.287 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[11]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.393      ;
; 0.287 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[4]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.395      ;
; 0.287 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[5] ; spi_clk      ; spi_clk     ; 0.000        ; 0.023      ; 0.394      ;
; 0.287 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdi_reg[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.023      ; 0.394      ;
; 0.288 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[11]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[12]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.394      ;
; 0.289 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[14]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.395      ;
; 0.289 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[9]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.395      ;
; 0.289 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[10]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.395      ;
; 0.291 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[13]                     ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.397      ;
; 0.291 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[13]                 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[14]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.022      ; 0.397      ;
; 0.308 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[3] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|sdo_reg[4] ; spi_clk      ; spi_clk     ; 0.000        ; 0.027      ; 0.419      ;
; 0.308 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.026      ; 0.418      ;
; 0.317 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[8]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.026      ; 0.427      ;
; 0.317 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[7]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.026      ; 0.427      ;
; 0.321 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.025      ; 0.430      ;
; 0.324 ; user_io:user_io|bit_cnt[2]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.432      ;
; 0.325 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.027      ; 0.436      ;
; 0.328 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 0.000        ; 0.027      ; 0.439      ;
; 0.332 ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.440      ;
; 0.335 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[9]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdo_reg[10]                 ; spi_clk      ; spi_clk     ; 0.000        ; 0.028      ; 0.447      ;
; 0.336 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.025      ; 0.445      ;
; 0.336 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.025      ; 0.445      ;
; 0.337 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[1]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[1]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.464      ;
; 0.338 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 0.025      ; 0.447      ;
; 0.339 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.447      ;
; 0.341 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.449      ;
; 0.342 ; user_io:user_io|bit_cnt[0]                                                    ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 0.024      ; 0.450      ;
; 0.343 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[6]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[6]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.470      ;
; 0.343 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[5]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[5]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.470      ;
; 0.344 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[2]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[2]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.471      ;
; 0.345 ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_sdi_reg[3]                  ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|rx_data[3]                      ; spi_clk      ; spi_clk     ; 0.000        ; 0.043      ; 0.472      ;
; 0.370 ; user_io:user_io|spi_receiver_strobe_r                                         ; user_io:user_io|spi_receiver_strobe_r                                         ; spi_clk      ; spi_clk     ; 0.000        ; 0.042      ; 0.496      ;
+-------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_clk'                                                                                                                                  ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.444 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 20.866       ; 2.278      ; 4.207      ;
; 18.444 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 20.866       ; 2.278      ; 4.207      ;
; 19.088 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; 20.866       ; 2.278      ; 3.563      ;
; 19.088 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; 20.866       ; 2.278      ; 3.563      ;
; 38.226 ; CONF_DATA0 ; user_io:user_io|spi_transfer_end_r                                            ; spi_clk      ; spi_clk     ; 41.666       ; 1.394      ; 4.341      ;
; 38.226 ; CONF_DATA0 ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 1.394      ; 4.341      ;
; 38.226 ; CONF_DATA0 ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 1.394      ; 4.341      ;
; 38.226 ; CONF_DATA0 ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 41.666       ; 1.394      ; 4.341      ;
; 38.226 ; CONF_DATA0 ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 41.666       ; 1.394      ; 4.341      ;
; 38.387 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 4.207      ;
; 38.387 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 4.207      ;
; 38.387 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 4.207      ;
; 38.387 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 4.207      ;
; 38.387 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 4.207      ;
; 38.673 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; spi_clk      ; spi_clk     ; 41.666       ; 1.500      ; 4.000      ;
; 38.685 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 41.666       ; 1.472      ; 3.960      ;
; 38.685 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 41.666       ; 1.472      ; 3.960      ;
; 38.685 ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 41.666       ; 1.472      ; 3.960      ;
; 39.031 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 3.563      ;
; 39.031 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 3.563      ;
; 39.031 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 3.563      ;
; 39.031 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 3.563      ;
; 39.031 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 3.563      ;
; 39.197 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_direct_flag                 ; spi_clk      ; spi_clk     ; 41.666       ; 1.421      ; 3.397      ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.183      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.806      ;
; 99.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.759      ;
; 99.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.759      ;
; 99.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.759      ;
; 99.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.759      ;
; 99.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.685      ;
; 99.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.685      ;
; 99.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.685      ;
; 99.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.685      ;
; 99.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.685      ;
; 99.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.685      ;
; 99.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.685      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.612      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.612      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.612      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.612      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.612      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.612      ;
; 0.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.612      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.676      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.676      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.676      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.676      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.692      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.015      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_clk'                                                                                                                                   ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.410  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_direct_flag                 ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 2.481      ;
; 1.569  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 2.640      ;
; 1.569  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 2.640      ;
; 1.569  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 2.640      ;
; 1.569  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 2.640      ;
; 1.569  ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 2.640      ;
; 1.845  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[0] ; spi_clk      ; spi_clk     ; 0.000        ; 1.540      ; 2.969      ;
; 1.845  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[1] ; spi_clk      ; spi_clk     ; 0.000        ; 1.540      ; 2.969      ;
; 1.845  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|bit_cnt[2] ; spi_clk      ; spi_clk     ; 0.000        ; 1.540      ; 2.969      ;
; 1.845  ; SPI_SS3    ; minimig:minimig|userio:USERIO1|userio_osd:osd1|userio_osd_spi:spi0|first_byte ; spi_clk      ; spi_clk     ; 0.000        ; 1.569      ; 2.998      ;
; 2.089  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_clr_flag                    ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 3.160      ;
; 2.089  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[0]                  ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 3.160      ;
; 2.089  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[1]                  ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 3.160      ;
; 2.089  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[2]                  ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 3.160      ;
; 2.089  ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_bit_cnt[3]                  ; spi_clk      ; spi_clk     ; 0.000        ; 1.487      ; 3.160      ;
; 2.237  ; CONF_DATA0 ; user_io:user_io|spi_transfer_end_r                                            ; spi_clk      ; spi_clk     ; 0.000        ; 1.459      ; 3.280      ;
; 2.237  ; CONF_DATA0 ; user_io:user_io|bit_cnt[0]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 1.459      ; 3.280      ;
; 2.237  ; CONF_DATA0 ; user_io:user_io|bit_cnt[1]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 1.459      ; 3.280      ;
; 2.237  ; CONF_DATA0 ; user_io:user_io|bit_cnt[2]                                                    ; spi_clk      ; spi_clk     ; 0.000        ; 1.459      ; 3.280      ;
; 2.237  ; CONF_DATA0 ; user_io:user_io|spi_byte_out[7]                                               ; spi_clk      ; spi_clk     ; 0.000        ; 1.459      ; 3.280      ;
; 21.501 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; -20.800      ; 2.355      ; 2.640      ;
; 21.501 ; SPI_SS4    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; -20.800      ; 2.355      ; 2.640      ;
; 22.021 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[1]                   ; spi_clk      ; spi_clk     ; -20.800      ; 2.355      ; 3.160      ;
; 22.021 ; SPI_SS2    ; minimig:minimig|paula:PAULA1|paula_floppy:pf1|spi_tx_cnt[0]                   ; spi_clk      ; spi_clk     ; -20.800      ; 2.355      ; 3.160      ;
+--------+------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 147.323 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 10.678 ; 0.128 ; 16.788   ; 0.483   ; 19.871              ;
;  altera_reserved_tck ; 45.251 ; 0.128 ; 97.621   ; 0.483   ; 49.251              ;
;  pll_in_clk          ; N/A    ; N/A   ; N/A      ; N/A     ; 33.037              ;
;  spi_clk             ; 10.678 ; 0.183 ; 16.788   ; 1.410   ; 19.871              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_in_clk          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  spi_clk             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MIDI_OUT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_L             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_R             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_BCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_LRCK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_DATA            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_DO              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK_32[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_32[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_27[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_27[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_DO              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS2             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS3             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CONF_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_DI              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS4             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MIDI_IN             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MIDI_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQMH          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUDIO_L             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUDIO_R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2S_BCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_LRCK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_DATA            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SPI_DO              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.19e-08 V                   ; 3.1 V               ; -0.0108 V           ; 0.122 V                              ; 0.255 V                              ; 7.02e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.19e-08 V                  ; 3.1 V              ; -0.0108 V          ; 0.122 V                             ; 0.255 V                             ; 7.02e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; MIDI_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQMH          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUDIO_L             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUDIO_R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2S_BCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2S_LRCK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2S_DATA            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SPI_DO              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.058 V                              ; 0.142 V                              ; 8.87e-10 s                  ; 2.08e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.47e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.058 V                             ; 0.142 V                             ; 8.87e-10 s                 ; 2.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MIDI_OUT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQMH          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUDIO_L             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUDIO_R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2S_BCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2S_LRCK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2S_DATA            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SPI_DO              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 7.25e-07 V                   ; 3.51 V              ; -0.0198 V           ; 0.192 V                              ; 0.289 V                              ; 6.33e-10 s                  ; 1.45e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 7.25e-07 V                  ; 3.51 V             ; -0.0198 V          ; 0.192 V                             ; 0.289 V                             ; 6.33e-10 s                 ; 1.45e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 565      ; 308      ; 112      ; 231      ;
; spi_clk             ; spi_clk             ; 268      ; 3        ; 170      ; 342      ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 565      ; 308      ; 112      ; 231      ;
; spi_clk             ; spi_clk             ; 268      ; 3        ; 170      ; 342      ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 24       ; 0        ; 0        ; 0        ;
; spi_clk             ; spi_clk             ; 20       ; 0        ; 4        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 24       ; 0        ; 0        ; 0        ;
; spi_clk             ; spi_clk             ; 20       ; 0        ; 4        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 4     ; 4    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 58    ; 58   ;
; Unconstrained Output Ports      ; 58    ; 58   ;
; Unconstrained Output Port Paths ; 74    ; 74   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                              ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+---------------+
; Target                                                            ; Clock                                                             ; Type      ; Status        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+---------------+
; CLOCK_27[0]                                                       ; pll_in_clk                                                        ; Base      ; Constrained   ;
; CLOCK_50                                                          ;                                                                   ; Base      ; Unconstrained ;
; SPI_SCK                                                           ; spi_clk                                                           ; Base      ; Constrained   ;
; altera_reserved_tck                                               ; altera_reserved_tck                                               ; Base      ; Constrained   ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Illegal       ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Illegal       ;
; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] ; amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Illegal       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0]              ; Generated ; Illegal       ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; CLOCK_50            ; Partially constrained                                                                ;
; SDRAM_DQ[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; SDRAM_A[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nCAS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nRAS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nWE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; CLOCK_50            ; Partially constrained                                                                ;
; SDRAM_DQ[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; SDRAM_A[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nCAS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nRAS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_nWE           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Thu Feb 06 18:09:48 2025
Info: Command: quartus_sta minimig_poseidon-ep4cgx150 -c minimig_poseidon-ep4cgx150
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../mist/minimig_mist.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 21 -phase -63.00 -duty_cycle 50.00 -name {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0]} {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 21 -duty_cycle 50.00 -name {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1]} {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -multiply_by 21 -duty_cycle 50.00 -name {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2]} {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 27 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at minimig_mist.sdc(55): QCSn could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 55
Warning (332049): Ignored set_input_delay at minimig_mist.sdc(55): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 55
    Info (332050): set_input_delay -clock { spi_clk } .5 [get_ports QCSn] File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 55
Warning (332174): Ignored filter at minimig_mist.sdc(56): QDAT[*] could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 56
Warning (332049): Ignored set_input_delay at minimig_mist.sdc(56): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 56
    Info (332050): set_input_delay -clock { spi_clk } .5 [get_ports QDAT[*]] File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 56
Warning (332174): Ignored filter at minimig_mist.sdc(58): HDMI_SDA could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 58
Warning (332049): Ignored set_input_delay at minimig_mist.sdc(58): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 58
    Info (332050): set_input_delay -clock [get_clocks ${clk_114}] .5 [get_ports HDMI_SDA] File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 58
Warning (332174): Ignored filter at minimig_mist.sdc(64): HDMI_PCLK could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 64
Warning (332174): Ignored filter at minimig_mist.sdc(64): HDMI_* could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 64
Warning (332049): Ignored set_output_delay at minimig_mist.sdc(64): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 64
    Info (332050): set_output_delay -clock [get_clocks ${clk_114}] -reference_pin [get_ports HDMI_PCLK] 1.5 [get_ports HDMI_*] File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 64
Warning (332049): Ignored set_output_delay at minimig_mist.sdc(64): Argument -reference_pin is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 64
Warning (332049): Ignored set_false_path at minimig_mist.sdc(77): Argument <to> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 77
    Info (332050): set_false_path -to [get_ports HDMI_PCLK] File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 77
Warning (332174): Ignored filter at minimig_mist.sdc(79): SPDIF could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 79
Warning (332174): Ignored filter at minimig_mist.sdc(112): VideoStream:myvs|fetch_address[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 112
Warning (332049): Ignored set_multicycle_path at minimig_mist.sdc(112): Argument <from> is not an object ID File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 112
    Info (332050): set_multicycle_path -from {VideoStream:myvs|fetch_address[*]} -to {sdram_ctrl:sdram|*} -setup -end 2 File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 112
Warning (332049): Ignored set_multicycle_path at minimig_mist.sdc(113): Argument <from> is not an object ID File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 113
    Info (332050): set_multicycle_path -from {VideoStream:myvs|fetch_address[*]} -to {sdram_ctrl:sdram|*} -hold -end 1 File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 113
Warning (332174): Ignored filter at minimig_mist.sdc(114): VideoStream:myvs|outptr[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 114
Warning (332049): Ignored set_multicycle_path at minimig_mist.sdc(114): Argument <from> is not an object ID File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 114
    Info (332050): set_multicycle_path -from {VideoStream:myvs|outptr[*]} -to {sdram_ctrl:sdram|*} -setup -end 2 File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 114
Warning (332049): Ignored set_multicycle_path at minimig_mist.sdc(115): Argument <from> is not an object ID File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 115
    Info (332050): set_multicycle_path -from {VideoStream:myvs|outptr[*]} -to {sdram_ctrl:sdram|*} -hold -end 1 File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist.sdc Line: 115
Info (332104): Reading SDC File: '../mist/minimig_mist_sdram2.sdc'
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(1): QSCK could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 1
Warning (332049): Ignored create_clock at minimig_mist_sdram2.sdc(1): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 1
    Info (332050): create_clock -name {qspi_clk}  -period 41.666 -waveform { 20.8 41.666 } [get_ports {QSCK}] File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 1
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(3): qspi_clk could not be matched with a clock File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 3
Warning (332054): Assignment set_clock_groups is accepted but has some problems at minimig_mist_sdram2.sdc(3): Argument -group with value [get_clocks {qspi_clk}] contains zero elements File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 3
    Info (332050): set_clock_groups -exclusive -group [get_clocks {amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[*]}] -group [get_clocks {qspi_clk}] File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 3
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_A[*] could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_BA[*] could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_CKE could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_DQMH could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_DQML could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_DQ[*] could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_nCAS could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_nCS could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_nRAS could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(9): SDRAM2_nWE could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 9
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(10): SDRAM2_DQ[*] could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 10
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(13): SDRAM2_CLK could not be matched with a port File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 13
Warning (332174): Ignored filter at minimig_mist_sdram2.sdc(13): amiga_clk2|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 13
Warning (332049): Ignored set_input_delay at minimig_mist_sdram2.sdc(13): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 13
    Info (332050): set_input_delay -clock $clk_sdram2 -reference_pin [get_ports SDRAM2_CLK] -max 6.4 $sdram2_inputs File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 13
Warning (332049): Ignored set_input_delay at minimig_mist_sdram2.sdc(13): Argument -clock is not an object ID File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 13
Warning (332049): Ignored set_input_delay at minimig_mist_sdram2.sdc(13): Argument -reference_pin is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 13
Warning (332049): Ignored set_input_delay at minimig_mist_sdram2.sdc(14): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 14
    Info (332050): set_input_delay -clock $clk_sdram2 -reference_pin [get_ports SDRAM2_CLK] -min 3.2 $sdram2_inputs File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 14
Warning (332049): Ignored set_input_delay at minimig_mist_sdram2.sdc(14): Argument -clock is not an object ID File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 14
Warning (332049): Ignored set_input_delay at minimig_mist_sdram2.sdc(14): Argument -reference_pin is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 14
Warning (332049): Ignored set_output_delay at minimig_mist_sdram2.sdc(17): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 17
    Info (332050): set_output_delay -clock $clk_sdram2 -reference_pin [get_ports SDRAM2_CLK] -max  1.5 $sdram2_outputs File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 17
Warning (332049): Ignored set_output_delay at minimig_mist_sdram2.sdc(17): Argument -clock is not an object ID File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 17
Warning (332049): Ignored set_output_delay at minimig_mist_sdram2.sdc(17): Argument -reference_pin is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 17
Warning (332049): Ignored set_output_delay at minimig_mist_sdram2.sdc(18): Argument <targets> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 18
    Info (332050): set_output_delay -clock $clk_sdram2 -reference_pin [get_ports SDRAM2_CLK] -min -0.8 $sdram2_outputs File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 18
Warning (332049): Ignored set_output_delay at minimig_mist_sdram2.sdc(18): Argument -clock is not an object ID File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 18
Warning (332049): Ignored set_output_delay at minimig_mist_sdram2.sdc(18): Argument -reference_pin is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 18
Warning (332049): Ignored set_multicycle_path at minimig_mist_sdram2.sdc(20): Argument <from> is an empty collection File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 20
    Info (332050): set_multicycle_path -from [get_clocks $clk_sdram2] -to [get_clocks $clk_114] -setup 2 File: F:/FPGA-POSEIDON-2025/MinimigAGA-MiST-TC64-master - Copy (2)/fpga/mist/minimig_mist_sdram2.sdc Line: 20
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: pll_inst|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: pll_inst|altpll_component|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_txd is being clocked by CLOCK_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.678
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.678               0.000 spi_clk 
    Info (332119):    45.251               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 altera_reserved_tck 
    Info (332119):     0.408               0.000 spi_clk 
Info (332146): Worst-case recovery slack is 16.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.788               0.000 spi_clk 
    Info (332119):    97.621               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.986               0.000 altera_reserved_tck 
    Info (332119):     2.105               0.000 spi_clk 
Info (332146): Worst-case minimum pulse width slack is 20.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.342               0.000 spi_clk 
    Info (332119):    33.037               0.000 pll_in_clk 
    Info (332119):    49.660               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 145.139 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: pll_inst|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: pll_inst|altpll_component|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_txd is being clocked by CLOCK_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 11.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.521               0.000 spi_clk 
    Info (332119):    45.599               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 altera_reserved_tck 
    Info (332119):     0.371               0.000 spi_clk 
Info (332146): Worst-case recovery slack is 17.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.285               0.000 spi_clk 
    Info (332119):    97.798               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.889
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.889               0.000 altera_reserved_tck 
    Info (332119):     1.808               0.000 spi_clk 
Info (332146): Worst-case minimum pulse width slack is 20.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    20.430               0.000 spi_clk 
    Info (332119):    33.037               0.000 pll_in_clk 
    Info (332119):    49.657               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 145.548 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: pll_inst|altpll_component|auto_generated|pll1|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: pll_inst|altpll_component|auto_generated|pll1|inclk[0]
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] Reason: Clock derived from ignored clock: pll_inst|altpll_component|auto_generated|pll1|clk[0].  Clock assignment is being ignored.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register minimig:minimig|paula:PAULA1|paula_uart:pu1|tx_txd is being clocked by CLOCK_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: amiga_clk|amiga_clk_i|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
    Warning (332056): Node: pll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 14.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.773               0.000 spi_clk 
    Info (332119):    47.436               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 altera_reserved_tck 
    Info (332119):     0.183               0.000 spi_clk 
Info (332146): Worst-case recovery slack is 18.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.444               0.000 spi_clk 
    Info (332119):    98.757               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.483               0.000 altera_reserved_tck 
    Info (332119):     1.410               0.000 spi_clk 
Info (332146): Worst-case minimum pulse width slack is 19.871
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.871               0.000 spi_clk 
    Info (332119):    33.037               0.000 pll_in_clk 
    Info (332119):    49.251               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 147.323 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 81 warnings
    Info: Peak virtual memory: 5206 megabytes
    Info: Processing ended: Thu Feb 06 18:09:58 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:13


