# Verification-of-single-port-RAM-with-SystemVerilog-and-UVM-

•	Implement RAM in a Verilog HDL design and designed verification plan with SystemVerilog and UVM. /n
•	Develop testcases to verify single-port RAM.
