<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.2/css/all.min.css">
  <link rel="stylesheet" href="../../style/style.css">
  <link rel="stylesheet" href="../../style/projects.css">
  <title>Project - FIR Filter</title>
</head>
<body>
  <header>
    <a href="../../index.html#" class="logo">Emilly</a>

    <div class="menu-icon" id="menu-icon">
      <i class="fa fa-bars" id="hamburger-icon"></i>
      <i class="fa fa-times" id="close-icon" style="display: none;"></i>
    </div>
    
    <nav class="navbar" id="navbar">
      <a href="../../index.html#" class="active">Home</a>
      <a href="../../index.html#about-me" >About Me</a>
      <a href="../../index.html#experience" >Experience</a>
      <a href="../../index.html#projects" >Projects</a>
      <a href="../../index.html#contact" >Contact</a>
    </nav>
  </header>
    

  <section class="projects-page" id="projects-page">
    <div class="project-details">
      <h2 class="heading">Project Details</h2>
      <h3 class="name">FIR Filter</h3>
      <div class="project-description">
        <h4 class="subheading">Description</h4>  
        <p>This project focused on designing and implementing a Finite Impulse Response (FIR) filter for signal processing applications using VHDL. The design was verified with a custom testbench in ModelSim and synthesized using Synopsys Design Vision. Placement and routing were conducted on an FPGA, with final performance validation using an oscilloscope to ensure signal fidelity and timing accuracy.</p>
        <ul>
          <li><span class="reference">Context:</span> Project for the course "Projet de conception d'électronique numérique" in the Embedded Systems and Connected Objects master's program.</li>
          <li><span class="reference">Local:</span> Institut Polytechnique de Grenoble (INP Grenoble), Grenoble, France</li>
          <li><span class="reference">Duration:</span> 5 months</li>
          <li><span class="reference">Team Size:</span> 2 people</li>
          <li><span class="reference">Timeline:</span> Jan 2024 - May 2024</li>
        </ul>
      </div>

 
      <div class="project-technologies">
        <h4 class="subheading">Technologies Used</h4>
        <ul>       
          <li><span class="reference">Development Boards:</span> FPGA (Spartan-3)</li>
          <li><span class="reference">Programming Languages:</span> VHDL</li>
          <li><span class="reference">Tools:</span> ModelSim, Synopsys Design Vision, SpyGlass, Xilinx</li>
          <li><span class="reference">Concepts:</span> Filter Design, Placement and Routing, Signal Processing, Testbench Verification</li>
        </ul>
      </div>

      <div class="results">
        <h4 class="subheading">Tasks</h4>
        <ul>
          <li>Designed a FIR filter in VHDL to process digital signals with high accuracy.</li>
          <li>Verified filter functionality using a ModelSim testbench.</li>
          <li>Synthesized the design in Synopsys Design Vision and optimized FPGA placement and routing.</li>
          <li>Performed real-time signal testing on an oscilloscope to validate performance.</li>
      </ul>
      </div>

  </section> 
 
  
  <script src="../../src/projects.js"></script>
  <script src="../../src/script.js"></script>

</body>
</html>