<stg><name>needwun_Pipeline_pad_b</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %b_str_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="b_str_idx"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %trunc_ln1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 %trunc_ln1_read, i32 %b_str_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc147

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc147:0 %b_str_idx_1 = load i32 %b_str_idx

]]></Node>
<StgValue><ssdm name="b_str_idx_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc147:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc147:2 %icmp_ln86 = icmp_eq  i32 %b_str_idx_1, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc147:3 %br_ln86 = br i1 %icmp_ln86, void %for.inc147.split, void %for.end149.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
for.inc147.split:0 %b_str_idx_cast = zext i32 %b_str_idx_1

]]></Node>
<StgValue><ssdm name="b_str_idx_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc147.split:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc147.split:2 %alignedB_addr = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_cast

]]></Node>
<StgValue><ssdm name="alignedB_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc147.split:3 %store_ln87 = store i8 95, i8 %alignedB_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc147.split:4 %add_ln86 = add i32 %b_str_idx_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc147.split:5 %store_ln86 = store i32 %add_ln86, i32 %b_str_idx

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
for.inc147.split:6 %br_ln86 = br void %for.inc147

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
for.end149.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="trunc_ln1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln1"/></StgValue>
</port>
<port id="28" name="alignedB" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="alignedB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="StgValue_29" to="b_str_idx" fromId="29" toId="4">
</dataflow>
<dataflow id="32" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="33" from="alignedB" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="35" from="empty" to="specinterface_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="37" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="40" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="44" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="45" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="46" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="51" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_41" to="specinterface_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="54" from="StgValue_36" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i32" to="trunc_ln1_read" fromId="55" toId="6">
</dataflow>
<dataflow id="57" from="trunc_ln1" to="trunc_ln1_read" fromId="27" toId="6">
</dataflow>
<dataflow id="58" from="trunc_ln1_read" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="59" from="b_str_idx" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="60" from="b_str_idx" to="b_str_idx_1" fromId="4" toId="9">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_41" to="specpipeline_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_29" to="specpipeline_ln0" fromId="29" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="10">
</dataflow>
<dataflow id="68" from="p_str" to="specpipeline_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="b_str_idx_1" to="icmp_ln86" fromId="9" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln86" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="icmp_ln86" to="br_ln86" fromId="11" toId="12">
</dataflow>
<dataflow id="73" from="b_str_idx_1" to="b_str_idx_cast" fromId="9" toId="13">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="74" toId="14">
</dataflow>
<dataflow id="77" from="empty_2" to="specloopname_ln18" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="alignedB" to="alignedB_addr" fromId="28" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_79" to="alignedB_addr" fromId="79" toId="15">
</dataflow>
<dataflow id="81" from="b_str_idx_cast" to="alignedB_addr" fromId="13" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln87" fromId="82" toId="16">
</dataflow>
<dataflow id="84" from="alignedB_addr" to="store_ln87" fromId="15" toId="16">
</dataflow>
<dataflow id="85" from="b_str_idx_1" to="add_ln86" fromId="9" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_29" to="add_ln86" fromId="29" toId="17">
</dataflow>
<dataflow id="87" from="add_ln86" to="store_ln86" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="b_str_idx" to="store_ln86" fromId="4" toId="18">
</dataflow>
<dataflow id="89" from="icmp_ln86" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
