
****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/proj3_hls/solution1/.autopilot/db/ip_tmp'
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 209.063 ; gain = 18.832
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 229.492 ; gain = 20.430
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dadd_3_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_dadd_3_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dadd_3_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dcmp_0_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dcmp_0_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_ddiv_29_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_ddiv_29_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_ddiv_29_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_dexp_16_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dexp_16_full_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_dexp_16_full_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_dexp_16_full_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fadd_3_full_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fadd_3_full_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fcmp_0_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fcmp_0_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fdiv_14_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fdiv_14_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fmul_2_max_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fmul_2_max_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fpext_0_no_dsp_32' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fpext_0_no_dsp_32' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'obj_detector_ap_fptrunc_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fptrunc_0_no_dsp_64' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'obj_detector_ap_fptrunc_0_no_dsp_64'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'obj_detector_ap_fptrunc_0_no_dsp_64' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 03 21:50:09 2016...
