// Seed: 3561681220
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_15;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7,
    input tri0 id_8,
    output supply1 id_9
    , id_17,
    input supply0 id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wire id_13,
    output wire id_14,
    input wor id_15
);
  wire id_18;
  module_0(
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17
  );
  wire id_19;
  and (id_12, id_2, id_1, id_10, id_3, id_6, id_17, id_11, id_18, id_8, id_5, id_15);
endmodule
