
==============================================================================
XRT Build Version: 2.18.179 (2024.2)
       Build Date: 2024-11-05 13:57:47
          Hash ID: 3ade2e671e5ab463400813fc2846c57edf82bb10
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2025.1) on 2025-05-21-18:10:03
   Version:                2.18.179
   Kernels:                AxonLoader, NeuroRing
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          b7cadc8a-c792-1d03-99a2-88a44a8fe12e
   UUID (IINTF):           b7ac1abe1e3e1cb686d5a81232452676
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_3
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3513633)
   Created:
               Fri Apr  1 11:16:28 2022   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          xilinx_u55c_gen3x16_xdma_3_202210_1
   Static UUID:            b7ac1abe-1e3e-1cb6-86d5-a81232452676
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 114 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 200 MHz
   Achieved Freq:  114.4 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x220000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x240000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x260000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x280000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x2a0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x2c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x2e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x300000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x320000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x340000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x360000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x380000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x3a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x3c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x3e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        39
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        40
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        42
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_4
   Index:        43
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_5
   Index:        44
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: AxonLoader

Definition
----------
   Signature: AxonLoader (void* SynapseList, void* SpikeRecorder, unsigned int NeuronStart, unsigned int NeuronTotal, unsigned int DCstimStart, unsigned int DCstimTotal, float DCstimAmp, unsigned int SimulationTime, stream<hls::axis<ap_uint<2048>, 0, 0, 0, '8', false>, 0>& SpikeOutIn, stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>& SynapseStream)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          SPIKEOUTIN
   Mode:          read_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          SYNAPSESTREAM
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x58
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        AxonLoader_0
   Base Address: 0x800000

   Argument:          SynapseList
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)

   Argument:          SpikeRecorder
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          NeuronStart
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          NeuronTotal
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          DCstimStart
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          DCstimTotal
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          DCstimAmp
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          SimulationTime
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          SpikeOutIn
   Register Offset:   0x0
   Port:              SPIKEOUTIN
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          SynapseStream
   Register Offset:   0x0
   Port:              SYNAPSESTREAM
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        AxonLoader_1
   Base Address: 0x810000

   Argument:          SynapseList
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          SpikeRecorder
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          NeuronStart
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          NeuronTotal
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          DCstimStart
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          DCstimTotal
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          DCstimAmp
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          SimulationTime
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          SpikeOutIn
   Register Offset:   0x0
   Port:              SPIKEOUTIN
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          SynapseStream
   Register Offset:   0x0
   Port:              SYNAPSESTREAM
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)
Kernel: NeuroRing

Definition
----------
   Signature: NeuroRing (unsigned int SimulationTime, float threshold, unsigned int AmountOfCores, unsigned int NeuronStart, unsigned int NeuronTotal, stream<hls::axis<ap_uint<64>, 0, 0, 0, '8', false>, 0>& syn_route_in, stream<hls::axis<ap_uint<64>, 0, 0, 0, '8', false>, 0>& syn_forward_rt, stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>& synapse_stream, stream<hls::axis<ap_uint<2048>, 0, 0, 0, '8', false>, 0>& spike_out)

Ports
-----
   Port:          SYN_ROUTE_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          SYN_FORWARD_RT
   Mode:          write_only
   Range (bytes): 
   Data Width:    64 bits
   Port Type:     stream

   Port:          SYNAPSE_STREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          SPIKE_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    2048 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x38
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        NeuroRing_0
   Base Address: 0x820000

   Argument:          SimulationTime
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          threshold
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          AmountOfCores
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          NeuronStart
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          NeuronTotal
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          syn_route_in
   Register Offset:   0x0
   Port:              SYN_ROUTE_IN
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          syn_forward_rt
   Register Offset:   0x0
   Port:              SYN_FORWARD_RT
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          synapse_stream
   Register Offset:   0x0
   Port:              SYNAPSE_STREAM
   Memory:            dc_4 (MEM_STREAMING_CONNECTION)

   Argument:          spike_out
   Register Offset:   0x0
   Port:              SPIKE_OUT
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

--------------------------
Instance:        NeuroRing_1
   Base Address: 0xc00000

   Argument:          SimulationTime
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          threshold
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          AmountOfCores
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          NeuronStart
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          NeuronTotal
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          syn_route_in
   Register Offset:   0x0
   Port:              SYN_ROUTE_IN
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          syn_forward_rt
   Register Offset:   0x0
   Port:              SYN_FORWARD_RT
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          synapse_stream
   Register Offset:   0x0
   Port:              SYNAPSE_STREAM
   Memory:            dc_5 (MEM_STREAMING_CONNECTION)

   Argument:          spike_out
   Register Offset:   0x0
   Port:              SPIKE_OUT
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2025.1 - 2025-05-21-18:10:03 (SW BUILD: 6137779)
   Command Line:  v++ --config NeuroRing.cfg --connectivity.nk NeuroRing:2:NeuroRing_0,NeuroRing_1 --connectivity.nk AxonLoader:2:AxonLoader_0,AxonLoader_1 --connectivity.slr AxonLoader_0:SLR0 --connectivity.slr NeuroRing_0:SLR0 --connectivity.slr NeuroRing_1:SLR1 --connectivity.slr AxonLoader_1:SLR0 --connectivity.sp AxonLoader_0.SynapseList:HBM[0] --connectivity.sp AxonLoader_0.SpikeRecorder:HBM[1] --connectivity.sp AxonLoader_1.SynapseList:HBM[20] --connectivity.sp AxonLoader_1.SpikeRecorder:HBM[21] --connectivity.stream_connect AxonLoader_0.SynapseStream:NeuroRing_0.synapse_stream:1024 --connectivity.stream_connect NeuroRing_0.spike_out:AxonLoader_0.SpikeOutIn:1024 --connectivity.stream_connect NeuroRing_0.syn_forward_rt:NeuroRing_1.syn_route_in:1024 --connectivity.stream_connect NeuroRing_1.syn_forward_rt:NeuroRing_0.syn_route_in:1024 --connectivity.stream_connect AxonLoader_1.SynapseStream:NeuroRing_1.synapse_stream:1024 --connectivity.stream_connect NeuroRing_1.spike_out:AxonLoader_1.SpikeOutIn:1024 --debug --input_files krnl_neuroring.xo --input_files krnl_axonloader.xo --kernel_frequency 200 --link --optimize 3 --output krnl_neuroring_hw.xclbin --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --report_level 0 --save-temps --target hw --vivado.impl.jobs 32 --vivado.prop run.impl_1.strategy=Performance_ExtraTimingOpt --vivado.synth.jobs 32 
   Options:       --config NeuroRing.cfg
                  --connectivity.nk NeuroRing:2:NeuroRing_0,NeuroRing_1
                  --connectivity.nk AxonLoader:2:AxonLoader_0,AxonLoader_1
                  --connectivity.slr AxonLoader_0:SLR0
                  --connectivity.slr NeuroRing_0:SLR0
                  --connectivity.slr NeuroRing_1:SLR1
                  --connectivity.slr AxonLoader_1:SLR0
                  --connectivity.sp AxonLoader_0.SynapseList:HBM[0]
                  --connectivity.sp AxonLoader_0.SpikeRecorder:HBM[1]
                  --connectivity.sp AxonLoader_1.SynapseList:HBM[20]
                  --connectivity.sp AxonLoader_1.SpikeRecorder:HBM[21]
                  --connectivity.stream_connect AxonLoader_0.SynapseStream:NeuroRing_0.synapse_stream:1024
                  --connectivity.stream_connect NeuroRing_0.spike_out:AxonLoader_0.SpikeOutIn:1024
                  --connectivity.stream_connect NeuroRing_0.syn_forward_rt:NeuroRing_1.syn_route_in:1024
                  --connectivity.stream_connect NeuroRing_1.syn_forward_rt:NeuroRing_0.syn_route_in:1024
                  --connectivity.stream_connect AxonLoader_1.SynapseStream:NeuroRing_1.synapse_stream:1024
                  --connectivity.stream_connect NeuroRing_1.spike_out:AxonLoader_1.SpikeOutIn:1024
                  --debug
                  --input_files krnl_neuroring.xo
                  --input_files krnl_axonloader.xo
                  --kernel_frequency 200
                  --link
                  --optimize 3
                  --output krnl_neuroring_hw.xclbin
                  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --vivado.impl.jobs 32
                  --vivado.prop run.impl_1.strategy=Performance_ExtraTimingOpt
                  --vivado.synth.jobs 32 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
