{
  "module_name": "gdc_v2_defs.h",
  "hash_id": "90242859d2d14aa5b4d3f2ba1a7de7d5a1930f16b1a87b6e19e0643a28be77bb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/gdc_v2_defs.h",
  "human_readable_source": " \n \n\n#ifndef HRT_GDC_v2_defs_h_\n#define HRT_GDC_v2_defs_h_\n\n#define HRT_GDC_IS_V2\n\n#define HRT_GDC_N                     1024  \n#define HRT_GDC_FRAC_BITS               10  \n\n#define HRT_GDC_BLI_FRAC_BITS            4  \n#define HRT_GDC_BLI_COEF_ONE             BIT(HRT_GDC_BLI_FRAC_BITS)\n\n#define HRT_GDC_BCI_COEF_BITS           14  \n#define HRT_GDC_BCI_COEF_ONE             (1 << (HRT_GDC_BCI_COEF_BITS - 2))   \n \n \n \n \n \n#define HRT_GDC_BCI_COEF_MASK            ((1 << HRT_GDC_BCI_COEF_BITS) - 1)\n\n#define HRT_GDC_LUT_BYTES                (HRT_GDC_N * 4 * 2)                 \n \n\n#define _HRT_GDC_REG_ALIGN               4\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#define HRT_GDC_CONFIG_CMD             1\n#define HRT_GDC_DATA_CMD               0\n\n#define HRT_GDC_CMD_POS               31\n#define HRT_GDC_CMD_BITS               1\n#define HRT_GDC_CRUN_POS              30\n#define HRT_GDC_REG_ID_POS            25\n#define HRT_GDC_REG_ID_BITS            5\n#define HRT_GDC_DATA_POS               0\n#define HRT_GDC_DATA_BITS             25\n\n#define HRT_GDC_FRYIPXFRX_BITS        26\n#define HRT_GDC_P0X_BITS              23\n\n#define HRT_GDC_MAX_OXDIM           (8192 - 64)\n#define HRT_GDC_MAX_OYDIM           4095\n#define HRT_GDC_MAX_IXDIM           (8192 - 64)\n#define HRT_GDC_MAX_IYDIM           4095\n#define HRT_GDC_MAX_DS_FAC            16\n#define HRT_GDC_MAX_DX                 (HRT_GDC_MAX_DS_FAC * HRT_GDC_N - 1)\n#define HRT_GDC_MAX_DY                 HRT_GDC_MAX_DX\n\n \n\n#define HRT_GDC_PERF_1_1_pix          0\n#define HRT_GDC_PERF_2_1_pix          1\n#define HRT_GDC_PERF_1_2_pix          2\n#define HRT_GDC_PERF_2_2_pix          3\n\n#define HRT_GDC_NND_MODE              0\n#define HRT_GDC_BLI_MODE              1\n#define HRT_GDC_BCI_MODE              2\n#define HRT_GDC_LUT_MODE              3\n\n#define HRT_GDC_SCAN_STB              0\n#define HRT_GDC_SCAN_STR              1\n\n#define HRT_GDC_MODE_SCALING          0\n#define HRT_GDC_MODE_TETRAGON         1\n\n#define HRT_GDC_LUT_COEFF_OFFSET     16\n#define HRT_GDC_FRY_BIT_OFFSET       16\n\n\n\n\n\n\n\n\n\n#define HRT_GDC_CE_FSM0_POS           0\n#define HRT_GDC_CE_FSM0_LEN           2\n#define HRT_GDC_CE_OPY_POS            2\n#define HRT_GDC_CE_OPY_LEN           14\n#define HRT_GDC_CE_OPX_POS           16\n#define HRT_GDC_CE_OPX_LEN           16\n\n\n\n\n\n\n\n\n#define HRT_GDC_CHK_ENGINE_IDX        0\n#define HRT_GDC_WOIX_IDX              1\n#define HRT_GDC_WOIY_IDX              2\n#define HRT_GDC_BPP_IDX               3\n#define HRT_GDC_FRYIPXFRX_IDX         4\n#define HRT_GDC_OXDIM_IDX             5\n#define HRT_GDC_OYDIM_IDX             6\n#define HRT_GDC_SRC_ADDR_IDX          7\n#define HRT_GDC_SRC_END_ADDR_IDX      8\n#define HRT_GDC_SRC_WRAP_ADDR_IDX     9\n#define HRT_GDC_SRC_STRIDE_IDX       10\n#define HRT_GDC_DST_ADDR_IDX         11\n#define HRT_GDC_DST_STRIDE_IDX       12\n#define HRT_GDC_DX_IDX               13\n#define HRT_GDC_DY_IDX               14\n#define HRT_GDC_P0X_IDX              15\n#define HRT_GDC_P0Y_IDX              16\n#define HRT_GDC_P1X_IDX              17\n#define HRT_GDC_P1Y_IDX              18\n#define HRT_GDC_P2X_IDX              19\n#define HRT_GDC_P2Y_IDX              20\n#define HRT_GDC_P3X_IDX              21\n#define HRT_GDC_P3Y_IDX              22\n#define HRT_GDC_PERF_POINT_IDX       23  \n#define HRT_GDC_INTERP_TYPE_IDX      24  \n#define HRT_GDC_SCAN_IDX             25  \n#define HRT_GDC_PROC_MODE_IDX        26  \n\n#define HRT_GDC_LUT_IDX              32\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}