Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L axi_utils_v2_0_6 -L cordic_v6_0_17 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L cmpy_v6_0_20 -L floating_point_v7_0_19 -L xfft_v9_1_7 -L secureip -L xpm --snapshot tb_pcfg_behav xil_defaultlib.tb_pcfg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package std.env
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_7.xfft_v9_1_7_viv_comp
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package cmpy_v6_0_20.cmpy_v6_0_20_pkg
Compiling package floating_point_v7_0_19.floating_point_v7_0_19_consts
Compiling package floating_point_v7_0_19.floating_point_v7_0_19_exp_table...
Compiling package floating_point_v7_0_19.floating_point_v7_0_19_pkg
Compiling package xfft_v9_1_7.pkg
Compiling package xfft_v9_1_7.xfft_v9_1_7_axi_pkg
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package xfft_v9_1_7.half_sincos_tw_table
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package xpm.vcomponents
Compiling package mult_gen_v12_0_17.dsp_pkg
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_viv_comp
Compiling package cordic_v6_0_17.cordic_v6_0_17_viv_comp
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package cordic_v6_0_17.cordic_pack
Compiling package cordic_v6_0_17.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.TW_8254_CNT [tw_8254_cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP_8254 [top_8254_default]
Compiling architecture behavioral of entity xil_defaultlib.latch [\latch(length=4)\]
Compiling architecture behavioral of entity xil_defaultlib.latch [\latch(length=9)\]
Compiling architecture behavioral of entity xil_defaultlib.latch [\latch(length=8)\]
Compiling architecture behavioral of entity xil_defaultlib.tristatebuffer [\tristatebuffer(length=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux [\mux(length=8)\]
Compiling architecture behavioral of entity xil_defaultlib.address_decoder [address_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ad_count_ctrl [ad_count_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_controller [signal_controller_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_wrapper [ram_blk_mem_gen_prim_wrapper_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_width [ram_blk_mem_gen_prim_width_defau...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_generic_cstr [ram_blk_mem_gen_generic_cstr_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_top [ram_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_5_synth [ram_blk_mem_gen_v8_4_5_synth_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_5 [ram_blk_mem_gen_v8_4_5_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_WRAPPER [ram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.max_counter [\max_counter(length=11)\]
Compiling architecture behavioral of entity xil_defaultlib.ram_control [ram_control_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture synth of entity xfft_v9_1_7.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture synth of entity xfft_v9_1_7.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture synth of entity xfft_v9_1_7.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_7.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_has_...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_7.dpm [\dpm(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.mux_bus4 [\mux_bus4(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_7.mux_bus2 [\mux_bus2(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity cmpy_v6_0_20.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity cmpy_v6_0_20.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity cmpy_v6_0_20.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity cmpy_v6_0_20.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity cmpy_v6_0_20.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity cmpy_v6_0_20.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_20.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_20.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity cmpy_v6_0_20.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity cmpy_v6_0_20.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="s...]
Compiling architecture xilinx of entity cmpy_v6_0_20.cmpy_v6_0_20_synth [\cmpy_v6_0_20_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_7.cmpy [\cmpy(c_xdevicefamily="spartan7"...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=23...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_7.adder [\adder(c_xdevicefamily="spartan7...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_7.subtracter [\subtracter(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_7.butterfly [\butterfly(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.r2_pe [\r2_pe(c_xdevicefamily="spartan7...]
Compiling architecture xilinx of entity xfft_v9_1_7.r2_datapath [\r2_datapath(c_xdevicefamily="sp...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture xilinx of entity xfft_v9_1_7.mux_bus16 [\mux_bus16(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.xor_bit_gate [\xor_bit_gate(c_inputs=9)\]
Compiling architecture xilinx of entity xfft_v9_1_7.r2_in_addr [\r2_in_addr(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.mux_bus4 [\mux_bus4(c_xdevicefamily="spart...]
Compiling architecture xilinx of entity xfft_v9_1_7.xor_bit_gate [\xor_bit_gate(c_inputs=8)\]
Compiling architecture xilinx of entity xfft_v9_1_7.r2_rw_addr [\r2_rw_addr(c_xdevicefamily="spa...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_7.mux_bus2 [\mux_bus2(c_xdevicefamily="spart...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_7.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_7.twiddle_gen [\twiddle_gen(c_xdevicefamily="sp...]
Compiling architecture xilinx of entity xfft_v9_1_7.mux_bus16 [\mux_bus16(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.r2_tw_addr [\r2_tw_addr(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_7.equ_rtl [\equ_rtl(c_xdevicefamily="sparta...]
Compiling architecture xilinx of entity xfft_v9_1_7.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_7.equ_rtl [\equ_rtl(c_xdevicefamily="sparta...]
Compiling architecture xilinx of entity xfft_v9_1_7.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="spa...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_7.equ_rtl [\equ_rtl(c_xdevicefamily="sparta...]
Compiling architecture xilinx of entity xfft_v9_1_7.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="spa...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_7.equ_rtl [\equ_rtl(c_xdevicefamily="sparta...]
Compiling architecture xilinx of entity xfft_v9_1_7.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_7.flow_control_c [\flow_control_c(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_7.shift_ram [\shift_ram(c_xdevicefamily="spar...]
Compiling architecture xilinx of entity xfft_v9_1_7.r2_control [\r2_control(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity xfft_v9_1_7.xfft_v9_1_7_c [\xfft_v9_1_7_c(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_7.xfft_v9_1_7_core [\xfft_v9_1_7_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_7.xfft_v9_1_7_viv [\xfft_v9_1_7_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_7.xfft_v9_1_7 [\xfft_v9_1_7(c_xdevicefamily="sp...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17 [\mult_gen_v12_0_17(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=4,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=3,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=5,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=2,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=6,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=7,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=8,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_17.addsub [\addsub(family="spartan7",add_mo...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=1,family="spart...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay [\delay(delay_len=0,family="spart...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay_bit [\delay_bit(delay_len=0,family="s...]
Compiling architecture struct_all of entity cordic_v6_0_17.delay_bit [\delay_bit(delay_len=9,family="s...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="sp...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_v6_0_17_synth [\cordic_v6_0_17_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_17.cordic_v6_0_17_viv [\cordic_v6_0_17_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_17.cordic_v6_0_17 [\cordic_v6_0_17(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Option_mode [option_mode_default]
Compiling architecture behavioral of entity xil_defaultlib.PCFG_TOP [pcfg_top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_pcfg
Built simulation snapshot tb_pcfg_behav
