#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12d60f980 .scope module, "z_core_control_u" "z_core_control_u" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "mem_data_in";
    .port_info 3 /OUTPUT 1 "mem_write_en";
    .port_info 4 /OUTPUT 32 "mem_data_out";
    .port_info 5 /OUTPUT 32 "mem_addr";
P_0x12d813600 .param/l "AUIPC_INST" 1 2 33, C4<0010111>;
P_0x12d813640 .param/l "B_INST" 1 2 28, C4<1100011>;
P_0x12d813680 .param/l "I_INST" 1 2 22, C4<0010011>;
P_0x12d8136c0 .param/l "I_LOAD_INST" 1 2 23, C4<0000011>;
P_0x12d813700 .param/l "JALR_INST" 1 2 24, C4<1100111>;
P_0x12d813740 .param/l "JAL_INST" 1 2 31, C4<1101111>;
P_0x12d813780 .param/l "LUI_INST" 1 2 32, C4<0110111>;
P_0x12d8137c0 .param/l "N_STATES" 1 2 213, +C4<00000000000000000000000000000101>;
P_0x12d813800 .param/l "PC_INIT" 1 2 58, C4<00000000000000000000000000000000>;
P_0x12d813840 .param/l "R_INST" 1 2 19, C4<0110011>;
P_0x12d813880 .param/l "STATE_DECODE" 1 2 222, +C4<000000000000000000000000000000010>;
P_0x12d8138c0 .param/l "STATE_DECODE_b" 1 2 216, +C4<00000000000000000000000000000001>;
P_0x12d813900 .param/l "STATE_EXECUTE" 1 2 223, +C4<0000000000000000000000000000000100>;
P_0x12d813940 .param/l "STATE_EXECUTE_b" 1 2 217, +C4<00000000000000000000000000000010>;
P_0x12d813980 .param/l "STATE_FETCH" 1 2 221, +C4<00000000000000000000000000000001>;
P_0x12d8139c0 .param/l "STATE_FETCH_b" 1 2 215, +C4<00000000000000000000000000000000>;
P_0x12d813a00 .param/l "STATE_MEM" 1 2 224, +C4<00000000000000000000000000000001000>;
P_0x12d813a40 .param/l "STATE_MEM_b" 1 2 218, +C4<00000000000000000000000000000011>;
P_0x12d813a80 .param/l "STATE_WRITE" 1 2 225, +C4<000000000000000000000000000000010000>;
P_0x12d813ac0 .param/l "STATE_WRITE_b" 1 2 219, +C4<00000000000000000000000000000100>;
P_0x12d813b00 .param/l "S_INST" 1 2 27, C4<0100011>;
L_0x6000026e0a10 .functor OR 1, L_0x600003cea6c0, L_0x600003cea760, C4<0>, C4<0>;
L_0x6000026e0a80 .functor OR 1, L_0x6000026e0a10, L_0x600003cea800, C4<0>, C4<0>;
L_0x6000026e0af0 .functor OR 1, L_0x600003cea9e0, L_0x600003ceaa80, C4<0>, C4<0>;
L_0x6000026e0b60 .functor BUFZ 1, L_0x600003cea8a0, C4<0>, C4<0>, C4<0>;
L_0x6000026e0bd0 .functor OR 1, L_0x600003cea8a0, L_0x600003cea940, C4<0>, C4<0>;
L_0x6000026e0c40 .functor NOT 1, L_0x6000026e0bd0, C4<0>, C4<0>, C4<0>;
v0x600003fe0fc0_0 .var "ALUOut_r", 31 0;
v0x600003fe1050_0 .net "Bimm", 31 0, L_0x600003ce97c0;  1 drivers
v0x600003fe10e0_0 .var "IR", 31 0;
v0x600003fe1170_0 .net "Iimm", 31 0, L_0x600003ce90e0;  1 drivers
v0x600003fe1200_0 .net "Imm_mux_out", 31 0, L_0x600003ce9f40;  1 drivers
v0x600003fe1290_0 .var "Imm_r", 31 0;
v0x600003fe1320_0 .net "Jimm", 31 0, L_0x600003ce9c20;  1 drivers
v0x600003fe13b0_0 .var "MDR", 31 0;
v0x600003fe1440_0 .var "PC", 31 0;
v0x600003fe14d0_0 .net "PC_mux", 31 0, L_0x600003ce8aa0;  1 drivers
v0x600003fe1560_0 .net "PC_plus4", 31 0, L_0x600003ce8780;  1 drivers
v0x600003fe15f0_0 .net "PC_plus_Imm", 31 0, L_0x600003ce8820;  1 drivers
v0x600003fe1680_0 .net "Simm", 31 0, L_0x600003ce9400;  1 drivers
v0x600003fe1710_0 .net "Uimm", 31 0, L_0x600003ce9720;  1 drivers
v0x600003fe17a0_0 .net *"_ivl_1", 0 0, L_0x600003ce83c0;  1 drivers
L_0x120068490 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x600003fe1830_0 .net/2u *"_ivl_102", 6 0, L_0x120068490;  1 drivers
L_0x1200684d8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x600003fe18c0_0 .net/2u *"_ivl_106", 6 0, L_0x1200684d8;  1 drivers
v0x600003fe1950_0 .net *"_ivl_11", 0 0, L_0x600003ce8640;  1 drivers
L_0x120068520 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x600003fe19e0_0 .net/2u *"_ivl_110", 6 0, L_0x120068520;  1 drivers
L_0x120068568 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x600003fe1a70_0 .net/2u *"_ivl_114", 6 0, L_0x120068568;  1 drivers
L_0x120068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fe1b00_0 .net/2u *"_ivl_12", 31 0, L_0x120068058;  1 drivers
v0x600003fe1b90_0 .net *"_ivl_120", 0 0, L_0x6000026e0bd0;  1 drivers
L_0x1200680a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003fe1c20_0 .net/2u *"_ivl_16", 31 0, L_0x1200680a0;  1 drivers
v0x600003fe1cb0_0 .net *"_ivl_22", 31 0, L_0x600003ce88c0;  1 drivers
v0x600003fe1d40_0 .net *"_ivl_24", 31 0, L_0x600003ce8960;  1 drivers
v0x600003fe1dd0_0 .net *"_ivl_26", 31 0, L_0x600003ce8a00;  1 drivers
L_0x120068208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003fe1e60_0 .net/2u *"_ivl_30", 31 0, L_0x120068208;  1 drivers
v0x600003fe1ef0_0 .net *"_ivl_32", 31 0, L_0x600003ce9cc0;  1 drivers
v0x600003fe1f80_0 .net *"_ivl_34", 31 0, L_0x600003ce9d60;  1 drivers
v0x600003fe2010_0 .net *"_ivl_36", 31 0, L_0x600003ce9e00;  1 drivers
v0x600003fe20a0_0 .net *"_ivl_38", 31 0, L_0x600003ce9ea0;  1 drivers
v0x600003fe2130_0 .net *"_ivl_42", 31 0, L_0x600003ce9fe0;  1 drivers
v0x600003fe21c0_0 .net *"_ivl_44", 31 0, L_0x600003cea080;  1 drivers
v0x600003fe2250_0 .net *"_ivl_46", 31 0, L_0x600003cea1c0;  1 drivers
v0x600003fe22e0_0 .net *"_ivl_48", 31 0, L_0x600003cea260;  1 drivers
v0x600003fe2370_0 .net *"_ivl_5", 0 0, L_0x600003ce8500;  1 drivers
v0x600003fe2400_0 .net *"_ivl_54", 31 0, L_0x600003cea3a0;  1 drivers
v0x600003fe2490_0 .net *"_ivl_56", 31 0, L_0x600003cea440;  1 drivers
v0x600003fe2520_0 .net *"_ivl_58", 31 0, L_0x600003cea4e0;  1 drivers
L_0x120068010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003fe25b0_0 .net/2u *"_ivl_6", 0 0, L_0x120068010;  1 drivers
v0x600003fe2640_0 .net *"_ivl_60", 31 0, L_0x600003cea580;  1 drivers
L_0x120068250 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x600003fe26d0_0 .net/2u *"_ivl_64", 6 0, L_0x120068250;  1 drivers
v0x600003fe2760_0 .net *"_ivl_66", 0 0, L_0x600003cea6c0;  1 drivers
L_0x120068298 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x600003fe27f0_0 .net/2u *"_ivl_68", 6 0, L_0x120068298;  1 drivers
v0x600003fe2880_0 .net *"_ivl_70", 0 0, L_0x600003cea760;  1 drivers
v0x600003fe2910_0 .net *"_ivl_73", 0 0, L_0x6000026e0a10;  1 drivers
L_0x1200682e0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x600003fe29a0_0 .net/2u *"_ivl_74", 6 0, L_0x1200682e0;  1 drivers
v0x600003fe2a30_0 .net *"_ivl_76", 0 0, L_0x600003cea800;  1 drivers
L_0x120068328 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x600003fe2ac0_0 .net/2u *"_ivl_80", 6 0, L_0x120068328;  1 drivers
L_0x120068370 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600003fe2b50_0 .net/2u *"_ivl_84", 6 0, L_0x120068370;  1 drivers
L_0x1200683b8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x600003fe2be0_0 .net/2u *"_ivl_88", 6 0, L_0x1200683b8;  1 drivers
v0x600003fe2c70_0 .net *"_ivl_90", 0 0, L_0x600003cea9e0;  1 drivers
L_0x120068400 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x600003fe2d00_0 .net/2u *"_ivl_92", 6 0, L_0x120068400;  1 drivers
v0x600003fe2d90_0 .net *"_ivl_94", 0 0, L_0x600003ceaa80;  1 drivers
L_0x120068448 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x600003fe2e20_0 .net/2u *"_ivl_98", 6 0, L_0x120068448;  1 drivers
v0x600003fe2eb0_0 .net "alu_branch", 0 0, v0x600003fee0a0_0;  1 drivers
v0x600003fe2f40_0 .var "alu_funct3_r", 2 0;
v0x600003fe2fd0_0 .var "alu_funct7_r", 6 0;
v0x600003fe3060_0 .var "alu_in1_r", 31 0;
v0x600003fe30f0_0 .net "alu_in2_mux", 31 0, L_0x600003cea620;  1 drivers
v0x600003fe3180_0 .var "alu_in2_r", 31 0;
v0x600003fe3210_0 .var "alu_op_r", 6 0;
v0x600003fe32a0_0 .net "alu_out", 31 0, v0x600003fee490_0;  1 drivers
o0x120030b80 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003fe3330_0 .net "clk", 0 0, o0x120030b80;  0 drivers
v0x600003fe33c0_0 .net "funct3", 2 0, L_0x600003ce8dc0;  1 drivers
v0x600003fe3450_0 .net "funct7", 6 0, L_0x600003ce8e60;  1 drivers
v0x600003fe34e0_0 .net "isAUIPC", 0 0, L_0x600003ceabc0;  1 drivers
v0x600003fe3570_0 .net "isBimm", 0 0, L_0x600003cea940;  1 drivers
v0x600003fe3600_0 .net "isIimm", 0 0, L_0x6000026e0a80;  1 drivers
v0x600003fe3690_0 .net "isJAL", 0 0, L_0x600003ceac60;  1 drivers
v0x600003fe3720_0 .net "isJALR", 0 0, L_0x600003cead00;  1 drivers
v0x600003fe37b0_0 .net "isLUI", 0 0, L_0x600003ceab20;  1 drivers
v0x600003fe3840_0 .net "isLoad", 0 0, L_0x600003ceada0;  1 drivers
v0x600003fe38d0_0 .net "isSimm", 0 0, L_0x600003cea8a0;  1 drivers
v0x600003fe3960_0 .net "isStore", 0 0, L_0x6000026e0b60;  1 drivers
v0x600003fe39f0_0 .net "isUimm", 0 0, L_0x6000026e0af0;  1 drivers
v0x600003fe3a80_0 .net "isWB", 0 0, L_0x6000026e0c40;  1 drivers
v0x600003fe3b10_0 .net "mem_addr", 31 0, L_0x600003ce8460;  1 drivers
o0x120032020 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600003fe3ba0_0 .net "mem_data_in", 31 0, o0x120032020;  0 drivers
v0x600003fe3c30_0 .net "mem_data_out", 31 0, L_0x600003ce86e0;  1 drivers
v0x600003fe3cc0_0 .var "mem_data_out_r", 31 0;
v0x600003fe3d50_0 .net "mem_write_en", 0 0, L_0x600003ce85a0;  1 drivers
v0x600003fe3de0_0 .net "op", 6 0, L_0x600003ce8b40;  1 drivers
v0x600003fe3e70_0 .net "rd", 4 0, L_0x600003ce8d20;  1 drivers
v0x600003fe3f00_0 .net "rd_in_mux", 31 0, L_0x600003cea120;  1 drivers
o0x1200311b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003fe4000_0 .net "reset", 0 0, o0x1200311b0;  0 drivers
v0x600003fe4090_0 .net "rs1", 4 0, L_0x600003ce8be0;  1 drivers
v0x600003fe4120_0 .net "rs1_out", 31 0, L_0x6000026e0850;  1 drivers
v0x600003fe41b0_0 .net "rs2", 4 0, L_0x600003ce8c80;  1 drivers
v0x600003fe4240_0 .net "rs2_out", 31 0, v0x600003fe0ea0_0;  1 drivers
v0x600003fe42d0_0 .var "state", 4 0;
v0x600003fe4360_0 .net "write_enable", 0 0, L_0x600003cea300;  1 drivers
L_0x600003ce83c0 .part v0x600003fe42d0_0, 3, 1;
L_0x600003ce8460 .functor MUXZ 32, v0x600003fe1440_0, v0x600003fe0fc0_0, L_0x600003ce83c0, C4<>;
L_0x600003ce8500 .part v0x600003fe42d0_0, 3, 1;
L_0x600003ce85a0 .functor MUXZ 1, L_0x120068010, L_0x6000026e0b60, L_0x600003ce8500, C4<>;
L_0x600003ce8640 .part v0x600003fe42d0_0, 3, 1;
L_0x600003ce86e0 .functor MUXZ 32, L_0x120068058, v0x600003fe3cc0_0, L_0x600003ce8640, C4<>;
L_0x600003ce8780 .arith/sum 32, v0x600003fe1440_0, L_0x1200680a0;
L_0x600003ce8820 .arith/sum 32, v0x600003fe1440_0, v0x600003fe1290_0;
L_0x600003ce88c0 .functor MUXZ 32, L_0x600003ce8780, L_0x600003ce8820, v0x600003fee0a0_0, C4<>;
L_0x600003ce8960 .functor MUXZ 32, L_0x600003ce8780, L_0x600003ce8820, L_0x600003ceac60, C4<>;
L_0x600003ce8a00 .functor MUXZ 32, L_0x600003ce8960, L_0x600003ce88c0, L_0x600003cea940, C4<>;
L_0x600003ce8aa0 .functor MUXZ 32, L_0x600003ce8a00, v0x600003fee490_0, L_0x600003cead00, C4<>;
L_0x600003ce9cc0 .functor MUXZ 32, L_0x120068208, L_0x600003ce9720, L_0x6000026e0af0, C4<>;
L_0x600003ce9d60 .functor MUXZ 32, L_0x600003ce9cc0, L_0x600003ce9c20, L_0x600003ceac60, C4<>;
L_0x600003ce9e00 .functor MUXZ 32, L_0x600003ce9d60, L_0x600003ce97c0, L_0x600003cea940, C4<>;
L_0x600003ce9ea0 .functor MUXZ 32, L_0x600003ce9e00, L_0x600003ce9400, L_0x600003cea8a0, C4<>;
L_0x600003ce9f40 .functor MUXZ 32, L_0x600003ce9ea0, L_0x600003ce90e0, L_0x6000026e0a80, C4<>;
L_0x600003ce9fe0 .functor MUXZ 32, v0x600003fe0fc0_0, L_0x600003ce8820, L_0x600003ceabc0, C4<>;
L_0x600003cea080 .functor MUXZ 32, L_0x600003ce9fe0, v0x600003fe1290_0, L_0x600003ceab20, C4<>;
L_0x600003cea1c0 .functor MUXZ 32, L_0x600003cea080, L_0x600003ce8780, L_0x600003cead00, C4<>;
L_0x600003cea260 .functor MUXZ 32, L_0x600003cea1c0, L_0x600003ce8780, L_0x600003ceac60, C4<>;
L_0x600003cea120 .functor MUXZ 32, L_0x600003cea260, v0x600003fe13b0_0, L_0x600003ceada0, C4<>;
L_0x600003cea300 .part v0x600003fe42d0_0, 4, 1;
L_0x600003cea3a0 .functor MUXZ 32, v0x600003fe0ea0_0, L_0x600003ce9720, L_0x6000026e0af0, C4<>;
L_0x600003cea440 .functor MUXZ 32, L_0x600003cea3a0, L_0x600003ce9c20, L_0x600003ceac60, C4<>;
L_0x600003cea4e0 .functor MUXZ 32, L_0x600003cea440, v0x600003fe0ea0_0, L_0x600003cea940, C4<>;
L_0x600003cea580 .functor MUXZ 32, L_0x600003cea4e0, L_0x600003ce9400, L_0x600003cea8a0, C4<>;
L_0x600003cea620 .functor MUXZ 32, L_0x600003cea580, L_0x600003ce90e0, L_0x6000026e0a80, C4<>;
L_0x600003cea6c0 .cmp/eq 7, L_0x600003ce8b40, L_0x120068250;
L_0x600003cea760 .cmp/eq 7, L_0x600003ce8b40, L_0x120068298;
L_0x600003cea800 .cmp/eq 7, L_0x600003ce8b40, L_0x1200682e0;
L_0x600003cea8a0 .cmp/eq 7, L_0x600003ce8b40, L_0x120068328;
L_0x600003cea940 .cmp/eq 7, L_0x600003ce8b40, L_0x120068370;
L_0x600003cea9e0 .cmp/eq 7, L_0x600003ce8b40, L_0x1200683b8;
L_0x600003ceaa80 .cmp/eq 7, L_0x600003ce8b40, L_0x120068400;
L_0x600003ceab20 .cmp/eq 7, L_0x600003ce8b40, L_0x120068448;
L_0x600003ceabc0 .cmp/eq 7, L_0x600003ce8b40, L_0x120068490;
L_0x600003ceac60 .cmp/eq 7, L_0x600003ce8b40, L_0x1200684d8;
L_0x600003cead00 .cmp/eq 7, L_0x600003ce8b40, L_0x120068520;
L_0x600003ceada0 .cmp/eq 7, L_0x600003ce8b40, L_0x120068568;
S_0x12d605c90 .scope module, "alu" "z_core_alu" 2 169, 3 2 0, S_0x12d60f980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 7 "alu_op";
    .port_info 3 /INPUT 3 "alu_funct3";
    .port_info 4 /INPUT 7 "alu_funct7";
    .port_info 5 /OUTPUT 32 "alu_out";
    .port_info 6 /OUTPUT 1 "alu_branch";
v0x600003fee010_0 .net "alu_branch", 0 0, v0x600003fee0a0_0;  alias, 1 drivers
v0x600003fee0a0_0 .var "alu_branch_r", 0 0;
v0x600003fee130_0 .net "alu_funct3", 2 0, v0x600003fe2f40_0;  1 drivers
v0x600003fee1c0_0 .net "alu_funct7", 6 0, v0x600003fe2fd0_0;  1 drivers
v0x600003fee250_0 .net "alu_in1", 31 0, v0x600003fe3060_0;  1 drivers
v0x600003fee2e0_0 .net "alu_in2", 31 0, v0x600003fe3180_0;  1 drivers
v0x600003fee370_0 .net "alu_op", 6 0, v0x600003fe3210_0;  1 drivers
v0x600003fee400_0 .net "alu_out", 31 0, v0x600003fee490_0;  alias, 1 drivers
v0x600003fee490_0 .var "alu_out_r", 31 0;
E_0x6000018e5940 .event anyedge, v0x600003fee2e0_0, v0x600003fee250_0, v0x600003fee370_0;
S_0x12d605e00 .scope module, "decoder" "z_core_decoder" 2 90, 4 1 0, S_0x12d60f980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 7 "op";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 32 "Iimm";
    .port_info 6 /OUTPUT 32 "Simm";
    .port_info 7 /OUTPUT 32 "Uimm";
    .port_info 8 /OUTPUT 32 "Bimm";
    .port_info 9 /OUTPUT 32 "Jimm";
    .port_info 10 /OUTPUT 3 "funct3";
    .port_info 11 /OUTPUT 7 "funct7";
v0x600003fee520_0 .net "Bimm", 31 0, L_0x600003ce97c0;  alias, 1 drivers
v0x600003fee5b0_0 .net "Iimm", 31 0, L_0x600003ce90e0;  alias, 1 drivers
v0x600003fee640_0 .net "Jimm", 31 0, L_0x600003ce9c20;  alias, 1 drivers
v0x600003fee6d0_0 .net "Simm", 31 0, L_0x600003ce9400;  alias, 1 drivers
v0x600003fee760_0 .net "Uimm", 31 0, L_0x600003ce9720;  alias, 1 drivers
v0x600003fee7f0_0 .net *"_ivl_13", 0 0, L_0x600003ce8f00;  1 drivers
v0x600003fee880_0 .net *"_ivl_14", 20 0, L_0x600003ce8fa0;  1 drivers
v0x600003fee910_0 .net *"_ivl_17", 10 0, L_0x600003ce9040;  1 drivers
v0x600003fee9a0_0 .net *"_ivl_21", 0 0, L_0x600003ce9180;  1 drivers
v0x600003feea30_0 .net *"_ivl_22", 20 0, L_0x600003ce9220;  1 drivers
v0x600003feeac0_0 .net *"_ivl_25", 5 0, L_0x600003ce92c0;  1 drivers
v0x600003feeb50_0 .net *"_ivl_27", 4 0, L_0x600003ce9360;  1 drivers
v0x600003feebe0_0 .net *"_ivl_31", 0 0, L_0x600003ce94a0;  1 drivers
v0x600003feec70_0 .net *"_ivl_33", 5 0, L_0x600003ce9540;  1 drivers
v0x600003feed00_0 .net *"_ivl_35", 3 0, L_0x600003ce95e0;  1 drivers
L_0x1200680e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003feed90_0 .net/2u *"_ivl_36", 0 0, L_0x1200680e8;  1 drivers
v0x600003feee20_0 .net *"_ivl_38", 11 0, L_0x600003ce9680;  1 drivers
L_0x120068130 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003feeeb0_0 .net *"_ivl_43", 19 0, L_0x120068130;  1 drivers
v0x600003feef40_0 .net *"_ivl_45", 19 0, L_0x600003ce9860;  1 drivers
L_0x120068178 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003feefd0_0 .net/2u *"_ivl_46", 11 0, L_0x120068178;  1 drivers
v0x600003fef060_0 .net *"_ivl_51", 0 0, L_0x600003ce9900;  1 drivers
v0x600003fef0f0_0 .net *"_ivl_52", 11 0, L_0x600003ce99a0;  1 drivers
v0x600003fef180_0 .net *"_ivl_55", 7 0, L_0x600003ce9a40;  1 drivers
v0x600003fef210_0 .net *"_ivl_57", 0 0, L_0x600003ce9ae0;  1 drivers
v0x600003fef2a0_0 .net *"_ivl_59", 9 0, L_0x600003ce9b80;  1 drivers
L_0x1200681c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003fef330_0 .net/2u *"_ivl_60", 0 0, L_0x1200681c0;  1 drivers
v0x600003fef3c0_0 .net "funct3", 2 0, L_0x600003ce8dc0;  alias, 1 drivers
v0x600003fef450_0 .net "funct7", 6 0, L_0x600003ce8e60;  alias, 1 drivers
v0x600003fef4e0_0 .net "inst", 31 0, v0x600003fe10e0_0;  1 drivers
v0x600003fef570_0 .net "op", 6 0, L_0x600003ce8b40;  alias, 1 drivers
v0x600003fef600_0 .net "rd", 4 0, L_0x600003ce8d20;  alias, 1 drivers
v0x600003fef690_0 .net "rs1", 4 0, L_0x600003ce8be0;  alias, 1 drivers
v0x600003fef720_0 .net "rs2", 4 0, L_0x600003ce8c80;  alias, 1 drivers
L_0x600003ce8b40 .part v0x600003fe10e0_0, 0, 7;
L_0x600003ce8be0 .part v0x600003fe10e0_0, 15, 5;
L_0x600003ce8c80 .part v0x600003fe10e0_0, 20, 5;
L_0x600003ce8d20 .part v0x600003fe10e0_0, 7, 5;
L_0x600003ce8dc0 .part v0x600003fe10e0_0, 12, 3;
L_0x600003ce8e60 .part v0x600003fe10e0_0, 25, 7;
L_0x600003ce8f00 .part v0x600003fe10e0_0, 31, 1;
LS_0x600003ce8fa0_0_0 .concat [ 1 1 1 1], L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00;
LS_0x600003ce8fa0_0_4 .concat [ 1 1 1 1], L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00;
LS_0x600003ce8fa0_0_8 .concat [ 1 1 1 1], L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00;
LS_0x600003ce8fa0_0_12 .concat [ 1 1 1 1], L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00;
LS_0x600003ce8fa0_0_16 .concat [ 1 1 1 1], L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00, L_0x600003ce8f00;
LS_0x600003ce8fa0_0_20 .concat [ 1 0 0 0], L_0x600003ce8f00;
LS_0x600003ce8fa0_1_0 .concat [ 4 4 4 4], LS_0x600003ce8fa0_0_0, LS_0x600003ce8fa0_0_4, LS_0x600003ce8fa0_0_8, LS_0x600003ce8fa0_0_12;
LS_0x600003ce8fa0_1_4 .concat [ 4 1 0 0], LS_0x600003ce8fa0_0_16, LS_0x600003ce8fa0_0_20;
L_0x600003ce8fa0 .concat [ 16 5 0 0], LS_0x600003ce8fa0_1_0, LS_0x600003ce8fa0_1_4;
L_0x600003ce9040 .part v0x600003fe10e0_0, 20, 11;
L_0x600003ce90e0 .concat [ 11 21 0 0], L_0x600003ce9040, L_0x600003ce8fa0;
L_0x600003ce9180 .part v0x600003fe10e0_0, 31, 1;
LS_0x600003ce9220_0_0 .concat [ 1 1 1 1], L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180;
LS_0x600003ce9220_0_4 .concat [ 1 1 1 1], L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180;
LS_0x600003ce9220_0_8 .concat [ 1 1 1 1], L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180;
LS_0x600003ce9220_0_12 .concat [ 1 1 1 1], L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180;
LS_0x600003ce9220_0_16 .concat [ 1 1 1 1], L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180, L_0x600003ce9180;
LS_0x600003ce9220_0_20 .concat [ 1 0 0 0], L_0x600003ce9180;
LS_0x600003ce9220_1_0 .concat [ 4 4 4 4], LS_0x600003ce9220_0_0, LS_0x600003ce9220_0_4, LS_0x600003ce9220_0_8, LS_0x600003ce9220_0_12;
LS_0x600003ce9220_1_4 .concat [ 4 1 0 0], LS_0x600003ce9220_0_16, LS_0x600003ce9220_0_20;
L_0x600003ce9220 .concat [ 16 5 0 0], LS_0x600003ce9220_1_0, LS_0x600003ce9220_1_4;
L_0x600003ce92c0 .part v0x600003fe10e0_0, 25, 6;
L_0x600003ce9360 .part v0x600003fe10e0_0, 7, 5;
L_0x600003ce9400 .concat [ 5 6 21 0], L_0x600003ce9360, L_0x600003ce92c0, L_0x600003ce9220;
L_0x600003ce94a0 .part v0x600003fe10e0_0, 7, 1;
L_0x600003ce9540 .part v0x600003fe10e0_0, 25, 6;
L_0x600003ce95e0 .part v0x600003fe10e0_0, 8, 4;
L_0x600003ce9680 .concat [ 1 4 6 1], L_0x1200680e8, L_0x600003ce95e0, L_0x600003ce9540, L_0x600003ce94a0;
L_0x600003ce97c0 .concat [ 12 20 0 0], L_0x600003ce9680, L_0x120068130;
L_0x600003ce9860 .part v0x600003fe10e0_0, 12, 20;
L_0x600003ce9720 .concat [ 12 20 0 0], L_0x120068178, L_0x600003ce9860;
L_0x600003ce9900 .part v0x600003fe10e0_0, 31, 1;
LS_0x600003ce99a0_0_0 .concat [ 1 1 1 1], L_0x600003ce9900, L_0x600003ce9900, L_0x600003ce9900, L_0x600003ce9900;
LS_0x600003ce99a0_0_4 .concat [ 1 1 1 1], L_0x600003ce9900, L_0x600003ce9900, L_0x600003ce9900, L_0x600003ce9900;
LS_0x600003ce99a0_0_8 .concat [ 1 1 1 1], L_0x600003ce9900, L_0x600003ce9900, L_0x600003ce9900, L_0x600003ce9900;
L_0x600003ce99a0 .concat [ 4 4 4 0], LS_0x600003ce99a0_0_0, LS_0x600003ce99a0_0_4, LS_0x600003ce99a0_0_8;
L_0x600003ce9a40 .part v0x600003fe10e0_0, 12, 8;
L_0x600003ce9ae0 .part v0x600003fe10e0_0, 20, 1;
L_0x600003ce9b80 .part v0x600003fe10e0_0, 21, 10;
LS_0x600003ce9c20_0_0 .concat [ 1 10 1 8], L_0x1200681c0, L_0x600003ce9b80, L_0x600003ce9ae0, L_0x600003ce9a40;
LS_0x600003ce9c20_0_4 .concat [ 12 0 0 0], L_0x600003ce99a0;
L_0x600003ce9c20 .concat [ 20 12 0 0], LS_0x600003ce9c20_0_0, LS_0x600003ce9c20_0_4;
S_0x12d6058b0 .scope module, "reg_file" "z_core_reg_file" 2 142, 5 1 0, S_0x12d60f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 32 "rd_in";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "rs1_out";
    .port_info 8 /OUTPUT 32 "rs2_out";
L_0x6000026e0850 .functor BUFZ 32, v0x600003fe0cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003fef7b0_0 .net "clk", 0 0, o0x120030b80;  alias, 0 drivers
v0x600003fef840_0 .net "rd", 4 0, L_0x600003ce8d20;  alias, 1 drivers
v0x600003fef8d0_0 .net "rd_in", 31 0, L_0x600003cea120;  alias, 1 drivers
v0x600003fef960_0 .var "reg_r10_q", 31 0;
v0x600003fef9f0_0 .var "reg_r11_q", 31 0;
v0x600003fefa80_0 .var "reg_r12_q", 31 0;
v0x600003fefb10_0 .var "reg_r13_q", 31 0;
v0x600003fefba0_0 .var "reg_r14_q", 31 0;
v0x600003fefc30_0 .var "reg_r15_q", 31 0;
v0x600003fefcc0_0 .var "reg_r16_q", 31 0;
v0x600003fefd50_0 .var "reg_r17_q", 31 0;
v0x600003fefde0_0 .var "reg_r18_q", 31 0;
v0x600003fefe70_0 .var "reg_r19_q", 31 0;
v0x600003feff00_0 .var "reg_r1_q", 31 0;
v0x600003fe0000_0 .var "reg_r20_q", 31 0;
v0x600003fe0090_0 .var "reg_r21_q", 31 0;
v0x600003fe0120_0 .var "reg_r22_q", 31 0;
v0x600003fe01b0_0 .var "reg_r23_q", 31 0;
v0x600003fe0240_0 .var "reg_r24_q", 31 0;
v0x600003fe02d0_0 .var "reg_r25_q", 31 0;
v0x600003fe0360_0 .var "reg_r26_q", 31 0;
v0x600003fe03f0_0 .var "reg_r27_q", 31 0;
v0x600003fe0480_0 .var "reg_r28_q", 31 0;
v0x600003fe0510_0 .var "reg_r29_q", 31 0;
v0x600003fe05a0_0 .var "reg_r2_q", 31 0;
v0x600003fe0630_0 .var "reg_r30_q", 31 0;
v0x600003fe06c0_0 .var "reg_r31_q", 31 0;
v0x600003fe0750_0 .var "reg_r3_q", 31 0;
v0x600003fe07e0_0 .var "reg_r4_q", 31 0;
v0x600003fe0870_0 .var "reg_r5_q", 31 0;
v0x600003fe0900_0 .var "reg_r6_q", 31 0;
v0x600003fe0990_0 .var "reg_r7_q", 31 0;
v0x600003fe0a20_0 .var "reg_r8_q", 31 0;
v0x600003fe0ab0_0 .var "reg_r9_q", 31 0;
v0x600003fe0b40_0 .net "reset", 0 0, o0x1200311b0;  alias, 0 drivers
v0x600003fe0bd0_0 .net "rs1", 4 0, L_0x600003ce8be0;  alias, 1 drivers
v0x600003fe0c60_0 .net "rs1_out", 31 0, L_0x6000026e0850;  alias, 1 drivers
v0x600003fe0cf0_0 .var "rs1_reg", 31 0;
v0x600003fe0d80_0 .net "rs2", 4 0, L_0x600003ce8c80;  alias, 1 drivers
v0x600003fe0e10_0 .net "rs2_out", 31 0, v0x600003fe0ea0_0;  alias, 1 drivers
v0x600003fe0ea0_0 .var "rs2_reg", 31 0;
v0x600003fe0f30_0 .net "write_enable", 0 0, L_0x600003cea300;  alias, 1 drivers
E_0x6000018e5900/0 .event anyedge, v0x600003fef690_0, v0x600003feff00_0, v0x600003fe05a0_0, v0x600003fe0750_0;
E_0x6000018e5900/1 .event anyedge, v0x600003fe07e0_0, v0x600003fe0870_0, v0x600003fe0900_0, v0x600003fe0990_0;
E_0x6000018e5900/2 .event anyedge, v0x600003fe0a20_0, v0x600003fe0ab0_0, v0x600003fef960_0, v0x600003fef9f0_0;
E_0x6000018e5900/3 .event anyedge, v0x600003fefa80_0, v0x600003fefb10_0, v0x600003fefba0_0, v0x600003fefc30_0;
E_0x6000018e5900/4 .event anyedge, v0x600003fefcc0_0, v0x600003fefd50_0, v0x600003fefde0_0, v0x600003fefe70_0;
E_0x6000018e5900/5 .event anyedge, v0x600003fe0000_0, v0x600003fe0090_0, v0x600003fe0120_0, v0x600003fe01b0_0;
E_0x6000018e5900/6 .event anyedge, v0x600003fe0240_0, v0x600003fe02d0_0, v0x600003fe0360_0, v0x600003fe03f0_0;
E_0x6000018e5900/7 .event anyedge, v0x600003fe0480_0, v0x600003fe0510_0, v0x600003fe0630_0, v0x600003fe06c0_0;
E_0x6000018e5900/8 .event anyedge, v0x600003fef720_0;
E_0x6000018e5900 .event/or E_0x6000018e5900/0, E_0x6000018e5900/1, E_0x6000018e5900/2, E_0x6000018e5900/3, E_0x6000018e5900/4, E_0x6000018e5900/5, E_0x6000018e5900/6, E_0x6000018e5900/7, E_0x6000018e5900/8;
E_0x6000018e59c0 .event posedge, v0x600003fef7b0_0;
    .scope S_0x12d6058b0;
T_0 ;
    %wait E_0x6000018e59c0;
    %load/vec4 v0x600003fe0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003feff00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe05a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe07e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fef960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fef9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fefa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fefb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fefba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fefc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fefcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fefd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fefde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fefe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe01b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe02d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe03f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe06c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003fe0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003feff00_0, 0;
T_0.4 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe05a0_0, 0;
T_0.6 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0750_0, 0;
T_0.8 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe07e0_0, 0;
T_0.10 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 5, 0, 5;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0870_0, 0;
T_0.12 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 6, 0, 5;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0900_0, 0;
T_0.14 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 7, 0, 5;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0990_0, 0;
T_0.16 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 8, 0, 5;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0a20_0, 0;
T_0.18 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 9, 0, 5;
    %jmp/0xz  T_0.20, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0ab0_0, 0;
T_0.20 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 10, 0, 5;
    %jmp/0xz  T_0.22, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fef960_0, 0;
T_0.22 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 11, 0, 5;
    %jmp/0xz  T_0.24, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fef9f0_0, 0;
T_0.24 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 12, 0, 5;
    %jmp/0xz  T_0.26, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fefa80_0, 0;
T_0.26 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 13, 0, 5;
    %jmp/0xz  T_0.28, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fefb10_0, 0;
T_0.28 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 14, 0, 5;
    %jmp/0xz  T_0.30, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fefba0_0, 0;
T_0.30 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_0.32, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fefc30_0, 0;
T_0.32 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_0.34, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fefcc0_0, 0;
T_0.34 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_0.36, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fefd50_0, 0;
T_0.36 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 18, 0, 5;
    %jmp/0xz  T_0.38, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fefde0_0, 0;
T_0.38 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_0.40, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fefe70_0, 0;
T_0.40 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_0.42, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0000_0, 0;
T_0.42 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_0.44, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0090_0, 0;
T_0.44 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_0.46, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0120_0, 0;
T_0.46 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_0.48, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe01b0_0, 0;
T_0.48 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 24, 0, 5;
    %jmp/0xz  T_0.50, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0240_0, 0;
T_0.50 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 25, 0, 5;
    %jmp/0xz  T_0.52, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe02d0_0, 0;
T_0.52 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 26, 0, 5;
    %jmp/0xz  T_0.54, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0360_0, 0;
T_0.54 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 27, 0, 5;
    %jmp/0xz  T_0.56, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe03f0_0, 0;
T_0.56 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 28, 0, 5;
    %jmp/0xz  T_0.58, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0480_0, 0;
T_0.58 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 29, 0, 5;
    %jmp/0xz  T_0.60, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0510_0, 0;
T_0.60 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 30, 0, 5;
    %jmp/0xz  T_0.62, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe0630_0, 0;
T_0.62 ;
    %load/vec4 v0x600003fef840_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_0.64, 4;
    %load/vec4 v0x600003fef8d0_0;
    %assign/vec4 v0x600003fe06c0_0, 0;
T_0.64 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12d6058b0;
T_1 ;
    %wait E_0x6000018e5900;
    %load/vec4 v0x600003fe0bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %jmp T_1.32;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.1 ;
    %load/vec4 v0x600003feff00_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.2 ;
    %load/vec4 v0x600003fe05a0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.3 ;
    %load/vec4 v0x600003fe0750_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.4 ;
    %load/vec4 v0x600003fe07e0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.5 ;
    %load/vec4 v0x600003fe0870_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.6 ;
    %load/vec4 v0x600003fe0900_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.7 ;
    %load/vec4 v0x600003fe0990_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.8 ;
    %load/vec4 v0x600003fe0a20_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.9 ;
    %load/vec4 v0x600003fe0ab0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.10 ;
    %load/vec4 v0x600003fef960_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.11 ;
    %load/vec4 v0x600003fef9f0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.12 ;
    %load/vec4 v0x600003fefa80_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.13 ;
    %load/vec4 v0x600003fefb10_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.14 ;
    %load/vec4 v0x600003fefba0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.15 ;
    %load/vec4 v0x600003fefc30_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.16 ;
    %load/vec4 v0x600003fefcc0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.17 ;
    %load/vec4 v0x600003fefd50_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.18 ;
    %load/vec4 v0x600003fefde0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.19 ;
    %load/vec4 v0x600003fefe70_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.20 ;
    %load/vec4 v0x600003fe0000_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.21 ;
    %load/vec4 v0x600003fe0090_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.22 ;
    %load/vec4 v0x600003fe0120_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.23 ;
    %load/vec4 v0x600003fe01b0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.24 ;
    %load/vec4 v0x600003fe0240_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.25 ;
    %load/vec4 v0x600003fe02d0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.26 ;
    %load/vec4 v0x600003fe0360_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.27 ;
    %load/vec4 v0x600003fe03f0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.28 ;
    %load/vec4 v0x600003fe0480_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.29 ;
    %load/vec4 v0x600003fe0510_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.30 ;
    %load/vec4 v0x600003fe0630_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0x600003fe06c0_0;
    %assign/vec4 v0x600003fe0cf0_0, 0;
    %jmp T_1.32;
T_1.32 ;
    %pop/vec4 1;
    %load/vec4 v0x600003fe0d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.54, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_1.64, 6;
    %jmp T_1.65;
T_1.33 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.34 ;
    %load/vec4 v0x600003feff00_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.35 ;
    %load/vec4 v0x600003fe05a0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.36 ;
    %load/vec4 v0x600003fe0750_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.37 ;
    %load/vec4 v0x600003fe07e0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.38 ;
    %load/vec4 v0x600003fe0870_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.39 ;
    %load/vec4 v0x600003fe0900_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.40 ;
    %load/vec4 v0x600003fe0990_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.41 ;
    %load/vec4 v0x600003fe0a20_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.42 ;
    %load/vec4 v0x600003fe0ab0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.43 ;
    %load/vec4 v0x600003fef960_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.44 ;
    %load/vec4 v0x600003fef9f0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.45 ;
    %load/vec4 v0x600003fefa80_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.46 ;
    %load/vec4 v0x600003fefb10_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.47 ;
    %load/vec4 v0x600003fefba0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.48 ;
    %load/vec4 v0x600003fefc30_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.49 ;
    %load/vec4 v0x600003fefcc0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.50 ;
    %load/vec4 v0x600003fefd50_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.51 ;
    %load/vec4 v0x600003fefde0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.52 ;
    %load/vec4 v0x600003fefe70_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.53 ;
    %load/vec4 v0x600003fe0000_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.54 ;
    %load/vec4 v0x600003fe0090_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.55 ;
    %load/vec4 v0x600003fe0120_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.56 ;
    %load/vec4 v0x600003fe01b0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.57 ;
    %load/vec4 v0x600003fe0240_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.58 ;
    %load/vec4 v0x600003fe02d0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.59 ;
    %load/vec4 v0x600003fe0360_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.60 ;
    %load/vec4 v0x600003fe03f0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.61 ;
    %load/vec4 v0x600003fe0480_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.62 ;
    %load/vec4 v0x600003fe0510_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.63 ;
    %load/vec4 v0x600003fe0630_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.64 ;
    %load/vec4 v0x600003fe06c0_0;
    %assign/vec4 v0x600003fe0ea0_0, 0;
    %jmp T_1.65;
T_1.65 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12d605c90;
T_2 ;
    %wait E_0x6000018e5940;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12d60f980;
T_3 ;
    %wait E_0x6000018e59c0;
    %load/vec4 v0x600003fe4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x600003fe42d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003fe1440_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003fe42d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600003fe3ba0_0;
    %assign/vec4 v0x600003fe10e0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x600003fe42d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600003fe42d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600003fe4120_0;
    %assign/vec4 v0x600003fe3060_0, 0;
    %load/vec4 v0x600003fe30f0_0;
    %assign/vec4 v0x600003fe3180_0, 0;
    %load/vec4 v0x600003fe3de0_0;
    %assign/vec4 v0x600003fe3210_0, 0;
    %load/vec4 v0x600003fe33c0_0;
    %assign/vec4 v0x600003fe2f40_0, 0;
    %load/vec4 v0x600003fe3450_0;
    %assign/vec4 v0x600003fe2fd0_0, 0;
    %load/vec4 v0x600003fe1200_0;
    %assign/vec4 v0x600003fe1290_0, 0;
    %load/vec4 v0x600003fe4240_0;
    %assign/vec4 v0x600003fe3cc0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x600003fe42d0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x600003fe42d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x600003fe14d0_0;
    %assign/vec4 v0x600003fe1440_0, 0;
    %load/vec4 v0x600003fe32a0_0;
    %assign/vec4 v0x600003fe0fc0_0, 0;
    %load/vec4 v0x600003fe3840_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.10, 8;
    %load/vec4 v0x600003fe3960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.10;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 8, 0, 36;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x600003fe3a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.11, 9;
    %pushi/vec4 16, 0, 36;
    %jmp/1 T_3.12, 9;
T_3.11 ; End of true expr.
    %pushi/vec4 1, 0, 36;
    %jmp/0 T_3.12, 9;
 ; End of false expr.
    %blend;
T_3.12;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 5;
    %assign/vec4 v0x600003fe42d0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x600003fe42d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0x600003fe3840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x600003fe3ba0_0;
    %assign/vec4 v0x600003fe13b0_0, 0;
T_3.15 ;
    %load/vec4 v0x600003fe3a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 16, 0, 36;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 1, 0, 36;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 5;
    %assign/vec4 v0x600003fe42d0_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x600003fe42d0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x600003fe42d0_0, 0;
T_3.19 ;
T_3.14 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Core/z_core_control_u.v";
    "Core/z_core_alu.v";
    "Core/z_core_decoder.v";
    "Core/z_core_reg_file.v";
