// Seed: 1414521876
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply0 void id_2,
    input tri1 id_3,
    input tri0 id_4
);
  wire id_6, id_7, id_8;
  wire id_9;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    output tri1  id_0,
    input  tri0  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri   id_6
);
  wire id_8;
  module_0 modCall_1 (id_8);
endmodule
