<profile>

<section name = "Vitis HLS Report for 'axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1'" level="0">
<item name = "Date">Thu Jun 12 12:56:14 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">axis_gemv_fixed</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.091 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 514, 20.000 ns, 5.140 us, 1, 513, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_25_1">0, 512, 1, 1, 1, 0 ~ 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 27, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 59, -</column>
<column name="Register">-, -, 13, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln25_fu_126_p2">+, 0, 0, 13, 10, 1</column>
<column name="icmp_ln25_fu_120_p2">icmp, 0, 0, 12, 10, 11</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_99_p4">14, 3, 1, 3</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 10, 20</column>
<column name="i_fu_60">9, 2, 10, 20</column>
<column name="strm_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="i_fu_60">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1, return value</column>
<column name="strm_in_TVALID">in, 1, axis, strm_in_V_data_V, pointer</column>
<column name="strm_in_TDATA">in, 32, axis, strm_in_V_data_V, pointer</column>
<column name="strm_in_TREADY">out, 1, axis, strm_in_V_last_V, pointer</column>
<column name="strm_in_TLAST">in, 1, axis, strm_in_V_last_V, pointer</column>
<column name="strm_in_TKEEP">in, 4, axis, strm_in_V_keep_V, pointer</column>
<column name="strm_in_TSTRB">in, 4, axis, strm_in_V_strb_V, pointer</column>
<column name="i_out">out, 9, ap_vld, i_out, pointer</column>
<column name="i_out_ap_vld">out, 1, ap_vld, i_out, pointer</column>
<column name="localmem_address0">out, 9, ap_memory, localmem, array</column>
<column name="localmem_ce0">out, 1, ap_memory, localmem, array</column>
<column name="localmem_we0">out, 1, ap_memory, localmem, array</column>
<column name="localmem_d0">out, 25, ap_memory, localmem, array</column>
</table>
</item>
</section>
</profile>
