#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17efd90 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v0x1816140_0 .net "alu_op", 3 0, v0x1810de0_0;  1 drivers
v0x1816270_0 .net "alu_result", 31 0, v0x18105f0_0;  1 drivers
v0x1816380_0 .net "alu_src", 0 0, v0x1810ef0_0;  1 drivers
v0x1816470_0 .net "branch", 0 0, v0x1810f90_0;  1 drivers
v0x1816510_0 .var "clk", 0 0;
v0x1816650_0 .net "curc", 31 0, v0x1813840_0;  1 drivers
v0x1816740_0 .net "idata", 31 0, v0x18151a0_0;  1 drivers
v0x1816830_0 .net "inst", 31 0, v0x1811d00_0;  1 drivers
v0x1816980_0 .net "jadd", 31 0, v0x1814cd0_0;  1 drivers
v0x1816ad0_0 .net "jump", 0 0, v0x1811140_0;  1 drivers
o0x7feed08440c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1816b70_0 .net "mem_data", 31 0, o0x7feed08440c8;  0 drivers
v0x1816c30_0 .net "mem_read", 0 0, v0x1811250_0;  1 drivers
v0x1816cd0_0 .net "mem_to_reg", 0 0, v0x1811310_0;  1 drivers
v0x1816dc0_0 .net "mem_write", 0 0, v0x18113d0_0;  1 drivers
v0x1816e60_0 .net "nxtc", 31 0, v0x1812ca0_0;  1 drivers
v0x1816f00_0 .net "p4", 31 0, L_0x18179f0;  1 drivers
v0x1816fa0_0 .net "ra0", 31 0, v0x1813f00_0;  1 drivers
v0x1817150_0 .net "rdata1", 31 0, v0x1813fc0_0;  1 drivers
v0x1817240_0 .net "rdata2", 31 0, v0x18140c0_0;  1 drivers
v0x1817330_0 .net "reg_dst", 0 0, v0x18115e0_0;  1 drivers
v0x1817420_0 .net "reg_write", 0 0, v0x18116a0_0;  1 drivers
v0x1817510_0 .net "rv0", 31 0, v0x1814470_0;  1 drivers
v0x1817620_0 .net "rvalue", 31 0, v0x1813340_0;  1 drivers
v0x1817730_0 .var "up", 31 0;
v0x18177f0_0 .net "wdata", 31 0, v0x1816020_0;  1 drivers
v0x18178e0_0 .net "wreg", 4 0, v0x1812580_0;  1 drivers
L_0x1817bb0 .part v0x1811d00_0, 11, 5;
L_0x1817c50 .part v0x1811d00_0, 16, 5;
L_0x1817cf0 .part v0x1811d00_0, 21, 5;
L_0x1817d90 .part v0x1811d00_0, 16, 5;
L_0x1817f40 .part v0x1811d00_0, 0, 16;
S_0x17f1a80 .scope module, "ad1" "adder" 2 44, 3 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "left"
    .port_info 1 /INPUT 32 "right"
    .port_info 2 /OUTPUT 32 "result"
v0x17ef660_0 .net "left", 31 0, v0x1813840_0;  alias, 1 drivers
v0x180fef0_0 .net "result", 31 0, L_0x18179f0;  alias, 1 drivers
v0x180ffd0_0 .net "right", 31 0, v0x1817730_0;  1 drivers
L_0x18179f0 .arith/sum 32, v0x1813840_0, v0x1817730_0;
S_0x1810140 .scope module, "alu1" "alu" 2 64, 4 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "lvalue"
    .port_info 1 /INPUT 32 "rvalue"
    .port_info 2 /INPUT 4 "aluOP"
    .port_info 3 /OUTPUT 32 "result"
v0x1810410_0 .net "aluOP", 3 0, v0x1810de0_0;  alias, 1 drivers
v0x1810510_0 .net "lvalue", 31 0, v0x1813fc0_0;  alias, 1 drivers
v0x18105f0_0 .var "result", 31 0;
v0x18106e0_0 .net "rvalue", 31 0, v0x1813340_0;  alias, 1 drivers
v0x18107c0_0 .var "truevall", 31 0;
v0x18108f0_0 .var "truevalr", 31 0;
E_0x18103b0 .event edge, v0x18106e0_0, v0x1810510_0;
S_0x1810a50 .scope module, "cntrl" "control" 2 55, 5 2 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 1 "jump"
    .port_info 2 /OUTPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "mem_read"
    .port_info 5 /OUTPUT 1 "mem_to_reg"
    .port_info 6 /OUTPUT 4 "alu_op"
    .port_info 7 /OUTPUT 1 "reg_write"
    .port_info 8 /OUTPUT 1 "alu_src"
    .port_info 9 /OUTPUT 1 "mem_write"
v0x1810de0_0 .var "alu_op", 3 0;
v0x1810ef0_0 .var "alu_src", 0 0;
v0x1810f90_0 .var "branch", 0 0;
v0x1811060_0 .net "instruction", 31 0, v0x1811d00_0;  alias, 1 drivers
v0x1811140_0 .var "jump", 0 0;
v0x1811250_0 .var "mem_read", 0 0;
v0x1811310_0 .var "mem_to_reg", 0 0;
v0x18113d0_0 .var "mem_write", 0 0;
v0x1811490_0 .var "one", 0 0;
v0x18115e0_0 .var "reg_dst", 0 0;
v0x18116a0_0 .var "reg_write", 0 0;
v0x1811760_0 .var "zero", 0 0;
E_0x1810d80 .event edge, v0x1811060_0;
S_0x18119c0 .scope module, "mem" "memory" 2 49, 6 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddress"
    .port_info 1 /OUTPUT 32 "memInstruction"
v0x1811c20 .array "mem", 1052672 1048576, 31 0;
v0x1811d00_0 .var "memInstruction", 31 0;
v0x1811dc0_0 .net "readAddress", 31 0, v0x1812ca0_0;  alias, 1 drivers
v0x1811e90_0 .var "wordAddress", 31 0;
E_0x1811ba0 .event edge, v0x1811dc0_0;
S_0x1811fd0 .scope module, "mini" "mini_mux" 2 58, 7 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "first"
    .port_info 1 /INPUT 5 "second"
    .port_info 2 /INPUT 1 "flag"
    .port_info 3 /OUTPUT 5 "signal"
v0x18122c0_0 .net "first", 4 0, L_0x1817bb0;  1 drivers
v0x18123c0_0 .net "flag", 0 0, v0x18115e0_0;  alias, 1 drivers
v0x18124b0_0 .net "second", 4 0, L_0x1817c50;  1 drivers
v0x1812580_0 .var "signal", 4 0;
E_0x1812260 .event edge, v0x18115e0_0, v0x18122c0_0, v0x18124b0_0;
S_0x18126f0 .scope module, "mux1" "mux_two" 2 46, 8 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "first"
    .port_info 1 /INPUT 32 "second"
    .port_info 2 /INPUT 1 "flag"
    .port_info 3 /OUTPUT 32 "signal"
v0x18129b0_0 .net "first", 31 0, v0x1814cd0_0;  alias, 1 drivers
v0x1812ab0_0 .net "flag", 0 0, v0x1811140_0;  alias, 1 drivers
v0x1812ba0_0 .net "second", 31 0, L_0x18179f0;  alias, 1 drivers
v0x1812ca0_0 .var "signal", 31 0;
E_0x1812930 .event edge, v0x1811140_0, v0x18129b0_0, v0x180fef0_0;
S_0x1812dc0 .scope module, "mux_alu" "mux_two" 2 62, 8 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "first"
    .port_info 1 /INPUT 32 "second"
    .port_info 2 /INPUT 1 "flag"
    .port_info 3 /OUTPUT 32 "signal"
v0x1813080_0 .net "first", 31 0, v0x18151a0_0;  alias, 1 drivers
v0x1813180_0 .net "flag", 0 0, v0x1810ef0_0;  alias, 1 drivers
v0x1813270_0 .net "second", 31 0, v0x18140c0_0;  alias, 1 drivers
v0x1813340_0 .var "signal", 31 0;
E_0x1813000 .event edge, v0x1810ef0_0, v0x1813080_0, v0x1813270_0;
S_0x18134a0 .scope module, "pc" "program_counter" 2 43, 9 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "next_count"
    .port_info 2 /OUTPUT 32 "cur_count"
v0x1813760_0 .net "clock", 0 0, v0x1816510_0;  1 drivers
v0x1813840_0 .var "cur_count", 31 0;
v0x1813900_0 .net "next_count", 31 0, v0x1812ca0_0;  alias, 1 drivers
E_0x18136e0 .event posedge, v0x1813760_0;
S_0x1813a80 .scope module, "regs" "reg_mem" 2 59, 10 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rreg1"
    .port_info 1 /INPUT 5 "rreg2"
    .port_info 2 /INPUT 5 "wreg"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "reg_write"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /OUTPUT 32 "rdata1"
    .port_info 7 /OUTPUT 32 "rdata2"
    .port_info 8 /OUTPUT 32 "rv0"
    .port_info 9 /OUTPUT 32 "ra0"
v0x1813e40_0 .net "clk", 0 0, v0x1816510_0;  alias, 1 drivers
v0x1813f00_0 .var "ra0", 31 0;
v0x1813fc0_0 .var "rdata1", 31 0;
v0x18140c0_0 .var "rdata2", 31 0;
v0x1814190_0 .net "reg_write", 0 0, v0x18116a0_0;  alias, 1 drivers
v0x1814230 .array "regs", 0 31, 31 0;
v0x18142d0_0 .net "rreg1", 4 0, L_0x1817cf0;  1 drivers
v0x1814390_0 .net "rreg2", 4 0, L_0x1817d90;  1 drivers
v0x1814470_0 .var "rv0", 31 0;
v0x18145e0_0 .net "wdata", 31 0, v0x1816020_0;  alias, 1 drivers
v0x18146c0_0 .net "wreg", 4 0, v0x1812580_0;  alias, 1 drivers
E_0x1813de0 .event negedge, v0x1813760_0;
S_0x1814930 .scope module, "shif2" "shifter_two" 2 45, 11 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ins_value"
    .port_info 1 /INPUT 32 "pc_four"
    .port_info 2 /OUTPUT 32 "out"
v0x1814ba0_0 .net "ins_value", 31 0, v0x1811d00_0;  alias, 1 drivers
v0x1814cd0_0 .var "out", 31 0;
v0x1814d90_0 .net "pc_four", 31 0, L_0x18179f0;  alias, 1 drivers
E_0x1814b20 .event edge, v0x180fef0_0, v0x1811060_0;
S_0x1814f10 .scope module, "sign_ex" "sign_extend" 2 63, 12 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 32 "extend"
v0x18151a0_0 .var "extend", 31 0;
v0x1815280_0 .net "inst", 15 0, L_0x1817f40;  1 drivers
v0x1815340_0 .var "one", 0 0;
v0x1815410_0 .var "zero", 0 0;
E_0x1815120 .event edge, v0x1815280_0, v0x1815410_0, v0x1815340_0;
S_0x1815530 .scope module, "sys" "system" 2 52, 13 4 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "rv0"
    .port_info 2 /INPUT 32 "a0"
v0x1815750_0 .net "a0", 31 0, v0x1813f00_0;  alias, 1 drivers
v0x1815860_0 .net "inst", 31 0, v0x1811d00_0;  alias, 1 drivers
v0x1815900_0 .net "rv0", 31 0, v0x1814470_0;  alias, 1 drivers
S_0x1815a60 .scope module, "write_mux" "mux_two" 2 68, 8 1 0, S_0x17efd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "first"
    .port_info 1 /INPUT 32 "second"
    .port_info 2 /INPUT 1 "flag"
    .port_info 3 /OUTPUT 32 "signal"
v0x1815d30_0 .net "first", 31 0, o0x7feed08440c8;  alias, 0 drivers
v0x1815e30_0 .net "flag", 0 0, v0x1811310_0;  alias, 1 drivers
v0x1815f20_0 .net "second", 31 0, v0x18105f0_0;  alias, 1 drivers
v0x1816020_0 .var "signal", 31 0;
E_0x1815cd0 .event edge, v0x1811310_0, v0x1815d30_0, v0x18105f0_0;
    .scope S_0x18134a0;
T_0 ;
    %wait E_0x18136e0;
    %load/vec4 v0x1813900_0;
    %store/vec4 v0x1813840_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x18134a0;
T_1 ;
    %pushi/vec4 4194328, 0, 32;
    %store/vec4 v0x1813840_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x1814930;
T_2 ;
    %wait E_0x1814b20;
    %load/vec4 v0x1814d90_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %load/vec4 v0x1814ba0_0;
    %parti/s 26, 0, 2;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1814cd0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x18126f0;
T_3 ;
    %wait E_0x1812930;
    %load/vec4 v0x1812ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x18129b0_0;
    %store/vec4 v0x1812ca0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1812ba0_0;
    %store/vec4 v0x1812ca0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x18119c0;
T_4 ;
    %vpi_call 6 7 "$readmemh", "mips_code/add_test.v", v0x1811c20 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18119c0;
T_5 ;
    %wait E_0x1811ba0;
    %load/vec4 v0x1811dc0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1811e90_0, 0, 32;
    %load/vec4 v0x1811e90_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x1811c20, 4;
    %store/vec4 v0x1811d00_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1815530;
T_6 ;
    %wait E_0x1810d80;
    %load/vec4 v0x1815860_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1815900_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %vpi_call 13 14 "$display", "%d", v0x1815750_0 {0 0 0};
    %jmp T_6.4;
T_6.3 ;
    %vpi_call 13 15 "$finish" {0 0 0};
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1810a50;
T_7 ;
    %wait E_0x1810d80;
    %load/vec4 v0x1811060_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %pad/u 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %pad/u 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x18115e0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811140_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811250_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1811310_0, 0, 1;
    %load/vec4 v0x1811490_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810ef0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18113d0_0, 0, 1;
    %load/vec4 v0x1811060_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %load/vec4 v0x1811760_0;
    %pad/u 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x18116a0_0, 0, 1;
    %load/vec4 v0x1811760_0;
    %store/vec4 v0x1810f90_0, 0, 1;
    %jmp T_7.17;
T_7.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %jmp T_7.17;
T_7.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %jmp T_7.17;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %jmp T_7.17;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %jmp T_7.17;
T_7.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1810de0_0, 0, 4;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1810a50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1811760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1811490_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x1811fd0;
T_9 ;
    %wait E_0x1812260;
    %load/vec4 v0x18123c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18122c0_0;
    %store/vec4 v0x1812580_0, 0, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x18124b0_0;
    %store/vec4 v0x1812580_0, 0, 5;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1813a80;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1814230, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x1813a80;
T_11 ;
    %wait E_0x1813de0;
    %load/vec4 v0x18142d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1814230, 4;
    %store/vec4 v0x1813fc0_0, 0, 32;
    %load/vec4 v0x1814390_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1814230, 4;
    %store/vec4 v0x18140c0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1814230, 4;
    %store/vec4 v0x1814470_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1814230, 4;
    %store/vec4 v0x1813f00_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1813a80;
T_12 ;
    %wait E_0x18136e0;
    %load/vec4 v0x1814190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x18145e0_0;
    %load/vec4 v0x18146c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1814230, 4, 0;
T_12.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1814230, 4;
    %store/vec4 v0x1814470_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1814230, 4;
    %store/vec4 v0x1813f00_0, 0, 32;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1812dc0;
T_13 ;
    %wait E_0x1813000;
    %load/vec4 v0x1813180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1813080_0;
    %store/vec4 v0x1813340_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1813270_0;
    %store/vec4 v0x1813340_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1814f10;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1815340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1815410_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1814f10;
T_15 ;
    %wait E_0x1815120;
    %load/vec4 v0x1815280_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x1815410_0;
    %replicate 16;
    %load/vec4 v0x1815280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x18151a0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1815340_0;
    %replicate 16;
    %load/vec4 v0x1815280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x18151a0_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1810140;
T_16 ;
    %wait E_0x18103b0;
    %load/vec4 v0x1810510_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18107c0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1810510_0;
    %store/vec4 v0x18107c0_0, 0, 32;
T_16.1 ;
    %load/vec4 v0x18106e0_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18108f0_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x18106e0_0;
    %store/vec4 v0x18108f0_0, 0, 32;
T_16.3 ;
    %load/vec4 v0x1810410_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x18107c0_0;
    %load/vec4 v0x18108f0_0;
    %add;
    %store/vec4 v0x18105f0_0, 0, 32;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v0x18107c0_0;
    %load/vec4 v0x18108f0_0;
    %or;
    %store/vec4 v0x18105f0_0, 0, 32;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1815a60;
T_17 ;
    %wait E_0x1815cd0;
    %load/vec4 v0x1815e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x1815d30_0;
    %store/vec4 v0x1816020_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1815f20_0;
    %store/vec4 v0x1816020_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x17efd90;
T_18 ;
    %delay 10, 0;
    %load/vec4 v0x1816510_0;
    %inv;
    %store/vec4 v0x1816510_0, 0, 1;
    %load/vec4 v0x1816830_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 75 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x17efd90;
T_19 ;
    %vpi_call 2 81 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x17efd90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1816510_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1817730_0, 0, 32;
    %vpi_call 2 85 "$monitor", "curent address is %h, the current instruction is %h", v0x1816650_0, v0x1816830_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "add.v";
    "alu.v";
    "control.v";
    "mem.v";
    "mini_mux.v";
    "mux.v";
    "pc.v";
    "reg_mem.v";
    "shifter.v";
    "sign_extend.v";
    "system.v";
