// Seed: 3637683508
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : -1] id_4 = id_3;
  reg id_5;
  logic id_6;
  ;
  always @(posedge -1 < 1 or id_6) begin : LABEL_0
    #1;
    $signed(79);
    ;
    id_5 <= -1;
  end
endmodule
module module_1 #(
    parameter id_21 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21
);
  input wire _id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [id_21 : 1] id_22;
endmodule
