$comment
	File created using the following command:
		vcd file Aula07.msim.vcd -direction
$end
$date
	Sun Oct 09 01:12:41 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula07_vhd_vec_tst $end
$var wire 1 ! CLOCK $end
$var wire 1 " LEDR [9] $end
$var wire 1 # LEDR [8] $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_CLOCK $end
$var wire 1 6 ww_LEDR [9] $end
$var wire 1 7 ww_LEDR [8] $end
$var wire 1 8 ww_LEDR [7] $end
$var wire 1 9 ww_LEDR [6] $end
$var wire 1 : ww_LEDR [5] $end
$var wire 1 ; ww_LEDR [4] $end
$var wire 1 < ww_LEDR [3] $end
$var wire 1 = ww_LEDR [2] $end
$var wire 1 > ww_LEDR [1] $end
$var wire 1 ? ww_LEDR [0] $end
$var wire 1 @ \LEDR[0]~output_o\ $end
$var wire 1 A \LEDR[1]~output_o\ $end
$var wire 1 B \LEDR[2]~output_o\ $end
$var wire 1 C \LEDR[3]~output_o\ $end
$var wire 1 D \LEDR[4]~output_o\ $end
$var wire 1 E \LEDR[5]~output_o\ $end
$var wire 1 F \LEDR[6]~output_o\ $end
$var wire 1 G \LEDR[7]~output_o\ $end
$var wire 1 H \LEDR[8]~output_o\ $end
$var wire 1 I \LEDR[9]~output_o\ $end
$var wire 1 J \CLOCK~input_o\ $end
$var wire 1 K \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 L \ROM|memROM~1_combout\ $end
$var wire 1 M \ROM|memROM~3_combout\ $end
$var wire 1 N \ROM|memROM~4_combout\ $end
$var wire 1 O \ROM|memROM~7_combout\ $end
$var wire 1 P \ROM|memROM~8_combout\ $end
$var wire 1 Q \ROM|memROM~9_combout\ $end
$var wire 1 R \CPU|DECODER|Equal10~1_combout\ $end
$var wire 1 S \CPU|incrementaPC|Add0~6\ $end
$var wire 1 T \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 U \ROM|memROM~0_combout\ $end
$var wire 1 V \ROM|memROM~2_combout\ $end
$var wire 1 W \CPU|incrementaPC|Add0~10\ $end
$var wire 1 X \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 Y \ROM|memROM~10_combout\ $end
$var wire 1 Z \CPU|incrementaPC|Add0~14\ $end
$var wire 1 [ \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 \ \ROM|memROM~12_combout\ $end
$var wire 1 ] \CPU|incrementaPC|Add0~18\ $end
$var wire 1 ^ \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 _ \CPU|incrementaPC|Add0~22\ $end
$var wire 1 ` \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 a \ROM|memROM~11_combout\ $end
$var wire 1 b \CPU|incrementaPC|Add0~26\ $end
$var wire 1 c \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 d \CPU|incrementaPC|Add0~30\ $end
$var wire 1 e \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 f \CPU|incrementaPC|Add0~34\ $end
$var wire 1 g \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 h \ROM|memROM~6_combout\ $end
$var wire 1 i \ROM|memROM~5_combout\ $end
$var wire 1 j \CPU|DECODER|Equal10~0_combout\ $end
$var wire 1 k \CPU|DECODER|saida[4]~0_combout\ $end
$var wire 1 l \CPU|DECODER|saida[6]~1_combout\ $end
$var wire 1 m \ROM|memROM~13_combout\ $end
$var wire 1 n \RAM|process_0~2_combout\ $end
$var wire 1 o \RAM|process_0~0_combout\ $end
$var wire 1 p \RAM|process_0~1_combout\ $end
$var wire 1 q \RAM|ram~559_combout\ $end
$var wire 1 r \RAM|ram~23_q\ $end
$var wire 1 s \RAM|ram~527_combout\ $end
$var wire 1 t \RAM|ram~560_combout\ $end
$var wire 1 u \RAM|ram~15_q\ $end
$var wire 1 v \RAM|ram~528_combout\ $end
$var wire 1 w \RAM|ram~529_combout\ $end
$var wire 1 x \RAM|ram~530_combout\ $end
$var wire 1 y \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 z \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 { \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 | \CPU|DECODER|saida[4]~2_combout\ $end
$var wire 1 } \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 ~ \CPU|DECODER|saida[3]~3_combout\ $end
$var wire 1 !! \CPU|DECODER|saida~4_combout\ $end
$var wire 1 "! \LOGICALEDS|habilitaLEDR0a7~0_combout\ $end
$var wire 1 #! \RAM|ram~24_q\ $end
$var wire 1 $! \RAM|ram~531_combout\ $end
$var wire 1 %! \RAM|ram~16_q\ $end
$var wire 1 &! \RAM|ram~532_combout\ $end
$var wire 1 '! \RAM|ram~533_combout\ $end
$var wire 1 (! \RAM|ram~534_combout\ $end
$var wire 1 )! \ROM|memROM~14_combout\ $end
$var wire 1 *! \CPU|ULA1|Add0~2\ $end
$var wire 1 +! \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 ,! \CPU|ULA1|Add1~2\ $end
$var wire 1 -! \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 .! \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 /! \RAM|ram~25_q\ $end
$var wire 1 0! \RAM|ram~535_combout\ $end
$var wire 1 1! \RAM|ram~17_q\ $end
$var wire 1 2! \RAM|ram~536_combout\ $end
$var wire 1 3! \RAM|ram~537_combout\ $end
$var wire 1 4! \RAM|ram~538_combout\ $end
$var wire 1 5! \CPU|ULA1|Add0~6\ $end
$var wire 1 6! \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 7! \CPU|ULA1|Add1~6\ $end
$var wire 1 8! \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 9! \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 :! \RAM|ram~26_q\ $end
$var wire 1 ;! \RAM|ram~539_combout\ $end
$var wire 1 <! \RAM|ram~18_q\ $end
$var wire 1 =! \RAM|ram~540_combout\ $end
$var wire 1 >! \RAM|ram~541_combout\ $end
$var wire 1 ?! \RAM|ram~542_combout\ $end
$var wire 1 @! \CPU|ULA1|Add0~10\ $end
$var wire 1 A! \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 B! \CPU|ULA1|Add1~10\ $end
$var wire 1 C! \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 D! \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 E! \RAM|ram~27_q\ $end
$var wire 1 F! \RAM|ram~543_combout\ $end
$var wire 1 G! \RAM|ram~19_q\ $end
$var wire 1 H! \RAM|ram~544_combout\ $end
$var wire 1 I! \RAM|ram~545_combout\ $end
$var wire 1 J! \RAM|ram~546_combout\ $end
$var wire 1 K! \CPU|ULA1|Add0~14\ $end
$var wire 1 L! \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 M! \CPU|ULA1|Add1~14\ $end
$var wire 1 N! \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 O! \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 P! \RAM|ram~28_q\ $end
$var wire 1 Q! \RAM|ram~547_combout\ $end
$var wire 1 R! \RAM|ram~20_q\ $end
$var wire 1 S! \RAM|ram~548_combout\ $end
$var wire 1 T! \RAM|ram~549_combout\ $end
$var wire 1 U! \RAM|ram~550_combout\ $end
$var wire 1 V! \CPU|ULA1|Add0~18\ $end
$var wire 1 W! \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 X! \CPU|ULA1|Add1~18\ $end
$var wire 1 Y! \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 Z! \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 [! \RAM|ram~29_q\ $end
$var wire 1 \! \RAM|ram~551_combout\ $end
$var wire 1 ]! \RAM|ram~21_q\ $end
$var wire 1 ^! \RAM|ram~552_combout\ $end
$var wire 1 _! \RAM|ram~553_combout\ $end
$var wire 1 `! \RAM|ram~554_combout\ $end
$var wire 1 a! \CPU|ULA1|Add0~22\ $end
$var wire 1 b! \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 c! \CPU|ULA1|Add1~22\ $end
$var wire 1 d! \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 e! \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 f! \RAM|ram~30_q\ $end
$var wire 1 g! \RAM|ram~555_combout\ $end
$var wire 1 h! \RAM|ram~22_q\ $end
$var wire 1 i! \RAM|ram~556_combout\ $end
$var wire 1 j! \RAM|ram~557_combout\ $end
$var wire 1 k! \RAM|ram~558_combout\ $end
$var wire 1 l! \CPU|ULA1|Add0~26\ $end
$var wire 1 m! \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 n! \CPU|ULA1|Add1~26\ $end
$var wire 1 o! \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 p! \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 q! \LOGICALEDS|habilitaLEDR8~0_combout\ $end
$var wire 1 r! \LOGICALEDS|REGLED8|DOUT~0_combout\ $end
$var wire 1 s! \LOGICALEDS|REGLED8|DOUT~q\ $end
$var wire 1 t! \LOGICALEDS|habilitaLEDR0a7~1_combout\ $end
$var wire 1 u! \LOGICALEDS|REGLED9|DOUT~0_combout\ $end
$var wire 1 v! \LOGICALEDS|REGLED9|DOUT~q\ $end
$var wire 1 w! \CPU|REGA|DOUT\ [7] $end
$var wire 1 x! \CPU|REGA|DOUT\ [6] $end
$var wire 1 y! \CPU|REGA|DOUT\ [5] $end
$var wire 1 z! \CPU|REGA|DOUT\ [4] $end
$var wire 1 {! \CPU|REGA|DOUT\ [3] $end
$var wire 1 |! \CPU|REGA|DOUT\ [2] $end
$var wire 1 }! \CPU|REGA|DOUT\ [1] $end
$var wire 1 ~! \CPU|REGA|DOUT\ [0] $end
$var wire 1 !" \CPU|PC|DOUT\ [8] $end
$var wire 1 "" \CPU|PC|DOUT\ [7] $end
$var wire 1 #" \CPU|PC|DOUT\ [6] $end
$var wire 1 $" \CPU|PC|DOUT\ [5] $end
$var wire 1 %" \CPU|PC|DOUT\ [4] $end
$var wire 1 &" \CPU|PC|DOUT\ [3] $end
$var wire 1 '" \CPU|PC|DOUT\ [2] $end
$var wire 1 (" \CPU|PC|DOUT\ [1] $end
$var wire 1 )" \CPU|PC|DOUT\ [0] $end
$var wire 1 *" \LOGICALEDS|REGLED0a7|DOUT\ [7] $end
$var wire 1 +" \LOGICALEDS|REGLED0a7|DOUT\ [6] $end
$var wire 1 ," \LOGICALEDS|REGLED0a7|DOUT\ [5] $end
$var wire 1 -" \LOGICALEDS|REGLED0a7|DOUT\ [4] $end
$var wire 1 ." \LOGICALEDS|REGLED0a7|DOUT\ [3] $end
$var wire 1 /" \LOGICALEDS|REGLED0a7|DOUT\ [2] $end
$var wire 1 0" \LOGICALEDS|REGLED0a7|DOUT\ [1] $end
$var wire 1 1" \LOGICALEDS|REGLED0a7|DOUT\ [0] $end
$var wire 1 2" \RAM|ALT_INV_process_0~2_combout\ $end
$var wire 1 3" \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 4" \RAM|ALT_INV_process_0~1_combout\ $end
$var wire 1 5" \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 6" \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 7" \RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 8" \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 9" \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 :" \RAM|ALT_INV_ram~555_combout\ $end
$var wire 1 ;" \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 <" \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 =" \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 >" \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 ?" \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 @" \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 A" \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 B" \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 C" \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 D" \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 E" \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 F" \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 G" \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 H" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 I" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 J" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 K" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 L" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 M" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 N" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 O" \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 P" \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 Q" \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 R" \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 S" \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 T" \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 U" \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 V" \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 W" \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 X" \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 Y" \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 Z" \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 [" \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 \" \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 ]" \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 ^" \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 _" \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 `" \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 a" \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 b" \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 c" \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 d" \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 e" \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 f" \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 g" \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 h" \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 i" \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 j" \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 k" \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 l" \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 m" \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 n" \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 o" \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 p" \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 q" \CPU|DECODER|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 r" \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 s" \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 t" \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 u" \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 v" \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 w" \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 x" \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 y" \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 z" \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 {" \CPU|DECODER|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 |" \CPU|DECODER|ALT_INV_saida[4]~0_combout\ $end
$var wire 1 }" \CPU|DECODER|ALT_INV_Equal10~0_combout\ $end
$var wire 1 ~" \LOGICALEDS|ALT_INV_habilitaLEDR0a7~1_combout\ $end
$var wire 1 !# \LOGICALEDS|ALT_INV_habilitaLEDR8~0_combout\ $end
$var wire 1 "# \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 ## \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 $# \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 %# \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 &# \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 '# \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 (# \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 )# \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 *# \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 +# \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 ,# \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 -# \LOGICALEDS|REGLED9|ALT_INV_DOUT~q\ $end
$var wire 1 .# \LOGICALEDS|REGLED8|ALT_INV_DOUT~q\ $end
$var wire 1 /# \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 0# \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 1# \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 2# \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 3# \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 4# \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 5# \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 6# \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0,
1-
x.
1/
10
11
12
13
14
15
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
1K
1L
1M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
1i
1j
1k
1l
0m
0n
1o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
1z
1{
1|
1}
1~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
12"
13"
14"
15"
16"
17"
18"
19"
1:"
1;"
1<"
1="
1>"
1?"
1@"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
0q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
0{"
0|"
0}"
1~"
0!#
0"#
1##
1$#
1%#
1&#
0'#
0(#
0)#
1*#
0+#
1,#
1-#
1.#
0/#
00#
01#
02#
03#
04#
05#
06#
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
06
07
08
09
0:
0;
0<
0=
0>
0?
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
$end
#20000
0!
05
0J
#40000
1!
15
1J
1)"
1~!
0X"
0P"
0K
1S
0M
1O
1n
0y
1*!
0{
1,!
16#
02"
0%#
1)#
0-!
17!
1+!
1T
0N
1m
0q!
0j
0|
0!!
1p
15#
08!
1B!
04"
1q"
1}"
1!#
05"
1(#
14#
1y
0*!
1{
0l
0}
19!
1D!
1O!
1Z!
1e!
1p!
1t
0C!
1M!
09!
13#
1{"
06#
0N!
1X!
0+!
1}
0D!
12#
0Y!
1c!
0O!
11#
0d!
1n!
0Z!
10#
0o!
0e!
1/#
0p!
#60000
0!
05
0J
#80000
1!
15
1J
0)"
1("
1u
0u"
0O"
1P"
1K
0S
0O
1P
1Q
0T
1W
0n
1v
0t"
12"
0##
0$#
1%#
1X
1T
0W
0o
0~
1!!
0p
1w
0X
0s"
14"
1"#
0t
1x
0r"
0y
1*!
0{
16#
1+!
0}
#100000
0!
05
0J
#120000
1!
15
1J
1)"
0~!
1}!
0W"
1X"
0P"
0K
1S
1M
1O
0P
0Q
1n
1y
0*!
1{
0,!
0+!
15!
1-!
05#
06#
02"
1##
1$#
0%#
0)#
16!
0-!
1+!
05!
0T
1W
1N
0m
1q!
1o
1~
0!!
1}
1.!
15#
1X
06!
0"#
0!#
15"
0(#
0.!
0w
1p
04"
1s"
0x
1q
1r"
0y
0{
1,!
16#
1-!
0}
05#
1.!
#140000
0!
05
0J
#160000
1!
15
1J
0)"
0("
1'"
1#!
0p"
0N"
1O"
1P"
1K
0S
1T
0W
0M
1Q
0X
1Z
1$!
0o"
0##
1)#
1[
1X
0Z
0T
0N
1m
0q!
0k
0o
1|
1!!
1'!
0[
0l"
0q"
1"#
1|"
1!#
05"
1(#
0q
1t
1w
0'!
0p
0.!
1(!
0k"
14"
1l"
0s"
1x
0(!
0t
0+!
15!
0-!
1.!
15#
1k"
0r"
16!
1y
1{
0,!
1}
1+!
05!
1-!
0.!
05#
06#
06!
0-!
15#
#180000
0!
05
0J
#200000
1!
15
1J
1)"
1~!
0}!
1W"
0X"
0P"
0K
1S
1M
0Q
1h
0y
1*!
0{
1,!
0+!
1-!
07!
05#
16#
0&#
1##
0)#
18!
0B!
0-!
17!
1+!
1T
1N
0m
1q!
1k
1o
0|
0!!
15#
04#
08!
1B!
1C!
0M!
1q"
0"#
0|"
0!#
15"
0(#
03#
14#
0w
1'!
1r!
0}
19!
1N!
0X!
0C!
1M!
09!
1D!
13#
02#
0l"
1s"
0N!
1X!
1Y!
0c!
0x
1(!
1O!
0D!
01#
12#
1d!
0n!
0Y!
1c!
0k"
1r"
0O!
1Z!
11#
00#
1y
0*!
1{
0+!
15!
1-!
07!
0d!
1n!
1o!
1e!
0Z!
0/#
10#
05#
06#
0o!
18!
0B!
16!
1+!
05!
1}
1.!
0e!
1p!
04#
1/#
06!
1C!
0M!
0p!
19!
03#
1N!
0X!
1D!
02#
1Y!
0c!
1O!
01#
1d!
0n!
1Z!
00#
1o!
1e!
0/#
1p!
#220000
0!
05
0J
#240000
1!
15
1J
0)"
1("
1s!
0.#
0O"
1P"
1K
0S
0M
0T
1W
1U
0,#
1)#
1H
0X
1Z
1T
0W
0N
1m
1V
1)!
0q!
17
1X
0Z
1[
1!#
03"
0*#
05"
1(#
1#
1w
0'!
1t!
0v
0$!
0[
1o"
1t"
0~"
1l"
0s"
1x
0(!
1u!
0w
1s"
1k"
0r"
0y
1*!
0{
0+!
0-!
17!
0x
1r"
15#
16#
08!
1B!
1+!
0.!
1y
0*!
1{
0}
14#
0C!
1M!
06#
09!
0+!
13#
1}
0N!
1X!
0D!
12#
0Y!
1c!
0O!
11#
0d!
1n!
0Z!
10#
0o!
0e!
1/#
0p!
#260000
0!
05
0J
#280000
1!
15
1J
1)"
1v!
0-#
0P"
0K
1S
1M
0O
0U
1Y
0h
0n
12"
1&#
0z"
1,#
1%#
0)#
1I
0T
1W
1N
0m
1j
1|
1!!
0V
0)!
1q!
0t!
16
0X
1Z
1~"
0!#
13"
1*#
0q"
0}"
15"
0(#
1"
1l
16!
18!
0B!
1L!
1N!
0X!
1b!
1d!
0n!
0}
1v
1$!
1[
0o"
0t"
00#
02#
04#
0{"
1o!
1Y!
0c!
1C!
0M!
0y
1*!
0{
1}
19!
1O!
1e!
1'!
03#
01#
0/#
0N!
0d!
0l"
16#
1+!
10#
12#
#300000
0!
05
0J
#320000
1!
15
1J
0)"
0("
0'"
1&"
1|!
1z!
1x!
0R"
0T"
0V"
0M"
1N"
1O"
1P"
1K
0S
1T
0W
1X
0Z
0M
1O
0Y
0[
1]
1h
1n
06!
1@!
08!
1B!
0L!
1V!
1N!
0b!
1l!
1d!
00#
02#
14#
02"
0&#
1z"
0%#
1)#
1m!
1W!
0C!
1M!
1A!
1^
1[
0]
0X
0T
0N
1m
0q!
0j
0|
0!!
1(!
16!
0@!
18!
1L!
0V!
0N!
1X!
1b!
0l!
0d!
1n!
09!
0O!
0e!
13#
0^
1N!
10#
12#
04#
0k"
1q"
1}"
1!#
05"
1(#
0o!
0m!
0Y!
1c!
0W!
0A!
02#
1w
1"!
0'!
1t!
1y
0*!
1{
0l
0}
1Z!
1p!
1-!
07!
19!
11#
1/#
1O!
1d!
05#
1{"
06#
0~"
1l"
0s"
0p!
0Z!
08!
0+!
00#
1x
0(!
1}
1+!
1.!
14#
1e!
1k"
0r"
09!
0y
1*!
0{
0+!
0-!
17!
15#
16#
18!
1+!
0}
0.!
04#
19!
#340000
0!
05
0J
#360000
1!
15
1J
1)"
11"
1/"
1-"
1+"
0P"
0K
1S
0O
1U
1\
1a
0h
0n
12"
1&#
0y"
0x"
0,#
1%#
1F
1D
1B
1@
1T
1j
1|
1!!
1V
1)!
0v
0$!
0w
0"!
0t!
19
1;
1=
1?
1~"
1s"
1o"
1t"
03"
0*#
0q"
0}"
1+
1)
1'
1%
1l
1A!
1C!
0M!
1W!
1Y!
0c!
1m!
1o!
1}
09!
0O!
0e!
1-!
07!
0x
1r"
05#
0/#
01#
03#
0{"
08!
0d!
0N!
0+!
15!
1D!
1Z!
1p!
1.!
1y
0*!
1{
0}
12#
10#
14#
06#
1+!
05!
06!
1@!
0A!
1K!
16!
0@!
1A!
0K!
0L!
1V!
0W!
1a!
1L!
0V!
1W!
0a!
0b!
1l!
0m!
1b!
0l!
1m!
#380000
0!
05
0J
#400000
1!
15
1J
0)"
1("
0~!
1}!
0|!
1{!
0z!
1y!
0x!
1w!
0Q"
1R"
0S"
1T"
0U"
1V"
0W"
1X"
0O"
1P"
1K
0S
0\
1O
0T
1W
0U
0a
1h
1n
0y
0{
0+!
15!
0-!
17!
06!
18!
0B!
0A!
1K!
0C!
1M!
0L!
1N!
0X!
0W!
1a!
0Y!
1c!
0b!
1d!
0n!
0m!
0o!
1/#
00#
11#
02#
13#
04#
15#
16#
02"
0&#
1y"
1,#
0%#
1x"
1o!
0d!
1n!
1b!
1Y!
0c!
0N!
1X!
1L!
1C!
0M!
08!
1B!
16!
1X
1T
0W
1A!
0K!
0C!
1M!
0j
0|
0!!
0V
0)!
1W!
0a!
0Y!
1c!
1m!
0o!
1t!
0D!
0Z!
0p!
14#
03#
12#
01#
10#
0/#
0X
1C!
1N!
0X!
1Y!
1d!
0n!
1o!
0~"
1/#
11#
13"
1*#
1q"
1}"
13#
0d!
1n!
0b!
0N!
1X!
0L!
0/#
00#
01#
02#
03#
0l
1v
1"!
1$!
1-!
0.!
1+!
05!
0o!
0Y!
12#
10#
1D!
1O!
1Z!
1e!
1p!
1Y!
1o!
11#
1/#
05#
0o"
0t"
1{"
0e!
0O!
06!
0/#
01#
1w
1.!
0p!
0Z!
1Z!
1p!
0s"
1x
0r"
1y
1{
0,!
06#
0-!
1}
15#
0.!
#420000
0!
05
0J
#440000
1!
15
1J
1)"
01"
10"
0/"
1."
0-"
1,"
0+"
1*"
0P"
0K
1S
1M
0O
1P
1U
1\
0h
0n
12"
1&#
0x"
0,#
0$#
1%#
0)#
1G
0F
1E
0D
1C
0B
1A
0@
0T
1W
1N
0m
1R
0o
1V
1)!
0v
0$!
0"!
0t!
18
09
1:
0;
1<
0=
1>
0?
1X
1~"
1o"
1t"
03"
0*#
1"#
15"
0(#
0+
1*
0)
1(
0'
1&
0%
1$
0w
1s"
0x
1r"
0y
0{
1,!
16#
1-!
0}
05#
1.!
#460000
0!
05
0J
#480000
1!
15
1J
#500000
0!
05
0J
#520000
1!
15
1J
#540000
0!
05
0J
#560000
1!
15
1J
#580000
0!
05
0J
#600000
1!
15
1J
#620000
0!
05
0J
#640000
1!
15
1J
#660000
0!
05
0J
#680000
1!
15
1J
#700000
0!
05
0J
#720000
1!
15
1J
#740000
0!
05
0J
#760000
1!
15
1J
#780000
0!
05
0J
#800000
1!
15
1J
#820000
0!
05
0J
#840000
1!
15
1J
#860000
0!
05
0J
#880000
1!
15
1J
#900000
0!
05
0J
#920000
1!
15
1J
#940000
0!
05
0J
#960000
1!
15
1J
#980000
0!
05
0J
#1000000
