
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002375                       # Number of seconds simulated
sim_ticks                                  2375469432                       # Number of ticks simulated
final_tick                                 2375469432                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206358                       # Simulator instruction rate (inst/s)
host_op_rate                                   221204                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              594089284                       # Simulator tick rate (ticks/s)
host_mem_usage                                1193276                       # Number of bytes of host memory used
host_seconds                                     4.00                       # Real time elapsed on the host
sim_insts                                      825120                       # Number of instructions simulated
sim_ops                                        884484                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          883904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          317760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1204416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       883904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        883904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        31488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           31488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            13811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             4965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          372096558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          133767244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       1158508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             507022311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     372096558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        372096558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13255485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13255485                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13255485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         372096558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         133767244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      1158508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            520277796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       18819                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        492                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1145088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1204416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                31488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1854                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   732                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2375372804                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 37638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.576477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.007416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.189095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             7      0.18%      0.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1060     26.75%     26.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          560     14.13%     41.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          153      3.86%     44.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          130      3.28%     48.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          298      7.52%     55.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          152      3.84%     59.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          397     10.02%     69.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         1205     30.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3962                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2554.857143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    234.705816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8270.517962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           12     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.857143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.790651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.657484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     64.29%     64.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2     14.29%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     14.29%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    644571070                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1360251070                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  178920000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18012.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38012.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       482.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    507.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    31836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     214                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     123006.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7086450                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             3727449.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                42081984                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 220896                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             14773980                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         31921990.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         906780.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    24696080.700000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          207819                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           125623429.800000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             52.883623                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1628566262                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3011662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      79430000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     57717134                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     664409042                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1570901594                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   62045                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4713                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1099                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                30298                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   29655                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.877748                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   27734                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                105                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             303                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              139                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2851705                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             731335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         833058                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       62045                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              57553                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        963317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           288                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          517                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    834119                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   654                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1696719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.526462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.563110                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   860974     50.74%     50.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   778232     45.87%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57513      3.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1696719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.021757                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.292126                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   600589                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                346200                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    716594                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 32431                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    905                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                29809                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   230                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 889765                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1271                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    905                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   626713                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  218877                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2358                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    718900                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                128966                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 888715                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   387                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  9250                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      2                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  99475                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4652                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              763189                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3988283                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1006432                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                759156                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     4032                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 62                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     55189                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               210464                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              105286                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             12249                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     887654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 112                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    887279                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                30                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            3281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         5803                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1696719                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.522938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.694089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1006502     59.32%     59.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              493155     29.07%     88.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              197062     11.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1696719                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9259     76.96%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2767     23.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                571578     64.42%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               210421     23.72%     88.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              105250     11.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 887279                       # Type of FU issued
system.cpu.iq.rate                           0.311140                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       12031                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013559                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3483301                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            891041                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       886395                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  37                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 899279                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            64284                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1017                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          196                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    905                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1202                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6024                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              888272                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                210464                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               105286                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 62                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5983                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          778                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  889                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                886548                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                209950                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               731                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           506                       # number of nop insts executed
system.cpu.iew.exec_refs                       315128                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    61037                       # Number of branches executed
system.cpu.iew.exec_stores                     105178                       # Number of stores executed
system.cpu.iew.exec_rate                     0.310883                       # Inst execution rate
system.cpu.iew.wb_sent                         886471                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        886411                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    479125                       # num instructions producing a value
system.cpu.iew.wb_consumers                    529604                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.310835                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.904685                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            2953                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               884                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1694818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.522171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.759297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1086955     64.13%     64.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       330741     19.51%     83.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       277122     16.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1694818                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               825621                       # Number of instructions committed
system.cpu.commit.committedOps                 884985                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         314537                       # Number of memory references committed
system.cpu.commit.loads                        209447                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                      60851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    878994                       # Number of committed integer instructions.
system.cpu.commit.function_calls                27582                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           570445     64.46%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          209447     23.67%     88.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         105074     11.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            884985                       # Class of committed instruction
system.cpu.commit.bw_lim_events                277122                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2305504                       # The number of ROB reads
system.cpu.rob.rob_writes                     1777779                       # The number of ROB writes
system.cpu.timesIdled                           17362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1154986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      825120                       # Number of Instructions Simulated
system.cpu.committedOps                        884484                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.456109                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.456109                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.289343                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.289343                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1001683                       # number of integer regfile reads
system.cpu.int_regfile_writes                  743265                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   3288988                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17116                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  315804                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             11379                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.995128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              237673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.857657                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218246                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.995128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999696                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1013431                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1013431                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       133604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133604                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       103973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103973                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           47                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           47                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        237577                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237577                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       237577                       # number of overall hits
system.cpu.dcache.overall_hits::total          237577                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        11899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11899                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          935                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        12834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        12834                       # number of overall misses
system.cpu.dcache.overall_misses::total         12834                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    633169964                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    633169964                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     46821264                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46821264                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       148274                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       148274                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    679991228                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    679991228                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    679991228                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    679991228                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       145503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       145503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       104908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           49                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       250411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       250411                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       250411                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       250411                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081778                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008913                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008913                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.040816                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040816                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051252                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051252                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051252                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53212.031599                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53212.031599                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 50076.218182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50076.218182                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        74137                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        74137                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52983.577061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52983.577061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52983.577061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52983.577061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11379                       # number of writebacks
system.cpu.dcache.writebacks::total             11379                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          954                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          485                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1439                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1439                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10945                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          450                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        11395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        11395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11395                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    507751818                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    507751818                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23599723                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23599723                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    531351541                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    531351541                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    531351541                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    531351541                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.075222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.075222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004289                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.045505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.045505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045505                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46391.212243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46391.212243                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52443.828889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52443.828889                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46630.236156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46630.236156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46630.236156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46630.236156                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             34517                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.992940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              799497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             34533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.151681                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.992940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1702769                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1702769                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       799497                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          799497                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        799497                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           799497                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       799497                       # number of overall hits
system.cpu.icache.overall_hits::total          799497                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        34621                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34621                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        34621                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34621                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        34621                       # number of overall misses
system.cpu.icache.overall_misses::total         34621                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1577354612                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1577354612                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1577354612                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1577354612                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1577354612                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1577354612                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       834118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       834118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       834118                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       834118                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       834118                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       834118                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.041506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041506                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.041506                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041506                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.041506                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041506                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45560.631178                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45560.631178                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45560.631178                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45560.631178                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45560.631178                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45560.631178                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        24088                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               297                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.104377                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        34517                       # number of writebacks
system.cpu.icache.writebacks::total             34517                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           88                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           88                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        34533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34533                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        34533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34533                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        34533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34533                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1542872583                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1542872583                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1542872583                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1542872583                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1542872583                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1542872583                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.041401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.041401                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041401                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.041401                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041401                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 44678.208757                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44678.208757                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 44678.208757                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44678.208757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 44678.208757                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44678.208757                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              122                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 122                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    14                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     18701                       # number of replacements
system.l2.tags.tagsinuse                    15.835930                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18717                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1404438                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       15.823436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     0.012495                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.988965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989746                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1513763                       # Number of tag accesses
system.l2.tags.data_accesses                  1513763                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          563                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              563                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        45253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            45253                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    49                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           20719                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20719                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           6374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6374                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 20719                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6423                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27142                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                20719                       # number of overall hits
system.l2.overall_hits::cpu.data                 6423                       # number of overall hits
system.l2.overall_hits::total                   27142                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 402                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         13814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13814                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         4570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4570                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               13814                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4972                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18786                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              13814                       # number of overall misses
system.l2.overall_misses::cpu.data               4972                       # number of overall misses
system.l2.overall_misses::total                 18786                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     21976206                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      21976206                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1260616385                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1260616385                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    410888912                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    410888912                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1260616385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     432865118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1693481503                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1260616385                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    432865118                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1693481503                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        45253                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        45253                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        34533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          34533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        10944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             34533                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             11395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45928                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            34533                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            11395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45928                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.891353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891353                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.400023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.400023                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.417580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.417580                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.400023                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.436332                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.409032                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.400023                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.436332                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.409032                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 54667.179104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54667.179104                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 91256.434414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91256.434414                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89910.046389                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89910.046389                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 91256.434414                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87060.562751                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90145.933301                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 91256.434414                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87060.562751                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90145.933301                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        32                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  492                       # number of writebacks
system.l2.writebacks::total                       492                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           44                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             44                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            402                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        13811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13811                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         4563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4563                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          13811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18776                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         13811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18820                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      4187209                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      4187209                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     17773772                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17773772                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1116996048                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1116996048                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    362717309                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    362717309                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1116996048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    380491081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1497487129                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1116996048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    380491081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      4187209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1501674338                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.891353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.399936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.399936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.416941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.416941                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.399936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.435717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.408814                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.399936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.435717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.409772                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 95163.840909                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95163.840909                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 44213.363184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44213.363184                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80877.275215                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80877.275215                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79490.972825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79490.972825                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80877.275215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76634.658812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79755.386078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80877.275215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76634.658812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 95163.840909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79791.410096                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         37519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        18770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          492                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18208                       # Transaction distribution
system.membus.trans_dist::ReadExReq               402                       # Transaction distribution
system.membus.trans_dist::ReadExResp              402                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          18417                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1235904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1235904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18819                       # Request fanout histogram
system.membus.reqLayer0.occupancy            56632270                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          102669433                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        91824                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        45896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2375469432                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             45477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        45333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18209                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             451                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         34533                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10944                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       103583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        34169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4419200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1457536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5876736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18773                       # Total snoops (count)
system.tol2bus.snoopTraffic                     31488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            64701                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001252                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  64620     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     81      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              64701                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          152952128                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          86300463                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28482761                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
