# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE10_LITE_ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1 {Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:30 on Mar 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1" Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v 
# -- Compiling module full_adder
# -- Compiling module ripple_carry_adder
# -- Compiling module subtract
# -- Compiling module multiply_by_2
# -- Compiling module divide_by_2
# -- Compiling module multiply
# 
# Top level modules:
# 	ripple_carry_adder
# 	subtract
# 	multiply_by_2
# 	divide_by_2
# 	multiply
# End time: 11:30:30 on Mar 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1 {Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:30 on Mar 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1" Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/SevenSegment.v 
# -- Compiling module seven_segment
# 
# Top level modules:
# 	seven_segment
# End time: 11:30:30 on Mar 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1 {Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:30 on Mar 29,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1" Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v 
# -- Compiling module equal
# ** Error: (vlog-13025) Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v(8): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13025) Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v(31): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: (vlog-13025) Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Comparison.v(54): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# End time: 11:30:30 on Mar 29,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE10_LITE_ALU_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1 {Z:/Documents/CUBoulder/2019_Spring/ECEN2350-D..."
