/*********************************************************************************
**  File Name: ioreg_fpga.h
**
** This file defines the C macros for the verilog registers, bit fields,
** and enumeration values
**
**  Chip: ngc18 Device: fpga
**  Short Description: FPGA Control Registers
**  bus type  = APB	device size = 16384 bytes.
**
**
*********************************************************************************
*********************************************************************************
*********************************************************************************
****      WARNING: This file is automatically generated from python          ****
****               DO NOT ATTEMPT TO MODIFY IT DIRECTLY                      ****
*********************************************************************************
*********************************************************************************
*********************************************************************************
**
**
**
**
*********************************************************************************
**  Python Source File Version Information
**  File Name:./src/ioreg_fpga.src
**  File Modification Date:Mon Jan 13 14:01:09 2020
**  Generation Date:January 13, 2020
********************************************************************************/

#ifndef IO_FPGA_H
#define IO_FPGA_H
////////////////////////////////////////////////////////////////////////////////
//  Address constants for each register
////////////////////////////////////////////////////////////////////////////////

#define  IO_FPGA_DUT_SPISLV_CTRL_ADDRESS  (0x0)
#define  IO_FPGA_PC_SPISLV_CTRL_ADDRESS  (0x1)
#define  IO_FPGA_FPGA_REV_NUM_ADDRESS  (0xf)
#define  IO_FPGA_SEMAPHORE0_ADDRESS  (0x10)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_ADDRESS  (0x11)
#define  IO_FPGA_RESET_POR_CTRL_READ_ADDRESS  (0x11)
#define  IO_FPGA_MBOX_FTDI2CHIP_DATA_ADDRESS  (0x12)
#define  IO_FPGA_MBOX_CHIP2FTDI_DATA_ADDRESS  (0x13)
#define  IO_FPGA_MBOX_FTDI2CHIP_PEND_ADDRESS  (0x14)
#define  IO_FPGA_MBOX_CHIP2FTDI_PEND_ADDRESS  (0x15)
#define  IO_FPGA_LED_OVERRIDE_ADDRESS  (0x16)
#define  IO_FPGA_IDLE_LOOP_COUNT_ADDRESS  (0x17)
#define  IO_FPGA_GPIO_DATA_IN_ADDRESS  (0x40)
#define  IO_FPGA_GPIO_DATA_OUT_ADDRESS  (0x41)
#define  IO_FPGA_GPIO_DATA_OE_ADDRESS  (0x42)
#define  IO_FPGA_OTHER_DATA_IN_ADDRESS  (0x43)
#define  IO_FPGA_OTHER_DATA_OUT_ADDRESS  (0x44)
#define  IO_FPGA_OTHER_DATA_OE_ADDRESS  (0x45)
#define  IO_FPGA_PWMSEL0_ADDRESS  (0x80)
#define  IO_FPGA_PWMSEL1_ADDRESS  (0x81)
#define  IO_FPGA_PWMSEL2_ADDRESS  (0x82)
#define  IO_FPGA_PWMSEL3_ADDRESS  (0x83)
#define  IO_FPGA_PWMSEL4_ADDRESS  (0x84)
#define  IO_FPGA_PWMSEL5_ADDRESS  (0x85)
#define  IO_FPGA_PWMSEL6_ADDRESS  (0x86)
#define  IO_FPGA_PWMSEL7_ADDRESS  (0x87)
#define  IO_FPGA_PWMCHK_CTRL_ADDRESS  (0x88)
#define  IO_FPGA_PWMCHK_EVENT_ADDRESS  (0x90)
#define  IO_FPGA_PWMCHK_DELTA_ADDRESS  (0x91)
#define  IO_FPGA_GEN_FIFO_RESET_ADDRESS  (0xc0)
#define  IO_FPGA_GEN_FIFO_PUSH_ADDRESS  (0xc1)
#define  IO_FPGA_GEN_FIFO_POP_ADDRESS  (0xc2)
#define  IO_FPGA_GEN_FIFO_WR_STAT_ADDRESS  (0xc3)
#define  IO_FPGA_GEN_FIFO_RD_STAT_ADDRESS  (0xc4)
#define  IO_FPGA_DSP_UART_CTRL_ADDRESS  (0x100)
#define  IO_FPGA_DSP_UART_STATUS_ADDRESS  (0x101)
#define  IO_FPGA_DSP_UART_FIFO_RD_ADDRESS  (0x102)
#define  IO_FPGA_DSP_UART_CLKCOUNT_ADDRESS  (0x103)
#define  IO_FPGA_FPANEL_UART_CTRL_ADDRESS  (0x104)
#define  IO_FPGA_FPANEL_UART_STATUS_ADDRESS  (0x105)
#define  IO_FPGA_FPANEL_UART_FIFO_RD_ADDRESS  (0x106)
#define  IO_FPGA_FPANEL_UART_CLKCOUNT_ADDRESS  (0x107)
#define  IO_FPGA_PDM_XACTOR_ADDRESS  (0x108)
#define  IO_FPGA_I2S_XACTOR_CTRL_ADDRESS  (0x10c)
#define  IO_FPGA_I2S_XACTOR_STATUS_ADDRESS  (0x10d)
#define  IO_FPGA_I2S_XACTOR_CLKCOUNT_ADDRESS  (0x10e)
#define  IO_FPGA_I2S_XACTOR_TX_L_PUSH_ADDRESS  (0x110)
#define  IO_FPGA_I2S_XACTOR_TX_R_PUSH_ADDRESS  (0x111)
#define  IO_FPGA_I2S_XACTOR_RX_L_POP_ADDRESS  (0x112)
#define  IO_FPGA_I2S_XACTOR_RX_R_POP_ADDRESS  (0x113)
#define  IO_FPGA_UART_SWITCH_CTRL_ADDRESS  (0x114)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_ADDRESS  (0x11c)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_ADDRESS  (0x11d)
#define  IO_FPGA_SPI_MASTER_XACTOR_TX_PUSH_ADDRESS  (0x11e)
#define  IO_FPGA_SPI_MASTER_XACTOR_RX_POP_ADDRESS  (0x11f)
#define  IO_FPGA_POWER_CTRL_ADDRESS  (0x135)
#define  IO_FPGA_DSP_JTAG_DEBUG_ADDRESS  (0x136)
#define  IO_FPGA_SYS_CTRL_ADDRESS  (0x140)
#define  IO_FPGA_SYS_UART_ADDRESS  (0x141)
#define  IO_FPGA_SYS_COUNTER_ADDRESS  (0x142)
#define  IO_FPGA_SYS_COUNTER_LOW_ADDRESS  (0x143)
#define  IO_FPGA_SPI2C_MUX_SEL_ADDRESS  (0x144)
#define  IO_FPGA_OTHER_MUX_SEL_ADDRESS  (0x145)
#define  IO_FPGA_TEMP_SENSE_ADDRESS  (0x146)
#define  IO_FPGA_ROT_ENCODER_ADDRESS  (0x147)
#define  IO_FPGA_BOARD_REVS_ADDRESS  (0x148)
#define  IO_FPGA_ADC_VAL_0_ADDRESS  (0x150)
#define  IO_FPGA_ADC_VAL_1_ADDRESS  (0x151)
#define  IO_FPGA_ADC_VAL_2_ADDRESS  (0x152)
#define  IO_FPGA_ADC_VAL_3_ADDRESS  (0x153)
#define  IO_FPGA_ADC_VAL_4_ADDRESS  (0x154)
#define  IO_FPGA_ADC_VAL_5_ADDRESS  (0x155)
#define  IO_FPGA_ADC_VAL_6_ADDRESS  (0x156)
#define  IO_FPGA_ADC_VAL_7_ADDRESS  (0x157)
#define  IO_FPGA_ADC_MON_MAX_0_ADDRESS  (0x158)
#define  IO_FPGA_ADC_MON_MAX_1_ADDRESS  (0x159)
#define  IO_FPGA_ADC_MON_MAX_2_ADDRESS  (0x15a)
#define  IO_FPGA_ADC_MON_MAX_3_ADDRESS  (0x15b)
#define  IO_FPGA_ADC_MON_MAX_4_ADDRESS  (0x15c)
#define  IO_FPGA_ADC_MON_MAX_5_ADDRESS  (0x15d)
#define  IO_FPGA_ADC_MON_MAX_6_ADDRESS  (0x15e)
#define  IO_FPGA_ADC_MON_MAX_7_ADDRESS  (0x15f)
#define  IO_FPGA_ADC_MON_MIN_0_ADDRESS  (0x160)
#define  IO_FPGA_ADC_MON_MIN_1_ADDRESS  (0x161)
#define  IO_FPGA_ADC_MON_MIN_2_ADDRESS  (0x162)
#define  IO_FPGA_ADC_MON_MIN_3_ADDRESS  (0x163)
#define  IO_FPGA_ADC_MON_MIN_4_ADDRESS  (0x164)
#define  IO_FPGA_ADC_MON_MIN_5_ADDRESS  (0x165)
#define  IO_FPGA_ADC_MON_MIN_6_ADDRESS  (0x166)
#define  IO_FPGA_ADC_MON_MIN_7_ADDRESS  (0x167)
#define  IO_FPGA_ADC_MAX_VAL_0_ADDRESS  (0x168)
#define  IO_FPGA_ADC_MAX_VAL_1_ADDRESS  (0x169)
#define  IO_FPGA_ADC_MAX_VAL_2_ADDRESS  (0x16a)
#define  IO_FPGA_ADC_MAX_VAL_3_ADDRESS  (0x16b)
#define  IO_FPGA_ADC_MAX_VAL_4_ADDRESS  (0x16c)
#define  IO_FPGA_ADC_MAX_VAL_5_ADDRESS  (0x16d)
#define  IO_FPGA_ADC_MAX_VAL_6_ADDRESS  (0x16e)
#define  IO_FPGA_ADC_MAX_VAL_7_ADDRESS  (0x16f)
#define  IO_FPGA_ADC_MIN_VAL_0_ADDRESS  (0x170)
#define  IO_FPGA_ADC_MIN_VAL_1_ADDRESS  (0x171)
#define  IO_FPGA_ADC_MIN_VAL_2_ADDRESS  (0x172)
#define  IO_FPGA_ADC_MIN_VAL_3_ADDRESS  (0x173)
#define  IO_FPGA_ADC_MIN_VAL_4_ADDRESS  (0x174)
#define  IO_FPGA_ADC_MIN_VAL_5_ADDRESS  (0x175)
#define  IO_FPGA_ADC_MIN_VAL_6_ADDRESS  (0x176)
#define  IO_FPGA_ADC_MIN_VAL_7_ADDRESS  (0x177)
#define  IO_FPGA_VDAC_VALUE_0_ADDRESS  (0x178)
#define  IO_FPGA_VDAC_VALUE_1_ADDRESS  (0x179)
#define  IO_FPGA_VDAC_VALUE_2_ADDRESS  (0x17a)
#define  IO_FPGA_VDAC_VALUE_3_ADDRESS  (0x17b)
#define  IO_FPGA_VDAC_VALUE_4_ADDRESS  (0x17c)
#define  IO_FPGA_VDAC_VALUE_5_ADDRESS  (0x17d)
#define  IO_FPGA_VDAC_VALUE_6_ADDRESS  (0x17e)
#define  IO_FPGA_VDAC_VALUE_7_ADDRESS  (0x17f)
#define  IO_FPGA_SPI_CONFIG_ADDRESS  (0x180)
#define  IO_FPGA_SPI_TXRX_1BYTE_FIFO_DATA_ADDRESS  (0x181)
#define  IO_FPGA_SPI_CLKDIV_ADDRESS  (0x182)
#define  IO_FPGA_SPI_STATUS_ADDRESS  (0x183)
#define  IO_FPGA_SPI_TX_FIFO_DEBUG_ADDRESS  (0x184)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_ADDRESS  (0x185)
#define  IO_FPGA_SPI_RXDROP_CNT_ADDRESS  (0x186)
#define  IO_FPGA_SPI_GENERAL_DEBUG_ADDRESS  (0x187)
#define  IO_FPGA_SPI_INT_EN_ADDRESS  (0x188)
#define  IO_FPGA_SPI_TXRX_2BYTE_FIFO_DATA_ADDRESS  (0x189)
#define  IO_FPGA_SPI_CONFIG2_ADDRESS  (0x18a)
#define  IO_FPGA_SPI_TX_DUMMY_BYTE_CNT_ADDRESS  (0x18b)
#define  IO_FPGA_SPI_CS_CONFIG_ADDRESS  (0x18c)
#define  IO_FPGA_SPI_RX_4BYTE_FIFO_DATA_ADDRESS  (0x18d)
#define  IO_FPGA_SPI_INT_ACT_ADDRESS  (0x18e)
#define  IO_FPGA_SPI_SLAVE_MODE_ADDRESS  (0x18f)
#define  IO_FPGA_I2C_CONFIG_ADDRESS  (0x1c0)
#define  IO_FPGA_I2C_TXRX_1BYTE_FIFO_DATA_ADDRESS  (0x1c1)
#define  IO_FPGA_I2C_STATUS_ADDRESS  (0x1c3)
#define  IO_FPGA_I2C_TX_FIFO_DEBUG_ADDRESS  (0x1c4)
#define  IO_FPGA_I2C_RX_FIFO_DEBUG_ADDRESS  (0x1c5)
#define  IO_FPGA_I2C_GENERAL_DEBUG_ADDRESS  (0x1c7)
#define  IO_FPGA_I2C_INT_EN_ADDRESS  (0x1c8)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_ADDRESS  (0x1c9)
#define  IO_FPGA_I2C_CONFIG2_ADDRESS  (0x1ca)
#define  IO_FPGA_I2C_CLK_CONFIG1_ADDRESS  (0x1cc)
#define  IO_FPGA_I2C_CLK_CONFIG2_ADDRESS  (0x1cd)
#define  IO_FPGA_I2C_CLK_CONFIG3_ADDRESS  (0x1ce)
#define  IO_FPGA_I2C_SCL_CONFIG_ADDRESS  (0x1cf)
#define  IO_FPGA_I2C_RX_2BYTE_FIFO_DATA_ADDRESS  (0x1d0)
#define  IO_FPGA_I2C_RX_4BYTE_FIFO_DATA_ADDRESS  (0x1d1)
#define  IO_FPGA_I2C_RISE_TIME_DEBUG_ADDRESS  (0x1d2)
#define  IO_FPGA_I2C_DUMMY_BYTES_ADDRESS  (0x1d3)
#define  IO_FPGA_I2C_TX_1BYTE_DATA_CMD_FIFO_ADDRESS  (0x1d4)
#define  IO_FPGA_I2C_INT_ACT_ADDRESS  (0x1d5)


////////////////////////////////////////////////////////////////////////////////
//  Shift and Mask constants for each register
////////////////////////////////////////////////////////////////////////////////

#define  IO_FPGA_DUT_SPISLV_CTRL_IGNORE_EXT_CS_SHIFT  (1)
#define  IO_FPGA_DUT_SPISLV_CTRL_IGNORE_EXT_CS_MASK  (0x2)
#define  IO_FPGA_DUT_SPISLV_CTRL_EN_CMD_TIMEOUT_SHIFT  (0)
#define  IO_FPGA_DUT_SPISLV_CTRL_EN_CMD_TIMEOUT_MASK  (0x1)

#define  IO_FPGA_PC_SPISLV_CTRL_IGNORE_EXT_CS_SHIFT  (1)
#define  IO_FPGA_PC_SPISLV_CTRL_IGNORE_EXT_CS_MASK  (0x2)
#define  IO_FPGA_PC_SPISLV_CTRL_EN_CMD_TIMEOUT_SHIFT  (0)
#define  IO_FPGA_PC_SPISLV_CTRL_EN_CMD_TIMEOUT_MASK  (0x1)

#define  IO_FPGA_FPGA_REV_NUM_REV_SHIFT  (0)
#define  IO_FPGA_FPGA_REV_NUM_REV_MASK  (0xff)

#define  IO_FPGA_SEMAPHORE0_DATA_SHIFT  (0)
#define  IO_FPGA_SEMAPHORE0_DATA_MASK  (0xffffffff)

#define  IO_FPGA_RESET_POR_CTRL_WRITE_UNLOCK_CODE_SHIFT  (16)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_UNLOCK_CODE_MASK  (0xffff0000)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_TIMEBOMB_SHIFT  (4)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_TIMEBOMB_MASK  (0x10)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_WAKE_SHIFT  (3)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_WAKE_MASK  (0x8)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_CHIP_RESET_SHIFT  (2)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_CHIP_RESET_MASK  (0x4)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_POR_SHIFT  (1)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_POR_MASK  (0x2)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_FPGA_RESET_SHIFT  (0)
#define  IO_FPGA_RESET_POR_CTRL_WRITE_FPGA_RESET_MASK  (0x1)

#define  IO_FPGA_RESET_POR_CTRL_READ_WAKE_COUNT_SHIFT  (12)
#define  IO_FPGA_RESET_POR_CTRL_READ_WAKE_COUNT_MASK  (0xf000)
#define  IO_FPGA_RESET_POR_CTRL_READ_CHIP_RESET_COUNT_SHIFT  (8)
#define  IO_FPGA_RESET_POR_CTRL_READ_CHIP_RESET_COUNT_MASK  (0xf00)
#define  IO_FPGA_RESET_POR_CTRL_READ_POR_COUNT_SHIFT  (4)
#define  IO_FPGA_RESET_POR_CTRL_READ_POR_COUNT_MASK  (0xf0)
#define  IO_FPGA_RESET_POR_CTRL_READ_FPGA_RESET_COUNT_SHIFT  (0)
#define  IO_FPGA_RESET_POR_CTRL_READ_FPGA_RESET_COUNT_MASK  (0xf)

#define  IO_FPGA_MBOX_FTDI2CHIP_DATA_DATA_SHIFT  (0)
#define  IO_FPGA_MBOX_FTDI2CHIP_DATA_DATA_MASK  (0xffffffff)

#define  IO_FPGA_MBOX_CHIP2FTDI_DATA_DATA_SHIFT  (0)
#define  IO_FPGA_MBOX_CHIP2FTDI_DATA_DATA_MASK  (0xffffffff)

#define  IO_FPGA_MBOX_FTDI2CHIP_PEND_DATA_SHIFT  (0)
#define  IO_FPGA_MBOX_FTDI2CHIP_PEND_DATA_MASK  (0xffffffff)

#define  IO_FPGA_MBOX_CHIP2FTDI_PEND_DATA_SHIFT  (0)
#define  IO_FPGA_MBOX_CHIP2FTDI_PEND_DATA_MASK  (0xffffffff)

#define  IO_FPGA_LED_OVERRIDE_BANK1_EN_SHIFT  (24)
#define  IO_FPGA_LED_OVERRIDE_BANK1_EN_MASK  (0x1000000)
#define  IO_FPGA_LED_OVERRIDE_BANK1_DATA_SHIFT  (16)
#define  IO_FPGA_LED_OVERRIDE_BANK1_DATA_MASK  (0xff0000)
#define  IO_FPGA_LED_OVERRIDE_BANK0_EN_SHIFT  (8)
#define  IO_FPGA_LED_OVERRIDE_BANK0_EN_MASK  (0x100)
#define  IO_FPGA_LED_OVERRIDE_BANK0_DATA_SHIFT  (0)
#define  IO_FPGA_LED_OVERRIDE_BANK0_DATA_MASK  (0xff)

#define  IO_FPGA_IDLE_LOOP_COUNT_COUNT_SHIFT  (0)
#define  IO_FPGA_IDLE_LOOP_COUNT_COUNT_MASK  (0xffffffff)

#define  IO_FPGA_GPIO_DATA_IN_DATA_SHIFT  (0)
#define  IO_FPGA_GPIO_DATA_IN_DATA_MASK  (0xffffffff)

#define  IO_FPGA_GPIO_DATA_OUT_DATA_SHIFT  (0)
#define  IO_FPGA_GPIO_DATA_OUT_DATA_MASK  (0xffffffff)

#define  IO_FPGA_GPIO_DATA_OE_DATA_SHIFT  (0)
#define  IO_FPGA_GPIO_DATA_OE_DATA_MASK  (0xffffffff)

#define  IO_FPGA_OTHER_DATA_IN_WAKE_SHIFT  (12)
#define  IO_FPGA_OTHER_DATA_IN_WAKE_MASK  (0x1000)
#define  IO_FPGA_OTHER_DATA_IN_UART0_TX_SHIFT  (11)
#define  IO_FPGA_OTHER_DATA_IN_UART0_TX_MASK  (0x800)
#define  IO_FPGA_OTHER_DATA_IN_UART0_RX_SHIFT  (10)
#define  IO_FPGA_OTHER_DATA_IN_UART0_RX_MASK  (0x400)
#define  IO_FPGA_OTHER_DATA_IN_UART0_RTS_SHIFT  (9)
#define  IO_FPGA_OTHER_DATA_IN_UART0_RTS_MASK  (0x200)
#define  IO_FPGA_OTHER_DATA_IN_UART0_CTS_SHIFT  (8)
#define  IO_FPGA_OTHER_DATA_IN_UART0_CTS_MASK  (0x100)
#define  IO_FPGA_OTHER_DATA_IN_SWDIO_SHIFT  (7)
#define  IO_FPGA_OTHER_DATA_IN_SWDIO_MASK  (0x80)
#define  IO_FPGA_OTHER_DATA_IN_SWDCLK_SHIFT  (6)
#define  IO_FPGA_OTHER_DATA_IN_SWDCLK_MASK  (0x40)
#define  IO_FPGA_OTHER_DATA_IN_SPI0_SCLK_SHIFT  (5)
#define  IO_FPGA_OTHER_DATA_IN_SPI0_SCLK_MASK  (0x20)
#define  IO_FPGA_OTHER_DATA_IN_SPI0_MOSI_SHIFT  (4)
#define  IO_FPGA_OTHER_DATA_IN_SPI0_MOSI_MASK  (0x10)
#define  IO_FPGA_OTHER_DATA_IN_SPI0_MISO_SHIFT  (3)
#define  IO_FPGA_OTHER_DATA_IN_SPI0_MISO_MASK  (0x8)
#define  IO_FPGA_OTHER_DATA_IN_RESET_N_SHIFT  (2)
#define  IO_FPGA_OTHER_DATA_IN_RESET_N_MASK  (0x4)
#define  IO_FPGA_OTHER_DATA_IN_POR_N_SHIFT  (1)
#define  IO_FPGA_OTHER_DATA_IN_POR_N_MASK  (0x2)
#define  IO_FPGA_OTHER_DATA_IN_GPIO_PM_MODE_SHIFT  (0)
#define  IO_FPGA_OTHER_DATA_IN_GPIO_PM_MODE_MASK  (0x1)

#define  IO_FPGA_OTHER_DATA_OUT_WAKE_SHIFT  (12)
#define  IO_FPGA_OTHER_DATA_OUT_WAKE_MASK  (0x1000)
#define  IO_FPGA_OTHER_DATA_OUT_UART0_TX_SHIFT  (11)
#define  IO_FPGA_OTHER_DATA_OUT_UART0_TX_MASK  (0x800)
#define  IO_FPGA_OTHER_DATA_OUT_UART0_RX_SHIFT  (10)
#define  IO_FPGA_OTHER_DATA_OUT_UART0_RX_MASK  (0x400)
#define  IO_FPGA_OTHER_DATA_OUT_UART0_RTS_SHIFT  (9)
#define  IO_FPGA_OTHER_DATA_OUT_UART0_RTS_MASK  (0x200)
#define  IO_FPGA_OTHER_DATA_OUT_UART0_CTS_SHIFT  (8)
#define  IO_FPGA_OTHER_DATA_OUT_UART0_CTS_MASK  (0x100)
#define  IO_FPGA_OTHER_DATA_OUT_SWDIO_SHIFT  (7)
#define  IO_FPGA_OTHER_DATA_OUT_SWDIO_MASK  (0x80)
#define  IO_FPGA_OTHER_DATA_OUT_SWDCLK_SHIFT  (6)
#define  IO_FPGA_OTHER_DATA_OUT_SWDCLK_MASK  (0x40)
#define  IO_FPGA_OTHER_DATA_OUT_SPI0_SCLK_SHIFT  (5)
#define  IO_FPGA_OTHER_DATA_OUT_SPI0_SCLK_MASK  (0x20)
#define  IO_FPGA_OTHER_DATA_OUT_SPI0_MOSI_SHIFT  (4)
#define  IO_FPGA_OTHER_DATA_OUT_SPI0_MOSI_MASK  (0x10)
#define  IO_FPGA_OTHER_DATA_OUT_SPI0_MISO_SHIFT  (3)
#define  IO_FPGA_OTHER_DATA_OUT_SPI0_MISO_MASK  (0x8)
#define  IO_FPGA_OTHER_DATA_OUT_RESET_N_SHIFT  (2)
#define  IO_FPGA_OTHER_DATA_OUT_RESET_N_MASK  (0x4)
#define  IO_FPGA_OTHER_DATA_OUT_POR_N_SHIFT  (1)
#define  IO_FPGA_OTHER_DATA_OUT_POR_N_MASK  (0x2)
#define  IO_FPGA_OTHER_DATA_OUT_GPIO_PM_MODE_SHIFT  (0)
#define  IO_FPGA_OTHER_DATA_OUT_GPIO_PM_MODE_MASK  (0x1)

#define  IO_FPGA_OTHER_DATA_OE_WAKE_SHIFT  (12)
#define  IO_FPGA_OTHER_DATA_OE_WAKE_MASK  (0x1000)
#define  IO_FPGA_OTHER_DATA_OE_UART0_TX_SHIFT  (11)
#define  IO_FPGA_OTHER_DATA_OE_UART0_TX_MASK  (0x800)
#define  IO_FPGA_OTHER_DATA_OE_UART0_RX_SHIFT  (10)
#define  IO_FPGA_OTHER_DATA_OE_UART0_RX_MASK  (0x400)
#define  IO_FPGA_OTHER_DATA_OE_UART0_RTS_SHIFT  (9)
#define  IO_FPGA_OTHER_DATA_OE_UART0_RTS_MASK  (0x200)
#define  IO_FPGA_OTHER_DATA_OE_UART0_CTS_SHIFT  (8)
#define  IO_FPGA_OTHER_DATA_OE_UART0_CTS_MASK  (0x100)
#define  IO_FPGA_OTHER_DATA_OE_SWDIO_SHIFT  (7)
#define  IO_FPGA_OTHER_DATA_OE_SWDIO_MASK  (0x80)
#define  IO_FPGA_OTHER_DATA_OE_SWDCLK_SHIFT  (6)
#define  IO_FPGA_OTHER_DATA_OE_SWDCLK_MASK  (0x40)
#define  IO_FPGA_OTHER_DATA_OE_SPI0_SCLK_SHIFT  (5)
#define  IO_FPGA_OTHER_DATA_OE_SPI0_SCLK_MASK  (0x20)
#define  IO_FPGA_OTHER_DATA_OE_SPI0_MOSI_SHIFT  (4)
#define  IO_FPGA_OTHER_DATA_OE_SPI0_MOSI_MASK  (0x10)
#define  IO_FPGA_OTHER_DATA_OE_SPI0_MISO_SHIFT  (3)
#define  IO_FPGA_OTHER_DATA_OE_SPI0_MISO_MASK  (0x8)
#define  IO_FPGA_OTHER_DATA_OE_RESET_N_SHIFT  (2)
#define  IO_FPGA_OTHER_DATA_OE_RESET_N_MASK  (0x4)
#define  IO_FPGA_OTHER_DATA_OE_POR_N_SHIFT  (1)
#define  IO_FPGA_OTHER_DATA_OE_POR_N_MASK  (0x2)
#define  IO_FPGA_OTHER_DATA_OE_GPIO_PM_MODE_SHIFT  (0)
#define  IO_FPGA_OTHER_DATA_OE_GPIO_PM_MODE_MASK  (0x1)

#define  IO_FPGA_PWMSEL0_SELECT_SHIFT  (0)
#define  IO_FPGA_PWMSEL0_SELECT_MASK  (0x3f)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO0  (0)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO1  (1)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO2  (2)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO3  (3)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO4  (4)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO5  (5)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO6  (6)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO7  (7)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO8  (8)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO9  (9)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO10  (10)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO11  (11)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO12  (12)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO13  (13)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO14  (14)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO15  (15)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO16  (16)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO17  (17)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO18  (18)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO19  (19)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO20  (20)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO21  (21)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO22  (22)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO23  (23)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO24  (24)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO25  (25)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO26  (26)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO27  (27)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO28  (28)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO29  (29)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO30  (30)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO31  (31)
#define  IO_FPGA_PWMSEL0_SELECT__GPIO_PM_MODE  (32)
#define  IO_FPGA_PWMSEL0_SELECT__POR_N  (33)
#define  IO_FPGA_PWMSEL0_SELECT__RESET_N  (34)
#define  IO_FPGA_PWMSEL0_SELECT__SPI0_MISO  (35)
#define  IO_FPGA_PWMSEL0_SELECT__SPI0_MOSI  (36)
#define  IO_FPGA_PWMSEL0_SELECT__SPI0_SCLK  (37)
#define  IO_FPGA_PWMSEL0_SELECT__SWDCLK  (38)
#define  IO_FPGA_PWMSEL0_SELECT__SWDIO  (39)
#define  IO_FPGA_PWMSEL0_SELECT__UART0_CTS  (40)
#define  IO_FPGA_PWMSEL0_SELECT__UART0_RTS  (41)
#define  IO_FPGA_PWMSEL0_SELECT__UART0_RX  (42)
#define  IO_FPGA_PWMSEL0_SELECT__UART0_TX  (43)
#define  IO_FPGA_PWMSEL0_SELECT__WAKE  (44)
#define  IO_FPGA_PWMSEL0_SELECT__DISABLE  (63)

#define  IO_FPGA_PWMSEL1_SELECT_SHIFT  (0)
#define  IO_FPGA_PWMSEL1_SELECT_MASK  (0x3f)

#define  IO_FPGA_PWMSEL2_SELECT_SHIFT  (0)
#define  IO_FPGA_PWMSEL2_SELECT_MASK  (0x3f)

#define  IO_FPGA_PWMSEL3_SELECT_SHIFT  (0)
#define  IO_FPGA_PWMSEL3_SELECT_MASK  (0x3f)

#define  IO_FPGA_PWMSEL4_SELECT_SHIFT  (0)
#define  IO_FPGA_PWMSEL4_SELECT_MASK  (0x3f)

#define  IO_FPGA_PWMSEL5_SELECT_SHIFT  (0)
#define  IO_FPGA_PWMSEL5_SELECT_MASK  (0x3f)

#define  IO_FPGA_PWMSEL6_SELECT_SHIFT  (0)
#define  IO_FPGA_PWMSEL6_SELECT_MASK  (0x3f)

#define  IO_FPGA_PWMSEL7_SELECT_SHIFT  (0)
#define  IO_FPGA_PWMSEL7_SELECT_MASK  (0x3f)

#define  IO_FPGA_PWMCHK_CTRL_DELTA_IS_RAW_COUNT_SHIFT  (11)
#define  IO_FPGA_PWMCHK_CTRL_DELTA_IS_RAW_COUNT_MASK  (0x800)
#define  IO_FPGA_PWMCHK_CTRL_RESET_COUNTER_SHIFT  (10)
#define  IO_FPGA_PWMCHK_CTRL_RESET_COUNTER_MASK  (0x400)
#define  IO_FPGA_PWMCHK_CTRL_DISABLE_NE_SHIFT  (9)
#define  IO_FPGA_PWMCHK_CTRL_DISABLE_NE_MASK  (0x200)
#define  IO_FPGA_PWMCHK_CTRL_DISABLE_PE_SHIFT  (8)
#define  IO_FPGA_PWMCHK_CTRL_DISABLE_PE_MASK  (0x100)
#define  IO_FPGA_PWMCHK_CTRL_START_PWMCHK_SEL_SHIFT  (4)
#define  IO_FPGA_PWMCHK_CTRL_START_PWMCHK_SEL_MASK  (0x70)
#define  IO_FPGA_PWMCHK_CTRL_START_ON_PE_SHIFT  (3)
#define  IO_FPGA_PWMCHK_CTRL_START_ON_PE_MASK  (0x8)
#define  IO_FPGA_PWMCHK_CTRL_START_SEL_EN_SHIFT  (2)
#define  IO_FPGA_PWMCHK_CTRL_START_SEL_EN_MASK  (0x4)
#define  IO_FPGA_PWMCHK_CTRL_RESET_FIFO_SHIFT  (1)
#define  IO_FPGA_PWMCHK_CTRL_RESET_FIFO_MASK  (0x2)
#define  IO_FPGA_PWMCHK_CTRL_ENABLE_SAMPLES_SHIFT  (0)
#define  IO_FPGA_PWMCHK_CTRL_ENABLE_SAMPLES_MASK  (0x1)

#define  IO_FPGA_PWMCHK_EVENT_ENTRIES_SHIFT  (16)
#define  IO_FPGA_PWMCHK_EVENT_ENTRIES_MASK  (0xffff0000)
#define  IO_FPGA_PWMCHK_EVENT_PWM7_EVENT_SHIFT  (14)
#define  IO_FPGA_PWMCHK_EVENT_PWM7_EVENT_MASK  (0xc000)
#define  IO_FPGA_PWMCHK_EVENT_PWM7_EVENT__PWM_EVENT_POSEDGE  (1)
#define  IO_FPGA_PWMCHK_EVENT_PWM7_EVENT__PWM_EVENT_NEGEDGE  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM7_EVENT__PWM_EVENT_STEADY1  (3)
#define  IO_FPGA_PWMCHK_EVENT_PWM7_EVENT__PWM_EVENT_STEADY0  (0)
#define  IO_FPGA_PWMCHK_EVENT_PWM6_EVENT_SHIFT  (12)
#define  IO_FPGA_PWMCHK_EVENT_PWM6_EVENT_MASK  (0x3000)
#define  IO_FPGA_PWMCHK_EVENT_PWM6_EVENT__PWM_EVENT_POSEDGE  (1)
#define  IO_FPGA_PWMCHK_EVENT_PWM6_EVENT__PWM_EVENT_NEGEDGE  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM6_EVENT__PWM_EVENT_STEADY1  (3)
#define  IO_FPGA_PWMCHK_EVENT_PWM6_EVENT__PWM_EVENT_STEADY0  (0)
#define  IO_FPGA_PWMCHK_EVENT_PWM5_EVENT_SHIFT  (10)
#define  IO_FPGA_PWMCHK_EVENT_PWM5_EVENT_MASK  (0xc00)
#define  IO_FPGA_PWMCHK_EVENT_PWM5_EVENT__PWM_EVENT_POSEDGE  (1)
#define  IO_FPGA_PWMCHK_EVENT_PWM5_EVENT__PWM_EVENT_NEGEDGE  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM5_EVENT__PWM_EVENT_STEADY1  (3)
#define  IO_FPGA_PWMCHK_EVENT_PWM5_EVENT__PWM_EVENT_STEADY0  (0)
#define  IO_FPGA_PWMCHK_EVENT_PWM4_EVENT_SHIFT  (8)
#define  IO_FPGA_PWMCHK_EVENT_PWM4_EVENT_MASK  (0x300)
#define  IO_FPGA_PWMCHK_EVENT_PWM4_EVENT__PWM_EVENT_POSEDGE  (1)
#define  IO_FPGA_PWMCHK_EVENT_PWM4_EVENT__PWM_EVENT_NEGEDGE  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM4_EVENT__PWM_EVENT_STEADY1  (3)
#define  IO_FPGA_PWMCHK_EVENT_PWM4_EVENT__PWM_EVENT_STEADY0  (0)
#define  IO_FPGA_PWMCHK_EVENT_PWM3_EVENT_SHIFT  (6)
#define  IO_FPGA_PWMCHK_EVENT_PWM3_EVENT_MASK  (0xc0)
#define  IO_FPGA_PWMCHK_EVENT_PWM3_EVENT__PWM_EVENT_POSEDGE  (1)
#define  IO_FPGA_PWMCHK_EVENT_PWM3_EVENT__PWM_EVENT_NEGEDGE  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM3_EVENT__PWM_EVENT_STEADY1  (3)
#define  IO_FPGA_PWMCHK_EVENT_PWM3_EVENT__PWM_EVENT_STEADY0  (0)
#define  IO_FPGA_PWMCHK_EVENT_PWM2_EVENT_SHIFT  (4)
#define  IO_FPGA_PWMCHK_EVENT_PWM2_EVENT_MASK  (0x30)
#define  IO_FPGA_PWMCHK_EVENT_PWM2_EVENT__PWM_EVENT_POSEDGE  (1)
#define  IO_FPGA_PWMCHK_EVENT_PWM2_EVENT__PWM_EVENT_NEGEDGE  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM2_EVENT__PWM_EVENT_STEADY1  (3)
#define  IO_FPGA_PWMCHK_EVENT_PWM2_EVENT__PWM_EVENT_STEADY0  (0)
#define  IO_FPGA_PWMCHK_EVENT_PWM1_EVENT_SHIFT  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM1_EVENT_MASK  (0xc)
#define  IO_FPGA_PWMCHK_EVENT_PWM1_EVENT__PWM_EVENT_POSEDGE  (1)
#define  IO_FPGA_PWMCHK_EVENT_PWM1_EVENT__PWM_EVENT_NEGEDGE  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM1_EVENT__PWM_EVENT_STEADY1  (3)
#define  IO_FPGA_PWMCHK_EVENT_PWM1_EVENT__PWM_EVENT_STEADY0  (0)
#define  IO_FPGA_PWMCHK_EVENT_PWM0_EVENT_SHIFT  (0)
#define  IO_FPGA_PWMCHK_EVENT_PWM0_EVENT_MASK  (0x3)
#define  IO_FPGA_PWMCHK_EVENT_PWM0_EVENT__PWM_EVENT_POSEDGE  (1)
#define  IO_FPGA_PWMCHK_EVENT_PWM0_EVENT__PWM_EVENT_NEGEDGE  (2)
#define  IO_FPGA_PWMCHK_EVENT_PWM0_EVENT__PWM_EVENT_STEADY1  (3)
#define  IO_FPGA_PWMCHK_EVENT_PWM0_EVENT__PWM_EVENT_STEADY0  (0)

#define  IO_FPGA_PWMCHK_DELTA_DELTA_SHIFT  (0)
#define  IO_FPGA_PWMCHK_DELTA_DELTA_MASK  (0xffffffff)

#define  IO_FPGA_GEN_FIFO_RESET_RESET_SHIFT  (0)
#define  IO_FPGA_GEN_FIFO_RESET_RESET_MASK  (0x1)

#define  IO_FPGA_GEN_FIFO_PUSH_DATA_SHIFT  (0)
#define  IO_FPGA_GEN_FIFO_PUSH_DATA_MASK  (0xffffffff)

#define  IO_FPGA_GEN_FIFO_POP_DATA_SHIFT  (0)
#define  IO_FPGA_GEN_FIFO_POP_DATA_MASK  (0xffffffff)

#define  IO_FPGA_GEN_FIFO_WR_STAT_STICKY_OVERFLOW_SHIFT  (31)
#define  IO_FPGA_GEN_FIFO_WR_STAT_STICKY_OVERFLOW_MASK  (0x80000000)
#define  IO_FPGA_GEN_FIFO_WR_STAT_STICKY_UNDERFLOW_SHIFT  (30)
#define  IO_FPGA_GEN_FIFO_WR_STAT_STICKY_UNDERFLOW_MASK  (0x40000000)
#define  IO_FPGA_GEN_FIFO_WR_STAT_FIFO_HAS_DATA_SHIFT  (29)
#define  IO_FPGA_GEN_FIFO_WR_STAT_FIFO_HAS_DATA_MASK  (0x20000000)
#define  IO_FPGA_GEN_FIFO_WR_STAT_FIFO_HAS_SPACE_SHIFT  (28)
#define  IO_FPGA_GEN_FIFO_WR_STAT_FIFO_HAS_SPACE_MASK  (0x10000000)
#define  IO_FPGA_GEN_FIFO_WR_STAT_SPACE_LEFT_SHIFT  (0)
#define  IO_FPGA_GEN_FIFO_WR_STAT_SPACE_LEFT_MASK  (0xffff)

#define  IO_FPGA_GEN_FIFO_RD_STAT_STICKY_OVERFLOW_SHIFT  (31)
#define  IO_FPGA_GEN_FIFO_RD_STAT_STICKY_OVERFLOW_MASK  (0x80000000)
#define  IO_FPGA_GEN_FIFO_RD_STAT_STICKY_UNDERFLOW_SHIFT  (30)
#define  IO_FPGA_GEN_FIFO_RD_STAT_STICKY_UNDERFLOW_MASK  (0x40000000)
#define  IO_FPGA_GEN_FIFO_RD_STAT_FIFO_HAS_DATA_SHIFT  (29)
#define  IO_FPGA_GEN_FIFO_RD_STAT_FIFO_HAS_DATA_MASK  (0x20000000)
#define  IO_FPGA_GEN_FIFO_RD_STAT_FIFO_HAS_SPACE_SHIFT  (28)
#define  IO_FPGA_GEN_FIFO_RD_STAT_FIFO_HAS_SPACE_MASK  (0x10000000)
#define  IO_FPGA_GEN_FIFO_RD_STAT_DATA_AVAIL_SHIFT  (0)
#define  IO_FPGA_GEN_FIFO_RD_STAT_DATA_AVAIL_MASK  (0xffff)

#define  IO_FPGA_DSP_UART_CTRL_RESET_FIFO_SHIFT  (8)
#define  IO_FPGA_DSP_UART_CTRL_RESET_FIFO_MASK  (0x100)
#define  IO_FPGA_DSP_UART_CTRL_EN_GPIO20_SHIFT  (2)
#define  IO_FPGA_DSP_UART_CTRL_EN_GPIO20_MASK  (0x4)
#define  IO_FPGA_DSP_UART_CTRL_EN_GPIO7_SHIFT  (1)
#define  IO_FPGA_DSP_UART_CTRL_EN_GPIO7_MASK  (0x2)
#define  IO_FPGA_DSP_UART_CTRL_EN_XACTOR_SHIFT  (0)
#define  IO_FPGA_DSP_UART_CTRL_EN_XACTOR_MASK  (0x1)

#define  IO_FPGA_DSP_UART_STATUS_FIFO_ENTRIES_SHIFT  (16)
#define  IO_FPGA_DSP_UART_STATUS_FIFO_ENTRIES_MASK  (0xffff0000)
#define  IO_FPGA_DSP_UART_STATUS_RX_STATE_SHIFT  (8)
#define  IO_FPGA_DSP_UART_STATUS_RX_STATE_MASK  (0xff00)
#define  IO_FPGA_DSP_UART_STATUS_CURR_UART_SHIFT  (3)
#define  IO_FPGA_DSP_UART_STATUS_CURR_UART_MASK  (0x8)
#define  IO_FPGA_DSP_UART_STATUS_UFLOW_SHIFT  (2)
#define  IO_FPGA_DSP_UART_STATUS_UFLOW_MASK  (0x4)
#define  IO_FPGA_DSP_UART_STATUS_OFLOW_SHIFT  (1)
#define  IO_FPGA_DSP_UART_STATUS_OFLOW_MASK  (0x2)
#define  IO_FPGA_DSP_UART_STATUS_HAS_DATA_SHIFT  (0)
#define  IO_FPGA_DSP_UART_STATUS_HAS_DATA_MASK  (0x1)

#define  IO_FPGA_DSP_UART_FIFO_RD_RX_BYTE_SHIFT  (0)
#define  IO_FPGA_DSP_UART_FIFO_RD_RX_BYTE_MASK  (0xff)

#define  IO_FPGA_DSP_UART_CLKCOUNT_BCLK_COUNTER_SHIFT  (23)
#define  IO_FPGA_DSP_UART_CLKCOUNT_BCLK_COUNTER_MASK  (0xff800000)
#define  IO_FPGA_DSP_UART_CLKCOUNT_BCLK_SAMPLE_COUNT_SHIFT  (0)
#define  IO_FPGA_DSP_UART_CLKCOUNT_BCLK_SAMPLE_COUNT_MASK  (0x1ffff)

#define  IO_FPGA_FPANEL_UART_CTRL_RESET_FIFO_SHIFT  (8)
#define  IO_FPGA_FPANEL_UART_CTRL_RESET_FIFO_MASK  (0x100)
#define  IO_FPGA_FPANEL_UART_CTRL_EN_GPIO27_SHIFT  (3)
#define  IO_FPGA_FPANEL_UART_CTRL_EN_GPIO27_MASK  (0x8)
#define  IO_FPGA_FPANEL_UART_CTRL_EN_GPIO20_SHIFT  (2)
#define  IO_FPGA_FPANEL_UART_CTRL_EN_GPIO20_MASK  (0x4)
#define  IO_FPGA_FPANEL_UART_CTRL_EN_GPIO6_SHIFT  (1)
#define  IO_FPGA_FPANEL_UART_CTRL_EN_GPIO6_MASK  (0x2)
#define  IO_FPGA_FPANEL_UART_CTRL_EN_XACTOR_SHIFT  (0)
#define  IO_FPGA_FPANEL_UART_CTRL_EN_XACTOR_MASK  (0x1)

#define  IO_FPGA_FPANEL_UART_STATUS_FIFO_ENTRIES_SHIFT  (16)
#define  IO_FPGA_FPANEL_UART_STATUS_FIFO_ENTRIES_MASK  (0xffff0000)
#define  IO_FPGA_FPANEL_UART_STATUS_RX_STATE_SHIFT  (8)
#define  IO_FPGA_FPANEL_UART_STATUS_RX_STATE_MASK  (0xff00)
#define  IO_FPGA_FPANEL_UART_STATUS_CURR_UART_SHIFT  (3)
#define  IO_FPGA_FPANEL_UART_STATUS_CURR_UART_MASK  (0x8)
#define  IO_FPGA_FPANEL_UART_STATUS_UFLOW_SHIFT  (2)
#define  IO_FPGA_FPANEL_UART_STATUS_UFLOW_MASK  (0x4)
#define  IO_FPGA_FPANEL_UART_STATUS_OFLOW_SHIFT  (1)
#define  IO_FPGA_FPANEL_UART_STATUS_OFLOW_MASK  (0x2)
#define  IO_FPGA_FPANEL_UART_STATUS_HAS_DATA_SHIFT  (0)
#define  IO_FPGA_FPANEL_UART_STATUS_HAS_DATA_MASK  (0x1)

#define  IO_FPGA_FPANEL_UART_FIFO_RD_RX_BYTE_SHIFT  (0)
#define  IO_FPGA_FPANEL_UART_FIFO_RD_RX_BYTE_MASK  (0xff)

#define  IO_FPGA_FPANEL_UART_CLKCOUNT_BCLK_COUNTER_SHIFT  (23)
#define  IO_FPGA_FPANEL_UART_CLKCOUNT_BCLK_COUNTER_MASK  (0xff800000)
#define  IO_FPGA_FPANEL_UART_CLKCOUNT_BCLK_SAMPLE_COUNT_SHIFT  (0)
#define  IO_FPGA_FPANEL_UART_CLKCOUNT_BCLK_SAMPLE_COUNT_MASK  (0x1ffff)

#define  IO_FPGA_PDM_XACTOR_DATA_PATTERN_SHIFT  (20)
#define  IO_FPGA_PDM_XACTOR_DATA_PATTERN_MASK  (0xf00000)
#define  IO_FPGA_PDM_XACTOR_CKO_DLY_SHIFT  (16)
#define  IO_FPGA_PDM_XACTOR_CKO_DLY_MASK  (0xf0000)
#define  IO_FPGA_PDM_XACTOR_PDM0_ALT_EN_SHIFT  (2)
#define  IO_FPGA_PDM_XACTOR_PDM0_ALT_EN_MASK  (0x4)
#define  IO_FPGA_PDM_XACTOR_PDM1_EN_SHIFT  (1)
#define  IO_FPGA_PDM_XACTOR_PDM1_EN_MASK  (0x2)
#define  IO_FPGA_PDM_XACTOR_PDMO_EN_SHIFT  (0)
#define  IO_FPGA_PDM_XACTOR_PDMO_EN_MASK  (0x1)

#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_DIN_INVERT_SHIFT  (9)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_DIN_INVERT_MASK  (0x200)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_LOOPBACK_SHIFT  (8)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_LOOPBACK_MASK  (0x100)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_DOUT_EN_SHIFT  (7)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_DOUT_EN_MASK  (0x80)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_DIN_EN_SHIFT  (6)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_DIN_EN_MASK  (0x40)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_LRCLK_EN_SHIFT  (5)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_LRCLK_EN_MASK  (0x20)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_BCLK_EN_SHIFT  (4)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_BCLK_EN_MASK  (0x10)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_64BIT_MODE_SHIFT  (3)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_64BIT_MODE_MASK  (0x8)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_FIFO_CLR_SHIFT  (2)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_FIFO_CLR_MASK  (0x4)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_CLK_COUNT_RST_SHIFT  (1)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_CLK_COUNT_RST_MASK  (0x2)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_XACTOR_EN_SHIFT  (0)
#define  IO_FPGA_I2S_XACTOR_CTRL_I2S_XACTOR_EN_MASK  (0x1)

#define  IO_FPGA_I2S_XACTOR_STATUS_RX_R_ACCESS_IN_PROG_SHIFT  (19)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_R_ACCESS_IN_PROG_MASK  (0x80000)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_L_ACCESS_IN_PROG_SHIFT  (18)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_L_ACCESS_IN_PROG_MASK  (0x40000)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_R_ACCESS_IN_PROG_SHIFT  (17)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_R_ACCESS_IN_PROG_MASK  (0x20000)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_L_ACCESS_IN_PROG_SHIFT  (16)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_L_ACCESS_IN_PROG_MASK  (0x10000)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_R_FIFO_UFLOW_SHIFT  (14)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_R_FIFO_UFLOW_MASK  (0x4000)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_R_FIFO_OFLOW_SHIFT  (13)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_R_FIFO_OFLOW_MASK  (0x2000)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_R_FIFO_HAS_DATA_SHIFT  (12)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_R_FIFO_HAS_DATA_MASK  (0x1000)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_L_FIFO_UFLOW_SHIFT  (14)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_L_FIFO_UFLOW_MASK  (0x4000)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_L_FIFO_OFLOW_SHIFT  (13)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_L_FIFO_OFLOW_MASK  (0x2000)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_L_FIFO_HAS_DATA_SHIFT  (12)
#define  IO_FPGA_I2S_XACTOR_STATUS_RX_L_FIFO_HAS_DATA_MASK  (0x1000)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_R_FIFO_UFLOW_SHIFT  (14)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_R_FIFO_UFLOW_MASK  (0x4000)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_R_FIFO_OFLOW_SHIFT  (13)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_R_FIFO_OFLOW_MASK  (0x2000)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_R_FIFO_HAS_SPACE_SHIFT  (12)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_R_FIFO_HAS_SPACE_MASK  (0x1000)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_L_FIFO_UFLOW_SHIFT  (14)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_L_FIFO_UFLOW_MASK  (0x4000)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_L_FIFO_OFLOW_SHIFT  (13)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_L_FIFO_OFLOW_MASK  (0x2000)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_L_FIFO_HAS_SPACE_SHIFT  (12)
#define  IO_FPGA_I2S_XACTOR_STATUS_TX_L_FIFO_HAS_SPACE_MASK  (0x1000)

#define  IO_FPGA_I2S_XACTOR_CLKCOUNT_BCLK_COUNTER_SHIFT  (23)
#define  IO_FPGA_I2S_XACTOR_CLKCOUNT_BCLK_COUNTER_MASK  (0xff800000)
#define  IO_FPGA_I2S_XACTOR_CLKCOUNT_BCLK_SAMPLE_COUNT_SHIFT  (0)
#define  IO_FPGA_I2S_XACTOR_CLKCOUNT_BCLK_SAMPLE_COUNT_MASK  (0x3fffff)

#define  IO_FPGA_I2S_XACTOR_TX_L_PUSH_DATA_SHIFT  (0)
#define  IO_FPGA_I2S_XACTOR_TX_L_PUSH_DATA_MASK  (0xffffffff)

#define  IO_FPGA_I2S_XACTOR_TX_R_PUSH_DATA_SHIFT  (0)
#define  IO_FPGA_I2S_XACTOR_TX_R_PUSH_DATA_MASK  (0xffffffff)

#define  IO_FPGA_I2S_XACTOR_RX_L_POP_DATA_SHIFT  (0)
#define  IO_FPGA_I2S_XACTOR_RX_L_POP_DATA_MASK  (0xffffffff)

#define  IO_FPGA_I2S_XACTOR_RX_R_POP_DATA_SHIFT  (0)
#define  IO_FPGA_I2S_XACTOR_RX_R_POP_DATA_MASK  (0xffffffff)

#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2_SHIFT  (24)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2_MASK  (0xff000000)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__NOTHING  (0)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__UART0  (1)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__UART1  (2)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__UART1_ALT  (3)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__GPIO20  (4)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__GPIO7  (5)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__GPIO6  (6)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__GPIO27  (7)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__UART0_TX  (8)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2JLINK2__SYS_UART  (9)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP_SHIFT  (16)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP_MASK  (0xff0000)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__NOTHING  (0)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__UART0_FTDI_CHD  (1)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__UART0_FTDI_CHD__UART1_FTDI_CHC  (2)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__UART0_FTDI_CHD__UART1_ALT_FTDI_CHC  (3)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__FAR_LOOPBACK  (4)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__UART0_LOOPBACK__UART1_FTDI_CHC  (5)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__UART0_FTDI_CHD__UART1_LOOPBACK  (6)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__UART0_JLINK_CH0  (7)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__UART0_JLINK_CH0__UART1_JLINK_CH1  (8)
#define  IO_FPGA_UART_SWITCH_CTRL_IN2CHIP__UART0_JLINK_CH0__UART1_JLINK_CH2  (9)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D_SHIFT  (8)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D_MASK  (0xff00)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__NOTHING  (0)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__UART0  (1)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__UART1  (2)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__UART1_ALT  (3)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__GPIO20  (4)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__GPIO7  (5)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__GPIO6  (6)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__GPIO27  (7)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__UART0_TX  (8)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_D__SYS_UART  (9)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C_SHIFT  (0)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C_MASK  (0xff)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__NOTHING  (0)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__UART0  (1)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__UART1  (2)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__UART1_ALT  (3)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__GPIO20  (4)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__GPIO7  (5)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__GPIO6  (6)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__GPIO27  (7)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__UART0_TX  (8)
#define  IO_FPGA_UART_SWITCH_CTRL_OUT2FTDI_CH_C__SYS_UART  (9)

#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_CLK_PERIOD_SHIFT  (8)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_CLK_PERIOD_MASK  (0xff00)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DRIVE_SPI2ALT_SHIFT  (7)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DRIVE_SPI2ALT_MASK  (0x80)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DRIVE_SPI2_SHIFT  (6)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DRIVE_SPI2_MASK  (0x40)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DRIVE_SPI1_SHIFT  (5)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DRIVE_SPI1_MASK  (0x20)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DRIVE_SPI0_SHIFT  (4)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DRIVE_SPI0_MASK  (0x10)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DELAY_START_SHIFT  (2)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_DELAY_START_MASK  (0x4)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_MASTER_SOFT_RESET_SHIFT  (1)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_MASTER_SOFT_RESET_MASK  (0x2)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_MASTER_START_SHIFT  (0)
#define  IO_FPGA_SPI_MASTER_XACTOR_CTRL_MASTER_START_MASK  (0x1)

#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_TX_ACCESS_IN_PROG_SHIFT  (17)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_TX_ACCESS_IN_PROG_MASK  (0x20000)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_RX_ACCESS_IN_PROG_SHIFT  (16)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_RX_ACCESS_IN_PROG_MASK  (0x10000)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_RX_FIFO_UFLOW_SHIFT  (6)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_RX_FIFO_UFLOW_MASK  (0x40)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_RX_FIFO_OFLOW_SHIFT  (5)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_RX_FIFO_OFLOW_MASK  (0x20)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_RX_FIFO_HAS_DATA_SHIFT  (4)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_RX_FIFO_HAS_DATA_MASK  (0x10)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_TX_FIFO_UFLOW_SHIFT  (2)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_TX_FIFO_UFLOW_MASK  (0x4)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_TX_FIFO_OFLOW_SHIFT  (1)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_TX_FIFO_OFLOW_MASK  (0x2)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_TX_FIFO_HAS_SPACE_SHIFT  (0)
#define  IO_FPGA_SPI_MASTER_XACTOR_STATUS_TX_FIFO_HAS_SPACE_MASK  (0x1)

#define  IO_FPGA_SPI_MASTER_XACTOR_TX_PUSH_DATA_SHIFT  (0)
#define  IO_FPGA_SPI_MASTER_XACTOR_TX_PUSH_DATA_MASK  (0xffffffff)

#define  IO_FPGA_SPI_MASTER_XACTOR_RX_POP_DATA_SHIFT  (0)
#define  IO_FPGA_SPI_MASTER_XACTOR_RX_POP_DATA_MASK  (0xffffffff)

#define  IO_FPGA_POWER_CTRL_UNLOCK_CODE_SHIFT  (16)
#define  IO_FPGA_POWER_CTRL_UNLOCK_CODE_MASK  (0xffff0000)
#define  IO_FPGA_POWER_CTRL_VDD_IO_REG_EN_N_SHIFT  (0)
#define  IO_FPGA_POWER_CTRL_VDD_IO_REG_EN_N_MASK  (0x1)

#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_LOOPBACK_SHIFT  (17)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_LOOPBACK_MASK  (0x20000)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_OVERRIDE_SHIFT  (16)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_OVERRIDE_MASK  (0x10000)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TRST_N_IN_SHIFT  (8)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TRST_N_IN_MASK  (0x100)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TDI_IN_SHIFT  (7)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TDI_IN_MASK  (0x80)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TMS_IN_SHIFT  (6)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TMS_IN_MASK  (0x40)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TCK_IN_SHIFT  (5)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TCK_IN_MASK  (0x20)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TDO_IN_SHIFT  (4)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TDO_IN_MASK  (0x10)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TRST_N_OUT_SHIFT  (3)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TRST_N_OUT_MASK  (0x8)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TDI_OUT_SHIFT  (2)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TDI_OUT_MASK  (0x4)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TMS_OUT_SHIFT  (1)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TMS_OUT_MASK  (0x2)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TCK_OUT_SHIFT  (0)
#define  IO_FPGA_DSP_JTAG_DEBUG_JTAG_TCK_OUT_MASK  (0x1)

#define  IO_FPGA_SYS_CTRL_HIZ_CHIP_IO_SHIFT  (6)
#define  IO_FPGA_SYS_CTRL_HIZ_CHIP_IO_MASK  (0x40)
#define  IO_FPGA_SYS_CTRL_DRIVE_TEST_CLK1_SHIFT  (5)
#define  IO_FPGA_SYS_CTRL_DRIVE_TEST_CLK1_MASK  (0x20)
#define  IO_FPGA_SYS_CTRL_DRIVE_TEST_CLK0_SHIFT  (4)
#define  IO_FPGA_SYS_CTRL_DRIVE_TEST_CLK0_MASK  (0x10)
#define  IO_FPGA_SYS_CTRL_DRIVE_32KHZ_SHIFT  (3)
#define  IO_FPGA_SYS_CTRL_DRIVE_32KHZ_MASK  (0x8)
#define  IO_FPGA_SYS_CTRL_DRIVE_16MHZ_SHIFT  (2)
#define  IO_FPGA_SYS_CTRL_DRIVE_16MHZ_MASK  (0x4)
#define  IO_FPGA_SYS_CTRL_DRIVE_AUDIO_CLK_SHIFT  (1)
#define  IO_FPGA_SYS_CTRL_DRIVE_AUDIO_CLK_MASK  (0x2)
#define  IO_FPGA_SYS_CTRL_NIOS_RST_SHIFT  (0)
#define  IO_FPGA_SYS_CTRL_NIOS_RST_MASK  (0x1)

#define  IO_FPGA_SYS_UART_BUSY_SHIFT  (8)
#define  IO_FPGA_SYS_UART_BUSY_MASK  (0x100)
#define  IO_FPGA_SYS_UART_DATA_SHIFT  (0)
#define  IO_FPGA_SYS_UART_DATA_MASK  (0xff)

#define  IO_FPGA_SYS_COUNTER_COUNT_SHIFT  (0)
#define  IO_FPGA_SYS_COUNTER_COUNT_MASK  (0xffffffff)

#define  IO_FPGA_SYS_COUNTER_LOW_COUNT_SHIFT  (0)
#define  IO_FPGA_SYS_COUNTER_LOW_COUNT_MASK  (0xffffffff)

#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_9_SEL_SHIFT  (18)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_9_SEL_MASK  (0xc0000)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_8_SEL_SHIFT  (16)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_8_SEL_MASK  (0x30000)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_7_SEL_SHIFT  (14)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_7_SEL_MASK  (0xc000)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_6_SEL_SHIFT  (12)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_6_SEL_MASK  (0x3000)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_5_SEL_SHIFT  (10)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_5_SEL_MASK  (0xc00)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_4_SEL_SHIFT  (8)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_4_SEL_MASK  (0x300)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_3_SEL_SHIFT  (6)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_3_SEL_MASK  (0xc0)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_2_SEL_SHIFT  (4)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_2_SEL_MASK  (0x30)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_1_SEL_SHIFT  (2)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_1_SEL_MASK  (0xc)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_0_SEL_SHIFT  (0)
#define  IO_FPGA_SPI2C_MUX_SEL_SPI2C_0_SEL_MASK  (0x3)

#define  IO_FPGA_OTHER_MUX_SEL_CODEC_SEL10_SHIFT  (12)
#define  IO_FPGA_OTHER_MUX_SEL_CODEC_SEL10_MASK  (0x1000)
#define  IO_FPGA_OTHER_MUX_SEL_PDM1_SEL_SHIFT  (10)
#define  IO_FPGA_OTHER_MUX_SEL_PDM1_SEL_MASK  (0xc00)
#define  IO_FPGA_OTHER_MUX_SEL_PDM0_SEL_SHIFT  (8)
#define  IO_FPGA_OTHER_MUX_SEL_PDM0_SEL_MASK  (0x300)
#define  IO_FPGA_OTHER_MUX_SEL_PDM0_GPIO_SEL_SHIFT  (6)
#define  IO_FPGA_OTHER_MUX_SEL_PDM0_GPIO_SEL_MASK  (0xc0)
#define  IO_FPGA_OTHER_MUX_SEL_ANA_FILT_SEL_SHIFT  (4)
#define  IO_FPGA_OTHER_MUX_SEL_ANA_FILT_SEL_MASK  (0x30)
#define  IO_FPGA_OTHER_MUX_SEL_ANALOG_SEL_SHIFT  (2)
#define  IO_FPGA_OTHER_MUX_SEL_ANALOG_SEL_MASK  (0xc)
#define  IO_FPGA_OTHER_MUX_SEL_ADC_MUX_SEL_SHIFT  (0)
#define  IO_FPGA_OTHER_MUX_SEL_ADC_MUX_SEL_MASK  (0x3)

#define  IO_FPGA_TEMP_SENSE_VALUE_SHIFT  (0)
#define  IO_FPGA_TEMP_SENSE_VALUE_MASK  (0xffff)

#define  IO_FPGA_ROT_ENCODER_NEW_VAL_SHIFT  (31)
#define  IO_FPGA_ROT_ENCODER_NEW_VAL_MASK  (0x80000000)
#define  IO_FPGA_ROT_ENCODER_LIVE_SHIFT  (4)
#define  IO_FPGA_ROT_ENCODER_LIVE_MASK  (0xf0)
#define  IO_FPGA_ROT_ENCODER_LATCHED_SHIFT  (0)
#define  IO_FPGA_ROT_ENCODER_LATCHED_MASK  (0xf)

#define  IO_FPGA_BOARD_REVS_DAUGHTER_REV_SHIFT  (24)
#define  IO_FPGA_BOARD_REVS_DAUGHTER_REV_MASK  (0xff000000)
#define  IO_FPGA_BOARD_REVS_DAUGHTER_ID_SHIFT  (16)
#define  IO_FPGA_BOARD_REVS_DAUGHTER_ID_MASK  (0xf0000)
#define  IO_FPGA_BOARD_REVS_BASE_REV_SHIFT  (8)
#define  IO_FPGA_BOARD_REVS_BASE_REV_MASK  (0xff00)
#define  IO_FPGA_BOARD_REVS_BASE_ID_SHIFT  (0)
#define  IO_FPGA_BOARD_REVS_BASE_ID_MASK  (0xf)

#define  IO_FPGA_ADC_VAL_0_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_VAL_0_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_VAL_1_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_VAL_1_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_VAL_2_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_VAL_2_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_VAL_3_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_VAL_3_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_VAL_4_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_VAL_4_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_VAL_5_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_VAL_5_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_VAL_6_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_VAL_6_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_VAL_7_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_VAL_7_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MAX_0_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MAX_0_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MAX_1_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MAX_1_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MAX_2_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MAX_2_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MAX_3_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MAX_3_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MAX_4_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MAX_4_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MAX_5_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MAX_5_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MAX_6_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MAX_6_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MAX_7_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MAX_7_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MIN_0_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MIN_0_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MIN_1_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MIN_1_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MIN_2_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MIN_2_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MIN_3_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MIN_3_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MIN_4_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MIN_4_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MIN_5_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MIN_5_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MIN_6_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MIN_6_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MON_MIN_7_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MON_MIN_7_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MAX_VAL_0_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MAX_VAL_0_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MAX_VAL_1_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MAX_VAL_1_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MAX_VAL_2_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MAX_VAL_2_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MAX_VAL_3_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MAX_VAL_3_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MAX_VAL_4_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MAX_VAL_4_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MAX_VAL_5_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MAX_VAL_5_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MAX_VAL_6_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MAX_VAL_6_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MAX_VAL_7_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MAX_VAL_7_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MIN_VAL_0_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MIN_VAL_0_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MIN_VAL_1_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MIN_VAL_1_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MIN_VAL_2_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MIN_VAL_2_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MIN_VAL_3_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MIN_VAL_3_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MIN_VAL_4_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MIN_VAL_4_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MIN_VAL_5_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MIN_VAL_5_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MIN_VAL_6_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MIN_VAL_6_VALUE_MASK  (0xffffff)

#define  IO_FPGA_ADC_MIN_VAL_7_VALUE_SHIFT  (0)
#define  IO_FPGA_ADC_MIN_VAL_7_VALUE_MASK  (0xffffff)

#define  IO_FPGA_VDAC_VALUE_0_ENABLE_SHIFT  (31)
#define  IO_FPGA_VDAC_VALUE_0_ENABLE_MASK  (0x80000000)
#define  IO_FPGA_VDAC_VALUE_0_DATA_SHIFT  (0)
#define  IO_FPGA_VDAC_VALUE_0_DATA_MASK  (0xffff)

#define  IO_FPGA_VDAC_VALUE_1_ENABLE_SHIFT  (31)
#define  IO_FPGA_VDAC_VALUE_1_ENABLE_MASK  (0x80000000)
#define  IO_FPGA_VDAC_VALUE_1_DATA_SHIFT  (0)
#define  IO_FPGA_VDAC_VALUE_1_DATA_MASK  (0xffff)

#define  IO_FPGA_VDAC_VALUE_2_ENABLE_SHIFT  (31)
#define  IO_FPGA_VDAC_VALUE_2_ENABLE_MASK  (0x80000000)
#define  IO_FPGA_VDAC_VALUE_2_DATA_SHIFT  (0)
#define  IO_FPGA_VDAC_VALUE_2_DATA_MASK  (0xffff)

#define  IO_FPGA_VDAC_VALUE_3_ENABLE_SHIFT  (31)
#define  IO_FPGA_VDAC_VALUE_3_ENABLE_MASK  (0x80000000)
#define  IO_FPGA_VDAC_VALUE_3_DATA_SHIFT  (0)
#define  IO_FPGA_VDAC_VALUE_3_DATA_MASK  (0xffff)

#define  IO_FPGA_VDAC_VALUE_4_ENABLE_SHIFT  (31)
#define  IO_FPGA_VDAC_VALUE_4_ENABLE_MASK  (0x80000000)
#define  IO_FPGA_VDAC_VALUE_4_DATA_SHIFT  (0)
#define  IO_FPGA_VDAC_VALUE_4_DATA_MASK  (0xffff)

#define  IO_FPGA_VDAC_VALUE_5_ENABLE_SHIFT  (31)
#define  IO_FPGA_VDAC_VALUE_5_ENABLE_MASK  (0x80000000)
#define  IO_FPGA_VDAC_VALUE_5_DATA_SHIFT  (0)
#define  IO_FPGA_VDAC_VALUE_5_DATA_MASK  (0xffff)

#define  IO_FPGA_VDAC_VALUE_6_ENABLE_SHIFT  (31)
#define  IO_FPGA_VDAC_VALUE_6_ENABLE_MASK  (0x80000000)
#define  IO_FPGA_VDAC_VALUE_6_DATA_SHIFT  (0)
#define  IO_FPGA_VDAC_VALUE_6_DATA_MASK  (0xffff)

#define  IO_FPGA_VDAC_VALUE_7_ENABLE_SHIFT  (31)
#define  IO_FPGA_VDAC_VALUE_7_ENABLE_MASK  (0x80000000)
#define  IO_FPGA_VDAC_VALUE_7_DATA_SHIFT  (0)
#define  IO_FPGA_VDAC_VALUE_7_DATA_MASK  (0xffff)

#define  IO_FPGA_SPI_CONFIG_SPIRDY_ACT_LOW_SHIFT  (14)
#define  IO_FPGA_SPI_CONFIG_SPIRDY_ACT_LOW_MASK  (0x4000)
#define  IO_FPGA_SPI_CONFIG_DIS_RX_FIFO_SHIFT  (13)
#define  IO_FPGA_SPI_CONFIG_DIS_RX_FIFO_MASK  (0x2000)
#define  IO_FPGA_SPI_CONFIG_FIFO_LEVEL_TRIG_SHIFT  (8)
#define  IO_FPGA_SPI_CONFIG_FIFO_LEVEL_TRIG_MASK  (0x1f00)
#define  IO_FPGA_SPI_CONFIG_EN_SLVRDY_SHIFT  (7)
#define  IO_FPGA_SPI_CONFIG_EN_SLVRDY_MASK  (0x80)
#define  IO_FPGA_SPI_CONFIG_RX_OVFLW_DROPHEAD_SHIFT  (5)
#define  IO_FPGA_SPI_CONFIG_RX_OVFLW_DROPHEAD_MASK  (0x20)
#define  IO_FPGA_SPI_CONFIG_SLVRDY_IS_MISO_SHIFT  (4)
#define  IO_FPGA_SPI_CONFIG_SLVRDY_IS_MISO_MASK  (0x10)
#define  IO_FPGA_SPI_CONFIG_END_SHIFT  (3)
#define  IO_FPGA_SPI_CONFIG_END_MASK  (0x8)
#define  IO_FPGA_SPI_CONFIG_CPHA_SHIFT  (2)
#define  IO_FPGA_SPI_CONFIG_CPHA_MASK  (0x4)
#define  IO_FPGA_SPI_CONFIG_CPOL_SHIFT  (1)
#define  IO_FPGA_SPI_CONFIG_CPOL_MASK  (0x2)
#define  IO_FPGA_SPI_CONFIG_RD_PUSHES_TX_FIFO_SHIFT  (0)
#define  IO_FPGA_SPI_CONFIG_RD_PUSHES_TX_FIFO_MASK  (0x1)

#define  IO_FPGA_SPI_TXRX_1BYTE_FIFO_DATA_DATA_SHIFT  (0)
#define  IO_FPGA_SPI_TXRX_1BYTE_FIFO_DATA_DATA_MASK  (0xff)

#define  IO_FPGA_SPI_CLKDIV_ICG_SHIFT  (8)
#define  IO_FPGA_SPI_CLKDIV_ICG_MASK  (0xf00)
#define  IO_FPGA_SPI_CLKDIV_IBG_SHIFT  (4)
#define  IO_FPGA_SPI_CLKDIV_IBG_MASK  (0xf0)
#define  IO_FPGA_SPI_CLKDIV_CLKDIV_SHIFT  (0)
#define  IO_FPGA_SPI_CLKDIV_CLKDIV_MASK  (0xf)

#define  IO_FPGA_SPI_STATUS_RX_FIFO_HIT_LEVEL_DUP_SHIFT  (15)
#define  IO_FPGA_SPI_STATUS_RX_FIFO_HIT_LEVEL_DUP_MASK  (0x8000)
#define  IO_FPGA_SPI_STATUS_RXFIFO_HAS_1DATA_DUP_SHIFT  (13)
#define  IO_FPGA_SPI_STATUS_RXFIFO_HAS_1DATA_DUP_MASK  (0x2000)
#define  IO_FPGA_SPI_STATUS_NE_BUSY_STICKY_SHIFT  (11)
#define  IO_FPGA_SPI_STATUS_NE_BUSY_STICKY_MASK  (0x800)
#define  IO_FPGA_SPI_STATUS_PE_BUSY_STICKY_SHIFT  (10)
#define  IO_FPGA_SPI_STATUS_PE_BUSY_STICKY_MASK  (0x400)
#define  IO_FPGA_SPI_STATUS_CMD_IS_DONE_SHIFT  (9)
#define  IO_FPGA_SPI_STATUS_CMD_IS_DONE_MASK  (0x200)
#define  IO_FPGA_SPI_STATUS_XMIT_COMPLETE_SHIFT  (8)
#define  IO_FPGA_SPI_STATUS_XMIT_COMPLETE_MASK  (0x100)
#define  IO_FPGA_SPI_STATUS_RX_FIFO_HIT_LEVEL_SHIFT  (7)
#define  IO_FPGA_SPI_STATUS_RX_FIFO_HIT_LEVEL_MASK  (0x80)
#define  IO_FPGA_SPI_STATUS_TXFIFO_HAS_LEVEL_SPACE_SHIFT  (6)
#define  IO_FPGA_SPI_STATUS_TXFIFO_HAS_LEVEL_SPACE_MASK  (0x40)
#define  IO_FPGA_SPI_STATUS_RXFIFO_HAS_1DATA_SHIFT  (5)
#define  IO_FPGA_SPI_STATUS_RXFIFO_HAS_1DATA_MASK  (0x20)
#define  IO_FPGA_SPI_STATUS_TXFIFO_HAS_1SPACE_SHIFT  (4)
#define  IO_FPGA_SPI_STATUS_TXFIFO_HAS_1SPACE_MASK  (0x10)
#define  IO_FPGA_SPI_STATUS_CS_SEL_SHIFT  (2)
#define  IO_FPGA_SPI_STATUS_CS_SEL_MASK  (0xc)
#define  IO_FPGA_SPI_STATUS_HOLD_CS_SHIFT  (1)
#define  IO_FPGA_SPI_STATUS_HOLD_CS_MASK  (0x2)
#define  IO_FPGA_SPI_STATUS_START_BUSY_SHIFT  (0)
#define  IO_FPGA_SPI_STATUS_START_BUSY_MASK  (0x1)

#define  IO_FPGA_SPI_TX_FIFO_DEBUG_MAX_ENTRIES_SHIFT  (8)
#define  IO_FPGA_SPI_TX_FIFO_DEBUG_MAX_ENTRIES_MASK  (0x1f00)
#define  IO_FPGA_SPI_TX_FIFO_DEBUG_UFLOW_SHIFT  (7)
#define  IO_FPGA_SPI_TX_FIFO_DEBUG_UFLOW_MASK  (0x80)
#define  IO_FPGA_SPI_TX_FIFO_DEBUG_OFLOW_SHIFT  (6)
#define  IO_FPGA_SPI_TX_FIFO_DEBUG_OFLOW_MASK  (0x40)
#define  IO_FPGA_SPI_TX_FIFO_DEBUG_ENTRIES_SHIFT  (0)
#define  IO_FPGA_SPI_TX_FIFO_DEBUG_ENTRIES_MASK  (0x1f)

#define  IO_FPGA_SPI_RX_FIFO_DEBUG_MAX_ENTRIES_SHIFT  (8)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_MAX_ENTRIES_MASK  (0x1f00)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_UFLOW_SHIFT  (7)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_UFLOW_MASK  (0x80)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_OFLOW_SHIFT  (6)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_OFLOW_MASK  (0x40)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_SPI_RDY_SHIFT  (5)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_SPI_RDY_MASK  (0x20)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_ENTRIES_SHIFT  (0)
#define  IO_FPGA_SPI_RX_FIFO_DEBUG_ENTRIES_MASK  (0x1f)

#define  IO_FPGA_SPI_RXDROP_CNT_COUNT_SHIFT  (0)
#define  IO_FPGA_SPI_RXDROP_CNT_COUNT_MASK  (0xffff)

#define  IO_FPGA_SPI_GENERAL_DEBUG_EN_BIT_BANG_SHIFT  (11)
#define  IO_FPGA_SPI_GENERAL_DEBUG_EN_BIT_BANG_MASK  (0x800)
#define  IO_FPGA_SPI_GENERAL_DEBUG_BB_SPI_MOSI_SHIFT  (10)
#define  IO_FPGA_SPI_GENERAL_DEBUG_BB_SPI_MOSI_MASK  (0x400)
#define  IO_FPGA_SPI_GENERAL_DEBUG_BB_SPI_CS_N_SHIFT  (9)
#define  IO_FPGA_SPI_GENERAL_DEBUG_BB_SPI_CS_N_MASK  (0x200)
#define  IO_FPGA_SPI_GENERAL_DEBUG_BB_SPI_CLK_SHIFT  (8)
#define  IO_FPGA_SPI_GENERAL_DEBUG_BB_SPI_CLK_MASK  (0x100)
#define  IO_FPGA_SPI_GENERAL_DEBUG_SPI_MISO_SHIFT  (7)
#define  IO_FPGA_SPI_GENERAL_DEBUG_SPI_MISO_MASK  (0x80)
#define  IO_FPGA_SPI_GENERAL_DEBUG_SPI_MOSI_SHIFT  (6)
#define  IO_FPGA_SPI_GENERAL_DEBUG_SPI_MOSI_MASK  (0x40)
#define  IO_FPGA_SPI_GENERAL_DEBUG_SPI_CS_N_SHIFT  (5)
#define  IO_FPGA_SPI_GENERAL_DEBUG_SPI_CS_N_MASK  (0x20)
#define  IO_FPGA_SPI_GENERAL_DEBUG_SPI_CLK_SHIFT  (4)
#define  IO_FPGA_SPI_GENERAL_DEBUG_SPI_CLK_MASK  (0x10)
#define  IO_FPGA_SPI_GENERAL_DEBUG_STATE_REG_SHIFT  (0)
#define  IO_FPGA_SPI_GENERAL_DEBUG_STATE_REG_MASK  (0xf)

#define  IO_FPGA_SPI_INT_EN_RX_FIFO_HIT_LEVEL_EN1_SHIFT  (15)
#define  IO_FPGA_SPI_INT_EN_RX_FIFO_HIT_LEVEL_EN1_MASK  (0x8000)
#define  IO_FPGA_SPI_INT_EN_TXFIFO_HAS_LEVEL_SPACE_EN2_SHIFT  (14)
#define  IO_FPGA_SPI_INT_EN_TXFIFO_HAS_LEVEL_SPACE_EN2_MASK  (0x4000)
#define  IO_FPGA_SPI_INT_EN_RX_DATA_EN1_SHIFT  (13)
#define  IO_FPGA_SPI_INT_EN_RX_DATA_EN1_MASK  (0x2000)
#define  IO_FPGA_SPI_INT_EN_TX_DATA_EN2_SHIFT  (12)
#define  IO_FPGA_SPI_INT_EN_TX_DATA_EN2_MASK  (0x1000)
#define  IO_FPGA_SPI_INT_EN_NE_BUSY_STICKY_EN0_SHIFT  (11)
#define  IO_FPGA_SPI_INT_EN_NE_BUSY_STICKY_EN0_MASK  (0x800)
#define  IO_FPGA_SPI_INT_EN_PE_BUSY_STICKY_EN0_SHIFT  (10)
#define  IO_FPGA_SPI_INT_EN_PE_BUSY_STICKY_EN0_MASK  (0x400)
#define  IO_FPGA_SPI_INT_EN_CMD_IS_DONE_EN0_SHIFT  (9)
#define  IO_FPGA_SPI_INT_EN_CMD_IS_DONE_EN0_MASK  (0x200)
#define  IO_FPGA_SPI_INT_EN_XMIT_COMPLETE_EN0_SHIFT  (8)
#define  IO_FPGA_SPI_INT_EN_XMIT_COMPLETE_EN0_MASK  (0x100)
#define  IO_FPGA_SPI_INT_EN_RX_FIFO_HIT_LEVEL_EN0_SHIFT  (7)
#define  IO_FPGA_SPI_INT_EN_RX_FIFO_HIT_LEVEL_EN0_MASK  (0x80)
#define  IO_FPGA_SPI_INT_EN_TXFIFO_HAS_LEVEL_SPACE_EN0_SHIFT  (6)
#define  IO_FPGA_SPI_INT_EN_TXFIFO_HAS_LEVEL_SPACE_EN0_MASK  (0x40)
#define  IO_FPGA_SPI_INT_EN_RX_DATA_EN0_SHIFT  (5)
#define  IO_FPGA_SPI_INT_EN_RX_DATA_EN0_MASK  (0x20)
#define  IO_FPGA_SPI_INT_EN_TX_DATA_EN0_SHIFT  (4)
#define  IO_FPGA_SPI_INT_EN_TX_DATA_EN0_MASK  (0x10)

#define  IO_FPGA_SPI_TXRX_2BYTE_FIFO_DATA_DATA_SHIFT  (0)
#define  IO_FPGA_SPI_TXRX_2BYTE_FIFO_DATA_DATA_MASK  (0xffff)

#define  IO_FPGA_SPI_CONFIG2_RX_BYTE2_END_SHIFT  (11)
#define  IO_FPGA_SPI_CONFIG2_RX_BYTE2_END_MASK  (0x800)
#define  IO_FPGA_SPI_CONFIG2_TX_BYTE2_END_SHIFT  (10)
#define  IO_FPGA_SPI_CONFIG2_TX_BYTE2_END_MASK  (0x400)
#define  IO_FPGA_SPI_CONFIG2_AGGR_CLK_GATING_SHIFT  (9)
#define  IO_FPGA_SPI_CONFIG2_AGGR_CLK_GATING_MASK  (0x200)
#define  IO_FPGA_SPI_CONFIG2_CLK_ON_SHIFT  (8)
#define  IO_FPGA_SPI_CONFIG2_CLK_ON_MASK  (0x100)
#define  IO_FPGA_SPI_CONFIG2_SOFT_RST_SHIFT  (7)
#define  IO_FPGA_SPI_CONFIG2_SOFT_RST_MASK  (0x80)
#define  IO_FPGA_SPI_CONFIG2_CLR_STICKY_SHIFT  (6)
#define  IO_FPGA_SPI_CONFIG2_CLR_STICKY_MASK  (0x40)
#define  IO_FPGA_SPI_CONFIG2_STALL_IF_RXFULL_SHIFT  (5)
#define  IO_FPGA_SPI_CONFIG2_STALL_IF_RXFULL_MASK  (0x20)
#define  IO_FPGA_SPI_CONFIG2_DISABLE_MISO_METAFLOP_SHIFT  (4)
#define  IO_FPGA_SPI_CONFIG2_DISABLE_MISO_METAFLOP_MASK  (0x10)
#define  IO_FPGA_SPI_CONFIG2_EN_LOOPBACK_SHIFT  (3)
#define  IO_FPGA_SPI_CONFIG2_EN_LOOPBACK_MASK  (0x8)
#define  IO_FPGA_SPI_CONFIG2_RX_SAMPLE_TIME_SHIFT  (0)
#define  IO_FPGA_SPI_CONFIG2_RX_SAMPLE_TIME_MASK  (0x3)

#define  IO_FPGA_SPI_TX_DUMMY_BYTE_CNT_COUNT_SHIFT  (0)
#define  IO_FPGA_SPI_TX_DUMMY_BYTE_CNT_COUNT_MASK  (0xffff)

#define  IO_FPGA_SPI_CS_CONFIG_CS3_POL_SHIFT  (3)
#define  IO_FPGA_SPI_CS_CONFIG_CS3_POL_MASK  (0x8)
#define  IO_FPGA_SPI_CS_CONFIG_CS2_POL_SHIFT  (2)
#define  IO_FPGA_SPI_CS_CONFIG_CS2_POL_MASK  (0x4)
#define  IO_FPGA_SPI_CS_CONFIG_CS1_POL_SHIFT  (1)
#define  IO_FPGA_SPI_CS_CONFIG_CS1_POL_MASK  (0x2)
#define  IO_FPGA_SPI_CS_CONFIG_CS0_POL_SHIFT  (0)
#define  IO_FPGA_SPI_CS_CONFIG_CS0_POL_MASK  (0x1)

#define  IO_FPGA_SPI_RX_4BYTE_FIFO_DATA_DATA_SHIFT  (0)
#define  IO_FPGA_SPI_RX_4BYTE_FIFO_DATA_DATA_MASK  (0xffffffff)

#define  IO_FPGA_SPI_INT_ACT_NE_BUSY_STICKY_ACT_SHIFT  (11)
#define  IO_FPGA_SPI_INT_ACT_NE_BUSY_STICKY_ACT_MASK  (0x800)
#define  IO_FPGA_SPI_INT_ACT_PE_BUSY_STICKY_ACT_SHIFT  (10)
#define  IO_FPGA_SPI_INT_ACT_PE_BUSY_STICKY_ACT_MASK  (0x400)
#define  IO_FPGA_SPI_INT_ACT_CMD_IS_DONE_ACT_SHIFT  (9)
#define  IO_FPGA_SPI_INT_ACT_CMD_IS_DONE_ACT_MASK  (0x200)
#define  IO_FPGA_SPI_INT_ACT_XMIT_COMPLETE_ACT_SHIFT  (8)
#define  IO_FPGA_SPI_INT_ACT_XMIT_COMPLETE_ACT_MASK  (0x100)
#define  IO_FPGA_SPI_INT_ACT_RX_FIFO_HIT_LEVEL_ACT_SHIFT  (7)
#define  IO_FPGA_SPI_INT_ACT_RX_FIFO_HIT_LEVEL_ACT_MASK  (0x80)
#define  IO_FPGA_SPI_INT_ACT_TXFIFO_HAS_LEVEL_SPACE_ACT_SHIFT  (6)
#define  IO_FPGA_SPI_INT_ACT_TXFIFO_HAS_LEVEL_SPACE_ACT_MASK  (0x40)
#define  IO_FPGA_SPI_INT_ACT_RX_DATA_ACT_SHIFT  (5)
#define  IO_FPGA_SPI_INT_ACT_RX_DATA_ACT_MASK  (0x20)
#define  IO_FPGA_SPI_INT_ACT_TX_DATA_ACT_SHIFT  (4)
#define  IO_FPGA_SPI_INT_ACT_TX_DATA_ACT_MASK  (0x10)

#define  IO_FPGA_SPI_SLAVE_MODE_DISABLED_TX_FIFO_DATA_SHIFT  (3)
#define  IO_FPGA_SPI_SLAVE_MODE_DISABLED_TX_FIFO_DATA_MASK  (0x8)
#define  IO_FPGA_SPI_SLAVE_MODE_DISABLE_TX_FIFO_SHIFT  (2)
#define  IO_FPGA_SPI_SLAVE_MODE_DISABLE_TX_FIFO_MASK  (0x4)
#define  IO_FPGA_SPI_SLAVE_MODE_DISABLE_ALL_SHIFT  (1)
#define  IO_FPGA_SPI_SLAVE_MODE_DISABLE_ALL_MASK  (0x2)
#define  IO_FPGA_SPI_SLAVE_MODE_SLAVE_EN_SHIFT  (0)
#define  IO_FPGA_SPI_SLAVE_MODE_SLAVE_EN_MASK  (0x1)

#define  IO_FPGA_I2C_CONFIG_HOLD_AT_ACK_SHIFT  (13)
#define  IO_FPGA_I2C_CONFIG_HOLD_AT_ACK_MASK  (0x2000)
#define  IO_FPGA_I2C_CONFIG_RX_FIFO_INT_LEVEL_SHIFT  (8)
#define  IO_FPGA_I2C_CONFIG_RX_FIFO_INT_LEVEL_MASK  (0x1f00)
#define  IO_FPGA_I2C_CONFIG_EN_RXFIFO_AT_START_SHIFT  (7)
#define  IO_FPGA_I2C_CONFIG_EN_RXFIFO_AT_START_MASK  (0x80)
#define  IO_FPGA_I2C_CONFIG_BYTE2_END_SHIFT  (6)
#define  IO_FPGA_I2C_CONFIG_BYTE2_END_MASK  (0x40)
#define  IO_FPGA_I2C_CONFIG_END_SHIFT  (3)
#define  IO_FPGA_I2C_CONFIG_END_MASK  (0x8)
#define  IO_FPGA_I2C_CONFIG_STALL_IF_RXFULL_SHIFT  (2)
#define  IO_FPGA_I2C_CONFIG_STALL_IF_RXFULL_MASK  (0x4)
#define  IO_FPGA_I2C_CONFIG_IGNORE_NACK_SHIFT  (1)
#define  IO_FPGA_I2C_CONFIG_IGNORE_NACK_MASK  (0x2)
#define  IO_FPGA_I2C_CONFIG_RD_PUSHES_TX_FIFO_SHIFT  (0)
#define  IO_FPGA_I2C_CONFIG_RD_PUSHES_TX_FIFO_MASK  (0x1)

#define  IO_FPGA_I2C_TXRX_1BYTE_FIFO_DATA_DATA_SHIFT  (0)
#define  IO_FPGA_I2C_TXRX_1BYTE_FIFO_DATA_DATA_MASK  (0xff)

#define  IO_FPGA_I2C_STATUS_CMD_DONE_SHIFT  (8)
#define  IO_FPGA_I2C_STATUS_CMD_DONE_MASK  (0x100)
#define  IO_FPGA_I2C_STATUS_RX_FIFO_HIT_LEVEL_SHIFT  (7)
#define  IO_FPGA_I2C_STATUS_RX_FIFO_HIT_LEVEL_MASK  (0x80)
#define  IO_FPGA_I2C_STATUS_XMIT_COMPLETE_SHIFT  (6)
#define  IO_FPGA_I2C_STATUS_XMIT_COMPLETE_MASK  (0x40)
#define  IO_FPGA_I2C_STATUS_RXFIFO_HAS_1DATA_SHIFT  (5)
#define  IO_FPGA_I2C_STATUS_RXFIFO_HAS_1DATA_MASK  (0x20)
#define  IO_FPGA_I2C_STATUS_TXFIFO_HAS_1SPACE_SHIFT  (4)
#define  IO_FPGA_I2C_STATUS_TXFIFO_HAS_1SPACE_MASK  (0x10)
#define  IO_FPGA_I2C_STATUS_TXFIFO_HAS_LEVEL_SPACE_SHIFT  (3)
#define  IO_FPGA_I2C_STATUS_TXFIFO_HAS_LEVEL_SPACE_MASK  (0x8)
#define  IO_FPGA_I2C_STATUS_SM_IN_NACK_HOLD_SHIFT  (2)
#define  IO_FPGA_I2C_STATUS_SM_IN_NACK_HOLD_MASK  (0x4)
#define  IO_FPGA_I2C_STATUS_NACK_ESCAPE_SHIFT  (1)
#define  IO_FPGA_I2C_STATUS_NACK_ESCAPE_MASK  (0x2)
#define  IO_FPGA_I2C_STATUS_START_BUSY_SHIFT  (0)
#define  IO_FPGA_I2C_STATUS_START_BUSY_MASK  (0x1)

#define  IO_FPGA_I2C_TX_FIFO_DEBUG_MAX_ENTRIES_SHIFT  (8)
#define  IO_FPGA_I2C_TX_FIFO_DEBUG_MAX_ENTRIES_MASK  (0x1f00)
#define  IO_FPGA_I2C_TX_FIFO_DEBUG_UFLOW_SHIFT  (7)
#define  IO_FPGA_I2C_TX_FIFO_DEBUG_UFLOW_MASK  (0x80)
#define  IO_FPGA_I2C_TX_FIFO_DEBUG_OFLOW_SHIFT  (6)
#define  IO_FPGA_I2C_TX_FIFO_DEBUG_OFLOW_MASK  (0x40)
#define  IO_FPGA_I2C_TX_FIFO_DEBUG_ENTRIES_SHIFT  (0)
#define  IO_FPGA_I2C_TX_FIFO_DEBUG_ENTRIES_MASK  (0x1f)

#define  IO_FPGA_I2C_RX_FIFO_DEBUG_MAX_ENTRIES_SHIFT  (8)
#define  IO_FPGA_I2C_RX_FIFO_DEBUG_MAX_ENTRIES_MASK  (0x1f00)
#define  IO_FPGA_I2C_RX_FIFO_DEBUG_UFLOW_SHIFT  (7)
#define  IO_FPGA_I2C_RX_FIFO_DEBUG_UFLOW_MASK  (0x80)
#define  IO_FPGA_I2C_RX_FIFO_DEBUG_OFLOW_SHIFT  (6)
#define  IO_FPGA_I2C_RX_FIFO_DEBUG_OFLOW_MASK  (0x40)
#define  IO_FPGA_I2C_RX_FIFO_DEBUG_ENTRIES_SHIFT  (0)
#define  IO_FPGA_I2C_RX_FIFO_DEBUG_ENTRIES_MASK  (0x1f)

#define  IO_FPGA_I2C_GENERAL_DEBUG_LAST_BYTE_HAD_NACK_SHIFT  (15)
#define  IO_FPGA_I2C_GENERAL_DEBUG_LAST_BYTE_HAD_NACK_MASK  (0x8000)
#define  IO_FPGA_I2C_GENERAL_DEBUG_MONITOR_SDA_SHIFT  (14)
#define  IO_FPGA_I2C_GENERAL_DEBUG_MONITOR_SDA_MASK  (0x4000)
#define  IO_FPGA_I2C_GENERAL_DEBUG_MONITOR_EN_SHIFT  (13)
#define  IO_FPGA_I2C_GENERAL_DEBUG_MONITOR_EN_MASK  (0x2000)
#define  IO_FPGA_I2C_GENERAL_DEBUG_EN_BIT_BANG_SHIFT  (12)
#define  IO_FPGA_I2C_GENERAL_DEBUG_EN_BIT_BANG_MASK  (0x1000)
#define  IO_FPGA_I2C_GENERAL_DEBUG_BB_SDA_OEN_SHIFT  (11)
#define  IO_FPGA_I2C_GENERAL_DEBUG_BB_SDA_OEN_MASK  (0x800)
#define  IO_FPGA_I2C_GENERAL_DEBUG_BB_SCL_OEN_SHIFT  (10)
#define  IO_FPGA_I2C_GENERAL_DEBUG_BB_SCL_OEN_MASK  (0x400)
#define  IO_FPGA_I2C_GENERAL_DEBUG_STRETCH_ACTIVE_SHIFT  (9)
#define  IO_FPGA_I2C_GENERAL_DEBUG_STRETCH_ACTIVE_MASK  (0x200)
#define  IO_FPGA_I2C_GENERAL_DEBUG_I2C_SDA_LOCAL_SHIFT  (8)
#define  IO_FPGA_I2C_GENERAL_DEBUG_I2C_SDA_LOCAL_MASK  (0x100)
#define  IO_FPGA_I2C_GENERAL_DEBUG_I2C_SDA_OEN_SHIFT  (7)
#define  IO_FPGA_I2C_GENERAL_DEBUG_I2C_SDA_OEN_MASK  (0x80)
#define  IO_FPGA_I2C_GENERAL_DEBUG_I2C_SCL_LOCAL_SHIFT  (6)
#define  IO_FPGA_I2C_GENERAL_DEBUG_I2C_SCL_LOCAL_MASK  (0x40)
#define  IO_FPGA_I2C_GENERAL_DEBUG_I2C_SCL_OEN_SHIFT  (5)
#define  IO_FPGA_I2C_GENERAL_DEBUG_I2C_SCL_OEN_MASK  (0x20)
#define  IO_FPGA_I2C_GENERAL_DEBUG_STATE_REG_SHIFT  (0)
#define  IO_FPGA_I2C_GENERAL_DEBUG_STATE_REG_MASK  (0x1f)

#define  IO_FPGA_I2C_INT_EN_RX_HIT_LEVEL_EN_SRCRDY_SHIFT  (15)
#define  IO_FPGA_I2C_INT_EN_RX_HIT_LEVEL_EN_SRCRDY_MASK  (0x8000)
#define  IO_FPGA_I2C_INT_EN_RX_DATA_EN_SRCRDY_SHIFT  (13)
#define  IO_FPGA_I2C_INT_EN_RX_DATA_EN_SRCRDY_MASK  (0x2000)
#define  IO_FPGA_I2C_INT_EN_TX_DATA_EN_DSTRDY_SHIFT  (12)
#define  IO_FPGA_I2C_INT_EN_TX_DATA_EN_DSTRDY_MASK  (0x1000)
#define  IO_FPGA_I2C_INT_EN_TXFIFO_HAS_LEVEL_SPACE_EN_DSTRDY_SHIFT  (11)
#define  IO_FPGA_I2C_INT_EN_TXFIFO_HAS_LEVEL_SPACE_EN_DSTRDY_MASK  (0x800)
#define  IO_FPGA_I2C_INT_EN_CMD_DONE_SHIFT  (8)
#define  IO_FPGA_I2C_INT_EN_CMD_DONE_MASK  (0x100)
#define  IO_FPGA_I2C_INT_EN_RX_HIT_LEVEL_EN_SHIFT  (7)
#define  IO_FPGA_I2C_INT_EN_RX_HIT_LEVEL_EN_MASK  (0x80)
#define  IO_FPGA_I2C_INT_EN_TX_COMPLETE_EN_SHIFT  (6)
#define  IO_FPGA_I2C_INT_EN_TX_COMPLETE_EN_MASK  (0x40)
#define  IO_FPGA_I2C_INT_EN_RX_DATA_EN_SHIFT  (5)
#define  IO_FPGA_I2C_INT_EN_RX_DATA_EN_MASK  (0x20)
#define  IO_FPGA_I2C_INT_EN_TX_DATA_EN_SHIFT  (4)
#define  IO_FPGA_I2C_INT_EN_TX_DATA_EN_MASK  (0x10)
#define  IO_FPGA_I2C_INT_EN_TXFIFO_HAS_LEVEL_SPACE_EN_SHIFT  (3)
#define  IO_FPGA_I2C_INT_EN_TXFIFO_HAS_LEVEL_SPACE_EN_MASK  (0x8)
#define  IO_FPGA_I2C_INT_EN_UNACK_EN_SHIFT  (2)
#define  IO_FPGA_I2C_INT_EN_UNACK_EN_MASK  (0x4)

#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_RXFIFO_SHIFT  (6)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_RXFIFO_MASK  (0xc0)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_RXFIFO__NOTHING  (0)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_RXFIFO__DISABLE_RXFIFO  (1)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_RXFIFO__ENABLE_RXFIFO  (3)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_NACK_SHIFT  (4)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_NACK_MASK  (0x30)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_NACK__NOTHING  (0)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_NACK__DRIVE_NACK_LOW  (1)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_NACK__DRIVE_NACK_HIGH  (3)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_EXP_1NACK_SHIFT  (2)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_EXP_1NACK_MASK  (0x4)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_SRD_SHIFT  (0)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_SRD_MASK  (0x3)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_SRD__NOTHING  (0)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_SRD__RESTART  (1)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_SRD__STOP  (2)
#define  IO_FPGA_I2C_CMD_FIFO_DATA_CMD_SRD__DUMMYBYTE  (3)

#define  IO_FPGA_I2C_CONFIG2_DISABLE_SCL_HYSTERSIS_SHIFT  (14)
#define  IO_FPGA_I2C_CONFIG2_DISABLE_SCL_HYSTERSIS_MASK  (0x4000)
#define  IO_FPGA_I2C_CONFIG2_SCL_HYSTERISIS_LEVEL_SHIFT  (10)
#define  IO_FPGA_I2C_CONFIG2_SCL_HYSTERISIS_LEVEL_MASK  (0x3c00)
#define  IO_FPGA_I2C_CONFIG2_AGGR_CLK_GATING_SHIFT  (9)
#define  IO_FPGA_I2C_CONFIG2_AGGR_CLK_GATING_MASK  (0x200)
#define  IO_FPGA_I2C_CONFIG2_CLK_ON_SHIFT  (8)
#define  IO_FPGA_I2C_CONFIG2_CLK_ON_MASK  (0x100)
#define  IO_FPGA_I2C_CONFIG2_SOFT_RST_SHIFT  (7)
#define  IO_FPGA_I2C_CONFIG2_SOFT_RST_MASK  (0x80)
#define  IO_FPGA_I2C_CONFIG2_CLR_STICKY_SHIFT  (6)
#define  IO_FPGA_I2C_CONFIG2_CLR_STICKY_MASK  (0x40)
#define  IO_FPGA_I2C_CONFIG2_DISABLE_METAFLOP_SHIFT  (5)
#define  IO_FPGA_I2C_CONFIG2_DISABLE_METAFLOP_MASK  (0x20)
#define  IO_FPGA_I2C_CONFIG2_DISABLE_SDA_HYSTERSIS_SHIFT  (4)
#define  IO_FPGA_I2C_CONFIG2_DISABLE_SDA_HYSTERSIS_MASK  (0x10)
#define  IO_FPGA_I2C_CONFIG2_SDA_HYSTERISIS_LEVEL_SHIFT  (0)
#define  IO_FPGA_I2C_CONFIG2_SDA_HYSTERISIS_LEVEL_MASK  (0xf)

#define  IO_FPGA_I2C_CLK_CONFIG1_IBG_TIME_SHIFT  (8)
#define  IO_FPGA_I2C_CLK_CONFIG1_IBG_TIME_MASK  (0xff00)
#define  IO_FPGA_I2C_CLK_CONFIG1_CYCLE_TIME_SHIFT  (0)
#define  IO_FPGA_I2C_CLK_CONFIG1_CYCLE_TIME_MASK  (0xff)

#define  IO_FPGA_I2C_CLK_CONFIG2_RX_TIME_SHIFT  (8)
#define  IO_FPGA_I2C_CLK_CONFIG2_RX_TIME_MASK  (0xff00)
#define  IO_FPGA_I2C_CLK_CONFIG2_TX_TIME_SHIFT  (0)
#define  IO_FPGA_I2C_CLK_CONFIG2_TX_TIME_MASK  (0xff)

#define  IO_FPGA_I2C_CLK_CONFIG3_NE_TIME_SHIFT  (8)
#define  IO_FPGA_I2C_CLK_CONFIG3_NE_TIME_MASK  (0xff00)
#define  IO_FPGA_I2C_CLK_CONFIG3_PE_TIME_SHIFT  (0)
#define  IO_FPGA_I2C_CLK_CONFIG3_PE_TIME_MASK  (0xff)

#define  IO_FPGA_I2C_SCL_CONFIG_DISABLE_FULL_STRETCH_SUPPORT_SHIFT  (10)
#define  IO_FPGA_I2C_SCL_CONFIG_DISABLE_FULL_STRETCH_SUPPORT_MASK  (0x400)
#define  IO_FPGA_I2C_SCL_CONFIG_DISABLE_SCL_HIGH_CHK_SHIFT  (9)
#define  IO_FPGA_I2C_SCL_CONFIG_DISABLE_SCL_HIGH_CHK_MASK  (0x200)
#define  IO_FPGA_I2C_SCL_CONFIG_HARD_DRIVE_SCL_SHIFT  (8)
#define  IO_FPGA_I2C_SCL_CONFIG_HARD_DRIVE_SCL_MASK  (0x100)
#define  IO_FPGA_I2C_SCL_CONFIG_MIN_SCL_HIGH_SHIFT  (0)
#define  IO_FPGA_I2C_SCL_CONFIG_MIN_SCL_HIGH_MASK  (0x7f)

#define  IO_FPGA_I2C_RX_2BYTE_FIFO_DATA_DATA_SHIFT  (0)
#define  IO_FPGA_I2C_RX_2BYTE_FIFO_DATA_DATA_MASK  (0xffff)

#define  IO_FPGA_I2C_RX_4BYTE_FIFO_DATA_DATA_SHIFT  (0)
#define  IO_FPGA_I2C_RX_4BYTE_FIFO_DATA_DATA_MASK  (0xffffffff)

#define  IO_FPGA_I2C_RISE_TIME_DEBUG_VALUE_SHIFT  (0)
#define  IO_FPGA_I2C_RISE_TIME_DEBUG_VALUE_MASK  (0xff)

#define  IO_FPGA_I2C_DUMMY_BYTES_VALUE_SHIFT  (0)
#define  IO_FPGA_I2C_DUMMY_BYTES_VALUE_MASK  (0xffff)

#define  IO_FPGA_I2C_TX_1BYTE_DATA_CMD_FIFO_CMD_SHIFT  (8)
#define  IO_FPGA_I2C_TX_1BYTE_DATA_CMD_FIFO_CMD_MASK  (0xff00)
#define  IO_FPGA_I2C_TX_1BYTE_DATA_CMD_FIFO_DATA_SHIFT  (0)
#define  IO_FPGA_I2C_TX_1BYTE_DATA_CMD_FIFO_DATA_MASK  (0xff)

#define  IO_FPGA_I2C_INT_ACT_CMD_DONE_ACT_SHIFT  (8)
#define  IO_FPGA_I2C_INT_ACT_CMD_DONE_ACT_MASK  (0x100)
#define  IO_FPGA_I2C_INT_ACT_RX_HIT_LEVEL_ACT_SHIFT  (7)
#define  IO_FPGA_I2C_INT_ACT_RX_HIT_LEVEL_ACT_MASK  (0x80)
#define  IO_FPGA_I2C_INT_ACT_TX_COMPLETE_ACT_SHIFT  (6)
#define  IO_FPGA_I2C_INT_ACT_TX_COMPLETE_ACT_MASK  (0x40)
#define  IO_FPGA_I2C_INT_ACT_RX_DATA_ACT_SHIFT  (5)
#define  IO_FPGA_I2C_INT_ACT_RX_DATA_ACT_MASK  (0x20)
#define  IO_FPGA_I2C_INT_ACT_TX_DATA_ACT_SHIFT  (4)
#define  IO_FPGA_I2C_INT_ACT_TX_DATA_ACT_MASK  (0x10)
#define  IO_FPGA_I2C_INT_ACT_TXFIFO_HAS_LEVEL_SPACE_ACT_SHIFT  (3)
#define  IO_FPGA_I2C_INT_ACT_TXFIFO_HAS_LEVEL_SPACE_ACT_MASK  (0x8)
#define  IO_FPGA_I2C_INT_ACT_UNACK_ACT_SHIFT  (2)
#define  IO_FPGA_I2C_INT_ACT_UNACK_ACT_MASK  (0x4)


#endif // IO_FPGA_H
