[2025-09-18 01:49:52] START suite=qualcomm_srv trace=srv667_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv667_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2579595 heartbeat IPC: 3.877 cumulative IPC: 3.877 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4998008 heartbeat IPC: 4.135 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4998008 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4998008 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13167010 heartbeat IPC: 1.224 cumulative IPC: 1.224 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 21303220 heartbeat IPC: 1.229 cumulative IPC: 1.227 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 29430341 heartbeat IPC: 1.23 cumulative IPC: 1.228 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 37555128 heartbeat IPC: 1.231 cumulative IPC: 1.229 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 45669040 heartbeat IPC: 1.232 cumulative IPC: 1.229 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 53798259 heartbeat IPC: 1.23 cumulative IPC: 1.23 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv667_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 61976215 heartbeat IPC: 1.223 cumulative IPC: 1.229 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 70218428 heartbeat IPC: 1.213 cumulative IPC: 1.227 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 78463338 heartbeat IPC: 1.213 cumulative IPC: 1.225 (Simulation time: 00 hr 11 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 81711983 cumulative IPC: 1.224 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 81711983 cumulative IPC: 1.224 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv667_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.224 instructions: 100000002 cycles: 81711983
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.14 Average ROB Occupancy at Mispredict: 30.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08543
BRANCH_INDIRECT: 0.3705
BRANCH_CONDITIONAL: 11.32
BRANCH_DIRECT_CALL: 0.4206
BRANCH_INDIRECT_CALL: 0.5442
BRANCH_RETURN: 0.4058


====Backend Stall Breakdown====
ROB_STALL: 133
LQ_STALL: 0
SQ_STALL: 30083


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 46
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 14

== Total ==
ADDR_TRANS: 46
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 70

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 5

cpu0->cpu0_STLB TOTAL        ACCESS:    2117606 HIT:    2116814 MISS:        792 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117606 HIT:    2116814 MISS:        792 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 124.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9651918 HIT:    8987382 MISS:     664536 MSHR_MERGE:      40992
cpu0->cpu0_L2C LOAD         ACCESS:    7742587 HIT:    7216130 MISS:     526457 MSHR_MERGE:        427
cpu0->cpu0_L2C RFO          ACCESS:     582089 HIT:     512504 MISS:      69585 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     177098 HIT:     118810 MISS:      58288 MSHR_MERGE:      40565
cpu0->cpu0_L2C WRITE        ACCESS:    1148725 HIT:    1139418 MISS:       9307 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1419 HIT:        520 MISS:        899 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     120454 ISSUED:     112342 USEFUL:       1307 USELESS:       5852
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.04 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15835770 HIT:    7711467 MISS:    8124303 MSHR_MERGE:    2011779
cpu0->cpu0_L1I LOAD         ACCESS:   15835770 HIT:    7711467 MISS:    8124303 MSHR_MERGE:    2011779
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.94 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30956175 HIT:   26956277 MISS:    3999898 MSHR_MERGE:    1721450
cpu0->cpu0_L1D LOAD         ACCESS:   16721504 HIT:   14593757 MISS:    2127747 MSHR_MERGE:     497685
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     342291 HIT:     238614 MISS:     103677 MSHR_MERGE:      38805
cpu0->cpu0_L1D WRITE        ACCESS:   13890789 HIT:   12123781 MISS:    1767008 MSHR_MERGE:    1184913
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1591 HIT:        125 MISS:       1466 MSHR_MERGE:         47
cpu0->cpu0_L1D PREFETCH REQUESTED:     495722 ISSUED:     342291 USEFUL:      14659 USELESS:      40313
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12975058 HIT:   10688384 MISS:    2286674 MSHR_MERGE:    1154828
cpu0->cpu0_ITLB LOAD         ACCESS:   12975058 HIT:   10688384 MISS:    2286674 MSHR_MERGE:    1154828
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29101228 HIT:   27775158 MISS:    1326070 MSHR_MERGE:     340310
cpu0->cpu0_DTLB LOAD         ACCESS:   29101228 HIT:   27775158 MISS:    1326070 MSHR_MERGE:     340310
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.094 cycles
cpu0->LLC TOTAL        ACCESS:     730573 HIT:     719881 MISS:      10692 MSHR_MERGE:        261
cpu0->LLC LOAD         ACCESS:     526030 HIT:     518302 MISS:       7728 MSHR_MERGE:         34
cpu0->LLC RFO          ACCESS:      69585 HIT:      69580 MISS:          5 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17723 HIT:      14986 MISS:       2737 MSHR_MERGE:        227
cpu0->LLC WRITE        ACCESS:     116336 HIT:     116333 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        899 HIT:        680 MISS:        219 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:      10412
  AVG DBUS CONGESTED CYCLE: 2.987
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          5
  FULL:          0
Channel 0 REFRESHES ISSUED:       6809

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541206       537803        61331          585
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           51           60            9
  STLB miss resolved @ L2C                0           39          244          289           26
  STLB miss resolved @ LLC                0           30          251          439           38
  STLB miss resolved @ MEM                0            0           81          110           95

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203737        58325      1588634        79618           21
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           12            3            6
  STLB miss resolved @ L2C                0            4            4            1            0
  STLB miss resolved @ LLC                0           11           32           38            0
  STLB miss resolved @ MEM                0            0            7           17           19
[2025-09-18 02:02:10] END   suite=qualcomm_srv trace=srv667_ap (rc=0)
