// Seed: 1023476387
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  always @(negedge id_2 or id_2) begin : LABEL_0
    id_1 = 1'd0;
  end
  supply1 id_3 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  for (id_4 = id_3; id_4; id_3 = id_3) begin : LABEL_0
    wire id_5;
    wire id_6;
  end
  buf primCall (id_1, id_3);
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  real id_4;
  not primCall (id_1, id_3);
endmodule
