Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 12:32:25 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_115_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No22_instance/Y_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.301ns (8.137%)  route 3.398ns (91.863%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 6.839 - 4.000 ) 
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.365ns (routing 0.955ns, distribution 1.410ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.868ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=95877, routed)       2.365     3.400    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X110Y346       FDCE                                         r  ModCount591_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y346       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.481 r  ModCount591_instance/count_reg[1]/Q
                         net (fo=8758, routed)        1.925     5.406    MUX_Sum10_4_impl_0_instance/count_reg[1][1]
    SLICE_X143Y280       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.456 r  MUX_Sum10_4_impl_0_instance/Y[10]_i_19/O
                         net (fo=1, routed)           0.010     5.466    MUX_Sum10_4_impl_0_instance/Y[10]_i_19_n_0
    SLICE_X143Y280       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     5.530 r  MUX_Sum10_4_impl_0_instance/Y_reg[10]_i_7/O
                         net (fo=1, routed)           1.406     6.936    MUX_Sum10_4_impl_0_instance/Y_reg[10]_i_7_n_0
    SLICE_X106Y305       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     6.973 r  MUX_Sum10_4_impl_0_instance/Y[10]_i_2/O
                         net (fo=1, routed)           0.025     6.998    MUX_Sum10_4_impl_0_instance/Y[10]_i_2_n_0
    SLICE_X106Y305       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     7.067 r  MUX_Sum10_4_impl_0_instance/Y_reg[10]_i_1/O
                         net (fo=1, routed)           0.032     7.099    Delay1No22_instance/D[10]
    SLICE_X106Y305       FDCE                                         r  Delay1No22_instance/Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=95877, routed)       2.098     6.839    Delay1No22_instance/clk_IBUF_BUFG
    SLICE_X106Y305       FDCE                                         r  Delay1No22_instance/Y_reg[10]/C
                         clock pessimism              0.457     7.296    
                         clock uncertainty           -0.035     7.261    
    SLICE_X106Y305       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.286    Delay1No22_instance/Y_reg[10]
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  0.187    




