// Seed: 3456469945
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri id_3,
    output wor id_4,
    output wand id_5,
    input supply0 id_6
);
  wire id_8;
  assign id_5 = id_2;
  assign id_4 = 1 - id_2;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wire id_8,
    input tri id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    output wor id_14,
    input wire id_15,
    input supply1 id_16,
    output wor id_17
    , id_29,
    input supply0 id_18,
    input supply1 id_19,
    output tri0 id_20,
    output wire id_21,
    input wire id_22,
    input wor id_23,
    output wand id_24,
    output supply0 id_25,
    input wand id_26,
    input tri id_27
);
  assign id_20 = 1'b0 ? 1 : ~id_19;
  module_0(
      id_19, id_5, id_26, id_20, id_14, id_21, id_23
  );
endmodule
