<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Tal Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Tal Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_l21___t_a_l.html">Trigger Allocator</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>TAL hardware registers.  
 <a href="struct_tal.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2tal_8h_source.html">tal.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aba1e3aa4b53a3324f6d7519c55ca43b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___c_t_r_l_a___type.html">TAL_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#aba1e3aa4b53a3324f6d7519c55ca43b6">CTRLA</a></td></tr>
<tr class="memdesc:aba1e3aa4b53a3324f6d7519c55ca43b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 8) Control A.  <a href="#aba1e3aa4b53a3324f6d7519c55ca43b6">More...</a><br /></td></tr>
<tr class="separator:aba1e3aa4b53a3324f6d7519c55ca43b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf913e5f065495ef736361f6866c2b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a0bf913e5f065495ef736361f6866c2b3">Reserved1</a> [0x3]</td></tr>
<tr class="separator:a0bf913e5f065495ef736361f6866c2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52cfa444b14202413f3d4b3a57598d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___r_s_t_c_t_r_l___type.html">TAL_RSTCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#af52cfa444b14202413f3d4b3a57598d3">RSTCTRL</a></td></tr>
<tr class="memdesc:af52cfa444b14202413f3d4b3a57598d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 8) Reset Control.  <a href="#af52cfa444b14202413f3d4b3a57598d3">More...</a><br /></td></tr>
<tr class="separator:af52cfa444b14202413f3d4b3a57598d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb919cae2093f91a6fc96288b9ed6a44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___e_x_t_c_t_r_l___type.html">TAL_EXTCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#abb919cae2093f91a6fc96288b9ed6a44">EXTCTRL</a></td></tr>
<tr class="memdesc:abb919cae2093f91a6fc96288b9ed6a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x05 (R/W 8) External Break Control.  <a href="#abb919cae2093f91a6fc96288b9ed6a44">More...</a><br /></td></tr>
<tr class="separator:abb919cae2093f91a6fc96288b9ed6a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7cd7b51af636f3ad0a9276bf2cf1e04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___e_v_c_t_r_l___type.html">TAL_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#aa7cd7b51af636f3ad0a9276bf2cf1e04">EVCTRL</a></td></tr>
<tr class="memdesc:aa7cd7b51af636f3ad0a9276bf2cf1e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x06 (R/W 8) Event Control.  <a href="#aa7cd7b51af636f3ad0a9276bf2cf1e04">More...</a><br /></td></tr>
<tr class="separator:aa7cd7b51af636f3ad0a9276bf2cf1e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70509878de99cbc7d329ec34ed4dd15e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a70509878de99cbc7d329ec34ed4dd15e">Reserved2</a> [0x1]</td></tr>
<tr class="separator:a70509878de99cbc7d329ec34ed4dd15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15838684c4fe3e7b28641d00d6a60f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_e_n_c_l_r___type.html">TAL_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#ad15838684c4fe3e7b28641d00d6a60f5">INTENCLR</a></td></tr>
<tr class="memdesc:ad15838684c4fe3e7b28641d00d6a60f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 8) Interrupt Enable Clear.  <a href="#ad15838684c4fe3e7b28641d00d6a60f5">More...</a><br /></td></tr>
<tr class="separator:ad15838684c4fe3e7b28641d00d6a60f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1c7e0701fa888ebd1d7317d0e41672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_e_n_s_e_t___type.html">TAL_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a6f1c7e0701fa888ebd1d7317d0e41672">INTENSET</a></td></tr>
<tr class="memdesc:a6f1c7e0701fa888ebd1d7317d0e41672"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x09 (R/W 8) Interrupt Enable Set.  <a href="#a6f1c7e0701fa888ebd1d7317d0e41672">More...</a><br /></td></tr>
<tr class="separator:a6f1c7e0701fa888ebd1d7317d0e41672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a0becab2d0bf0ac5bb2633cc4ba8f41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_f_l_a_g___type.html">TAL_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a1a0becab2d0bf0ac5bb2633cc4ba8f41">INTFLAG</a></td></tr>
<tr class="memdesc:a1a0becab2d0bf0ac5bb2633cc4ba8f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0A (R/W 8) Interrupt Flag Status and Clear.  <a href="#a1a0becab2d0bf0ac5bb2633cc4ba8f41">More...</a><br /></td></tr>
<tr class="separator:a1a0becab2d0bf0ac5bb2633cc4ba8f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238e7045a574157f0398f206c770393d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___g_l_o_b_m_a_s_k___type.html">TAL_GLOBMASK_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a238e7045a574157f0398f206c770393d">GLOBMASK</a></td></tr>
<tr class="memdesc:a238e7045a574157f0398f206c770393d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0B (R/W 8) Global Break Requests Mask.  <a href="#a238e7045a574157f0398f206c770393d">More...</a><br /></td></tr>
<tr class="separator:a238e7045a574157f0398f206c770393d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f40ff15ba9180f9eaa466cca5d96165"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_t_a_l___h_a_l_t___type.html">TAL_HALT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a5f40ff15ba9180f9eaa466cca5d96165">HALT</a></td></tr>
<tr class="memdesc:a5f40ff15ba9180f9eaa466cca5d96165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C ( /W 8) Debug Halt Request.  <a href="#a5f40ff15ba9180f9eaa466cca5d96165">More...</a><br /></td></tr>
<tr class="separator:a5f40ff15ba9180f9eaa466cca5d96165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1c8a63e86e88ac1a7115a08f5fa843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_t_a_l___r_e_s_t_a_r_t___type.html">TAL_RESTART_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#adc1c8a63e86e88ac1a7115a08f5fa843">RESTART</a></td></tr>
<tr class="memdesc:adc1c8a63e86e88ac1a7115a08f5fa843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0D ( /W 8) Debug Restart Request.  <a href="#adc1c8a63e86e88ac1a7115a08f5fa843">More...</a><br /></td></tr>
<tr class="separator:adc1c8a63e86e88ac1a7115a08f5fa843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6decde100687ff54c8379681e386f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_a_l___b_r_k_s_t_a_t_u_s___type.html">TAL_BRKSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#acd6decde100687ff54c8379681e386f9">BRKSTATUS</a></td></tr>
<tr class="memdesc:acd6decde100687ff54c8379681e386f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0E (R/ 16) Break Request Status.  <a href="#acd6decde100687ff54c8379681e386f9">More...</a><br /></td></tr>
<tr class="separator:acd6decde100687ff54c8379681e386f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced796b21c1c280a4fe9f21dcf8764b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_tal_ctis.html">TalCtis</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#aced796b21c1c280a4fe9f21dcf8764b7">Ctis</a> [4]</td></tr>
<tr class="memdesc:aced796b21c1c280a4fe9f21dcf8764b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 <a class="el" href="struct_tal_ctis.html" title="TalCtis hardware registers. ">TalCtis</a> groups [CTI_NUM].  <a href="#aced796b21c1c280a4fe9f21dcf8764b7">More...</a><br /></td></tr>
<tr class="separator:aced796b21c1c280a4fe9f21dcf8764b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dc43dba16863c2d7c02ffac5f7eb9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#ae2dc43dba16863c2d7c02ffac5f7eb9d">Reserved3</a> [0x8]</td></tr>
<tr class="separator:ae2dc43dba16863c2d7c02ffac5f7eb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce6778497c4024f0a170faa04ae913c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_a_l___i_n_t_s_t_a_t_u_s___type.html">TAL_INTSTATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a1ce6778497c4024f0a170faa04ae913c">INTSTATUS</a> [29]</td></tr>
<tr class="memdesc:a1ce6778497c4024f0a170faa04ae913c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/ 8) Interrupt n Status.  <a href="#a1ce6778497c4024f0a170faa04ae913c">More...</a><br /></td></tr>
<tr class="separator:a1ce6778497c4024f0a170faa04ae913c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fc4468905e3a15b2bd2938c20352fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#ab8fc4468905e3a15b2bd2938c20352fa">Reserved4</a> [0x3]</td></tr>
<tr class="separator:ab8fc4468905e3a15b2bd2938c20352fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a496945980ab010ee6892d31472273a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___d_m_a_c_p_u_s_e_l0___type.html">TAL_DMACPUSEL0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a6a496945980ab010ee6892d31472273a">DMACPUSEL0</a></td></tr>
<tr class="memdesc:a6a496945980ab010ee6892d31472273a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 32) DMA Channel Interrupts CPU Select 0.  <a href="#a6a496945980ab010ee6892d31472273a">More...</a><br /></td></tr>
<tr class="separator:a6a496945980ab010ee6892d31472273a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf588ea7cff5b0f100ee3022feede85f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#aaf588ea7cff5b0f100ee3022feede85f">Reserved5</a> [0x4]</td></tr>
<tr class="separator:aaf588ea7cff5b0f100ee3022feede85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6172936dc866ccc62a314fe1ab0e8994"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___e_v_c_p_u_s_e_l0___type.html">TAL_EVCPUSEL0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a6172936dc866ccc62a314fe1ab0e8994">EVCPUSEL0</a></td></tr>
<tr class="memdesc:a6172936dc866ccc62a314fe1ab0e8994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x48 (R/W 32) EVSYS Channel Interrupts CPU Select 0.  <a href="#a6172936dc866ccc62a314fe1ab0e8994">More...</a><br /></td></tr>
<tr class="separator:a6172936dc866ccc62a314fe1ab0e8994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d71a9bbb521a12fd1a3e6cd3ce98aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a00d71a9bbb521a12fd1a3e6cd3ce98aa">Reserved6</a> [0x4]</td></tr>
<tr class="separator:a00d71a9bbb521a12fd1a3e6cd3ce98aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42ca55d3771bd370508f997b5a32d02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___e_i_c_c_p_u_s_e_l0___type.html">TAL_EICCPUSEL0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#ab42ca55d3771bd370508f997b5a32d02">EICCPUSEL0</a></td></tr>
<tr class="memdesc:ab42ca55d3771bd370508f997b5a32d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x50 (R/W 32) EIC External Interrupts CPU Select 0.  <a href="#ab42ca55d3771bd370508f997b5a32d02">More...</a><br /></td></tr>
<tr class="separator:ab42ca55d3771bd370508f997b5a32d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309fd74682547d9f4c854dbf3a1fe6b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a309fd74682547d9f4c854dbf3a1fe6b2">Reserved7</a> [0x4]</td></tr>
<tr class="separator:a309fd74682547d9f4c854dbf3a1fe6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984b4c5478b5ea2e139cc31a9e560be1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_c_p_u_s_e_l0___type.html">TAL_INTCPUSEL0_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a984b4c5478b5ea2e139cc31a9e560be1">INTCPUSEL0</a></td></tr>
<tr class="memdesc:a984b4c5478b5ea2e139cc31a9e560be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x58 (R/W 32) Interrupts CPU Select 0.  <a href="#a984b4c5478b5ea2e139cc31a9e560be1">More...</a><br /></td></tr>
<tr class="separator:a984b4c5478b5ea2e139cc31a9e560be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28c8067a41bc9b1648e407ee6270a46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_c_p_u_s_e_l1___type.html">TAL_INTCPUSEL1_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#ab28c8067a41bc9b1648e407ee6270a46">INTCPUSEL1</a></td></tr>
<tr class="memdesc:ab28c8067a41bc9b1648e407ee6270a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x5C (R/W 32) Interrupts CPU Select 1.  <a href="#ab28c8067a41bc9b1648e407ee6270a46">More...</a><br /></td></tr>
<tr class="separator:ab28c8067a41bc9b1648e407ee6270a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c3f159a449659f2de7c19300d62675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_r_q_t_r_i_g___type.html">TAL_IRQTRIG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#ad0c3f159a449659f2de7c19300d62675">IRQTRIG</a></td></tr>
<tr class="memdesc:ad0c3f159a449659f2de7c19300d62675"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x60 (R/W 16) Interrupt Trigger.  <a href="#ad0c3f159a449659f2de7c19300d62675">More...</a><br /></td></tr>
<tr class="separator:ad0c3f159a449659f2de7c19300d62675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570260ce75e9713e7e75cc491f9b66ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a570260ce75e9713e7e75cc491f9b66ed">Reserved8</a> [0x2]</td></tr>
<tr class="separator:a570260ce75e9713e7e75cc491f9b66ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f0e470cd9a704b96571356c61bb1c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_a_l___c_p_u_i_r_q_s___type.html">TAL_CPUIRQS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_tal.html#a03f0e470cd9a704b96571356c61bb1c8">CPUIRQS</a> [2]</td></tr>
<tr class="memdesc:a03f0e470cd9a704b96571356c61bb1c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x64 (R/ 32) Interrupt Status for CPU n.  <a href="#a03f0e470cd9a704b96571356c61bb1c8">More...</a><br /></td></tr>
<tr class="separator:a03f0e470cd9a704b96571356c61bb1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TAL hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00867">867</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="acd6decde100687ff54c8379681e386f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6decde100687ff54c8379681e386f9">&#9670;&nbsp;</a></span>BRKSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_a_l___b_r_k_s_t_a_t_u_s___type.html">TAL_BRKSTATUS_Type</a> BRKSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0E (R/ 16) Break Request Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00880">880</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a03f0e470cd9a704b96571356c61bb1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f0e470cd9a704b96571356c61bb1c8">&#9670;&nbsp;</a></span>CPUIRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_a_l___c_p_u_i_r_q_s___type.html">TAL_CPUIRQS_Type</a> CPUIRQS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x64 (R/ 32) Interrupt Status for CPU n. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00895">895</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="aced796b21c1c280a4fe9f21dcf8764b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced796b21c1c280a4fe9f21dcf8764b7">&#9670;&nbsp;</a></span>Ctis</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_tal_ctis.html">TalCtis</a> Ctis</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 <a class="el" href="struct_tal_ctis.html" title="TalCtis hardware registers. ">TalCtis</a> groups [CTI_NUM]. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00881">881</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="aba1e3aa4b53a3324f6d7519c55ca43b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1e3aa4b53a3324f6d7519c55ca43b6">&#9670;&nbsp;</a></span>CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___c_t_r_l_a___type.html">TAL_CTRLA_Type</a> CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 8) Control A. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00868">868</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a6a496945980ab010ee6892d31472273a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a496945980ab010ee6892d31472273a">&#9670;&nbsp;</a></span>DMACPUSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___d_m_a_c_p_u_s_e_l0___type.html">TAL_DMACPUSEL0_Type</a> DMACPUSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 32) DMA Channel Interrupts CPU Select 0. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00885">885</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="ab42ca55d3771bd370508f997b5a32d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42ca55d3771bd370508f997b5a32d02">&#9670;&nbsp;</a></span>EICCPUSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___e_i_c_c_p_u_s_e_l0___type.html">TAL_EICCPUSEL0_Type</a> EICCPUSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x50 (R/W 32) EIC External Interrupts CPU Select 0. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00889">889</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a6172936dc866ccc62a314fe1ab0e8994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6172936dc866ccc62a314fe1ab0e8994">&#9670;&nbsp;</a></span>EVCPUSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___e_v_c_p_u_s_e_l0___type.html">TAL_EVCPUSEL0_Type</a> EVCPUSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x48 (R/W 32) EVSYS Channel Interrupts CPU Select 0. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00887">887</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="aa7cd7b51af636f3ad0a9276bf2cf1e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7cd7b51af636f3ad0a9276bf2cf1e04">&#9670;&nbsp;</a></span>EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___e_v_c_t_r_l___type.html">TAL_EVCTRL_Type</a> EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x06 (R/W 8) Event Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00872">872</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="abb919cae2093f91a6fc96288b9ed6a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb919cae2093f91a6fc96288b9ed6a44">&#9670;&nbsp;</a></span>EXTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___e_x_t_c_t_r_l___type.html">TAL_EXTCTRL_Type</a> EXTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x05 (R/W 8) External Break Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00871">871</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a238e7045a574157f0398f206c770393d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238e7045a574157f0398f206c770393d">&#9670;&nbsp;</a></span>GLOBMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___g_l_o_b_m_a_s_k___type.html">TAL_GLOBMASK_Type</a> GLOBMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0B (R/W 8) Global Break Requests Mask. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00877">877</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a5f40ff15ba9180f9eaa466cca5d96165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f40ff15ba9180f9eaa466cca5d96165">&#9670;&nbsp;</a></span>HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_t_a_l___h_a_l_t___type.html">TAL_HALT_Type</a> HALT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C ( /W 8) Debug Halt Request. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00878">878</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a984b4c5478b5ea2e139cc31a9e560be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984b4c5478b5ea2e139cc31a9e560be1">&#9670;&nbsp;</a></span>INTCPUSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_c_p_u_s_e_l0___type.html">TAL_INTCPUSEL0_Type</a> INTCPUSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x58 (R/W 32) Interrupts CPU Select 0. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00891">891</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="ab28c8067a41bc9b1648e407ee6270a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab28c8067a41bc9b1648e407ee6270a46">&#9670;&nbsp;</a></span>INTCPUSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_c_p_u_s_e_l1___type.html">TAL_INTCPUSEL1_Type</a> INTCPUSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x5C (R/W 32) Interrupts CPU Select 1. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00892">892</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="ad15838684c4fe3e7b28641d00d6a60f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15838684c4fe3e7b28641d00d6a60f5">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_e_n_c_l_r___type.html">TAL_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 8) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00874">874</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a6f1c7e0701fa888ebd1d7317d0e41672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1c7e0701fa888ebd1d7317d0e41672">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_e_n_s_e_t___type.html">TAL_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x09 (R/W 8) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00875">875</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a1a0becab2d0bf0ac5bb2633cc4ba8f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a0becab2d0bf0ac5bb2633cc4ba8f41">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_n_t_f_l_a_g___type.html">TAL_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0A (R/W 8) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00876">876</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a1ce6778497c4024f0a170faa04ae913c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce6778497c4024f0a170faa04ae913c">&#9670;&nbsp;</a></span>INTSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_t_a_l___i_n_t_s_t_a_t_u_s___type.html">TAL_INTSTATUS_Type</a> INTSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/ 8) Interrupt n Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00883">883</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="ad0c3f159a449659f2de7c19300d62675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c3f159a449659f2de7c19300d62675">&#9670;&nbsp;</a></span>IRQTRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___i_r_q_t_r_i_g___type.html">TAL_IRQTRIG_Type</a> IRQTRIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x60 (R/W 16) Interrupt Trigger. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00893">893</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a0bf913e5f065495ef736361f6866c2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf913e5f065495ef736361f6866c2b3">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00869">869</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a70509878de99cbc7d329ec34ed4dd15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70509878de99cbc7d329ec34ed4dd15e">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00873">873</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="ae2dc43dba16863c2d7c02ffac5f7eb9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2dc43dba16863c2d7c02ffac5f7eb9d">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00882">882</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="ab8fc4468905e3a15b2bd2938c20352fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fc4468905e3a15b2bd2938c20352fa">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00884">884</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="aaf588ea7cff5b0f100ee3022feede85f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf588ea7cff5b0f100ee3022feede85f">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00886">886</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a00d71a9bbb521a12fd1a3e6cd3ce98aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d71a9bbb521a12fd1a3e6cd3ce98aa">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00888">888</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a309fd74682547d9f4c854dbf3a1fe6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309fd74682547d9f4c854dbf3a1fe6b2">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00890">890</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="a570260ce75e9713e7e75cc491f9b66ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570260ce75e9713e7e75cc491f9b66ed">&#9670;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00894">894</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="adc1c8a63e86e88ac1a7115a08f5fa843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc1c8a63e86e88ac1a7115a08f5fa843">&#9670;&nbsp;</a></span>RESTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="el" href="union_t_a_l___r_e_s_t_a_r_t___type.html">TAL_RESTART_Type</a> RESTART</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0D ( /W 8) Debug Restart Request. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00879">879</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<a id="af52cfa444b14202413f3d4b3a57598d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52cfa444b14202413f3d4b3a57598d3">&#9670;&nbsp;</a></span>RSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_t_a_l___r_s_t_c_t_r_l___type.html">TAL_RSTCTRL_Type</a> RSTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 8) Reset Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2tal_8h_source.html#l00870">870</a> of file <a class="el" href="component_2tal_8h_source.html">tal.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2tal_8h_source.html">tal.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
