// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/03/2022 23:01:14"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_test (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] q_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
output 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;

// Design Ports Information
// imem_clock	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \clock_div_4|r_reg[0]~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \clock_div_4|clk_track~0_combout ;
wire \clock_div_4|clk_track~feeder_combout ;
wire \clock_div_4|clk_track~q ;
wire \clock_div_4|clk_track~clkctrl_outclk ;
wire \my_processor|pc_reg|q[0]~33_combout ;
wire \my_processor|pc_reg|q[1]~11_combout ;
wire \my_processor|pc_reg|q[1]~12 ;
wire \my_processor|pc_reg|q[2]~13_combout ;
wire \my_processor|pc_reg|q[2]~14 ;
wire \my_processor|pc_reg|q[3]~15_combout ;
wire \my_processor|pc_reg|q[3]~16 ;
wire \my_processor|pc_reg|q[4]~17_combout ;
wire \my_processor|pc_reg|q[4]~18 ;
wire \my_processor|pc_reg|q[5]~19_combout ;
wire \my_processor|pc_reg|q[5]~20 ;
wire \my_processor|pc_reg|q[6]~21_combout ;
wire \my_processor|pc_reg|q[6]~22 ;
wire \my_processor|pc_reg|q[7]~23_combout ;
wire \my_processor|pc_reg|q[7]~24 ;
wire \my_processor|pc_reg|q[8]~25_combout ;
wire \my_processor|pc_reg|q[8]~26 ;
wire \my_processor|pc_reg|q[9]~27_combout ;
wire \my_processor|pc_reg|q[9]~28 ;
wire \my_processor|pc_reg|q[10]~29_combout ;
wire \my_processor|pc_reg|q[10]~30 ;
wire \my_processor|pc_reg|q[11]~31_combout ;
wire \my_processor|checker|isAddi~0_combout ;
wire \my_processor|checker|isLw~0_combout ;
wire \my_processor|checker|isI~combout ;
wire \my_processor|ctrl_readRegA[2]~5_combout ;
wire \my_processor|ctrl_readRegA[2]~6_combout ;
wire \my_processor|ctrl_readRegA[4]~1_combout ;
wire \my_processor|ctrl_readRegA[4]~2_combout ;
wire \my_processor|ctrl_readRegA[0]~3_combout ;
wire \my_processor|ctrl_readRegA[0]~4_combout ;
wire \my_processor|ctrl_readRegA[1]~9_combout ;
wire \my_processor|ctrl_readRegA[1]~10_combout ;
wire \my_regfile|bca|bitcheck[25]~43_combout ;
wire \my_processor|ctrl_readRegA[3]~7_combout ;
wire \my_processor|ctrl_readRegA[3]~8_combout ;
wire \my_regfile|data_readRegA[31]~23_combout ;
wire \my_regfile|bca|bitcheck[11]~44_combout ;
wire \my_regfile|data_readRegA[31]~26_combout ;
wire \my_regfile|bca|bitcheck[31]~36_combout ;
wire \my_regfile|bca|bitcheck[27]~30_combout ;
wire \my_regfile|bca|bitcheck[3]~17_combout ;
wire \my_regfile|data_readRegA[31]~25_combout ;
wire \my_regfile|bca|bitcheck[19]~14_combout ;
wire \my_regfile|bca|bitcheck[23]~25_combout ;
wire \my_regfile|bca|bitcheck[23]~26_combout ;
wire \my_processor|ctrl_readRegA[4]~11_combout ;
wire \my_regfile|bca|bitcheck[23]~27_combout ;
wire \my_regfile|bca|bitcheck[7]~18_combout ;
wire \my_regfile|data_readRegA[31]~24_combout ;
wire \my_regfile|data_readRegA[31]~27_combout ;
wire \my_processor|ctrl_readRegB[0]~1_combout ;
wire \my_processor|ctrl_readRegB[1]~4_combout ;
wire \my_processor|ctrl_readRegB[3]~3_combout ;
wire \my_processor|ctrl_readRegB[2]~2_combout ;
wire \my_processor|ctrl_readRegB[4]~0_combout ;
wire \my_regfile|data_readRegB[31]~25_combout ;
wire \my_regfile|bcb|bitcheck[11]~52_combout ;
wire \my_regfile|data_readRegB[31]~23_combout ;
wire \my_regfile|bcb|bitcheck[23]~34_combout ;
wire \my_regfile|bcb|bitcheck[7]~7_combout ;
wire \my_regfile|bcb|bitcheck[7]~8_combout ;
wire \my_regfile|bcb|bitcheck[7]~9_combout ;
wire \my_regfile|bcb|bitcheck[19]~29_combout ;
wire \my_regfile|data_readRegB[31]~21_combout ;
wire \my_regfile|bcb|bitcheck[31]~45_combout ;
wire \my_regfile|bcb|bitcheck[31]~44_combout ;
wire \my_regfile|bcb|bitcheck[31]~46_combout ;
wire \my_regfile|bcb|bitcheck[3]~1_combout ;
wire \my_regfile|bcb|bitcheck[3]~0_combout ;
wire \my_regfile|bcb|bitcheck[3]~2_combout ;
wire \my_regfile|bcb|bitcheck[27]~37_combout ;
wire \my_regfile|bcb|bitcheck[27]~38_combout ;
wire \my_regfile|bcb|bitcheck[27]~39_combout ;
wire \my_regfile|data_readRegB[31]~22_combout ;
wire \my_regfile|data_readRegB[31]~24_combout ;
wire \my_regfile|data_readRegB[31]~26_combout ;
wire \my_processor|dataA[0]~80_combout ;
wire \my_regfile|bca|bitcheck[15]~9_combout ;
wire \my_regfile|bca|bitcheck[12]~10_combout ;
wire \my_processor|checker|isSw~0_combout ;
wire \my_regfile|data_readRegA[31]~719_combout ;
wire \my_processor|data[0]~36_combout ;
wire \my_processor|checker|isDmem~0_combout ;
wire \my_processor|address_dmem[0]~12_combout ;
wire \my_processor|data_writeReg[2]~34_combout ;
wire \my_processor|checker|isALU~0_combout ;
wire \my_processor|data_writeReg[31]~69_combout ;
wire \my_processor|checker|isAddi~1_combout ;
wire \my_processor|ALUOper|Selector0~8_combout ;
wire \my_processor|ALUOper|Selector0~13_combout ;
wire \my_processor|ALUOper|ShiftLeft0~6_combout ;
wire \my_processor|data_writeReg[1]~35_combout ;
wire \my_processor|checker|isLw~combout ;
wire \my_processor|data_writeReg[2]~78_combout ;
wire \my_processor|data_writeReg[2]~79_combout ;
wire \my_processor|aulOper[1]~1_combout ;
wire \my_processor|data_writeReg[2]~100_combout ;
wire \my_processor|dataB[2]~29_combout ;
wire \my_processor|dataB[1]~30_combout ;
wire \my_regfile|bcb|bitcheck[31]~51_combout ;
wire \my_processor|ctrl_readRegA[4]~0_combout ;
wire \my_processor|ctrl_writeReg[2]~3_combout ;
wire \my_processor|ctrl_writeReg[3]~4_combout ;
wire \my_processor|checker|isWriteReg~0_combout ;
wire \my_processor|ctrl_writeReg[0]~1_combout ;
wire \my_regfile|bcw|bitcheck[19]~28_combout ;
wire \my_regfile|bcw|bitcheck[19]~29_combout ;
wire \my_regfile|bcw|bitcheck[31]~43_combout ;
wire \my_regfile|bcb|bitcheck[30]~49_combout ;
wire \my_regfile|bcw|bitcheck[17]~0_combout ;
wire \my_regfile|bcw|bitcheck[17]~1_combout ;
wire \my_regfile|bcw|bitcheck[29]~41_combout ;
wire \my_regfile|bcw|bitcheck[18]~31_combout ;
wire \my_regfile|bcw|bitcheck[30]~42_combout ;
wire \my_regfile|bcb|bitcheck[5]~4_combout ;
wire \my_regfile|bcb|bitcheck[29]~50_combout ;
wire \my_regfile|data_readRegB[0]~681_combout ;
wire \my_regfile|bcw|bitcheck[27]~39_combout ;
wire \my_regfile|bcb|bitcheck[28]~47_combout ;
wire \my_regfile|bcw|bitcheck[16]~19_combout ;
wire \my_regfile|bcw|bitcheck[16]~20_combout ;
wire \my_regfile|bcw|bitcheck[28]~40_combout ;
wire \my_regfile|bcb|bitcheck[27]~48_combout ;
wire \my_regfile|data_readRegB[0]~680_combout ;
wire \my_regfile|data_readRegB[0]~682_combout ;
wire \my_regfile|bcb|bitcheck[0]~54_combout ;
wire \my_regfile|bcb|bitcheck[2]~55_combout ;
wire \my_processor|ctrl_writeReg[4]~5_combout ;
wire \my_processor|ctrl_writeReg[1]~2_combout ;
wire \my_regfile|bcw|bitcheck[2]~9_combout ;
wire \my_regfile|bcw|bitcheck[2]~27_combout ;
wire \my_regfile|bcw|bitcheck[3]~11_combout ;
wire \my_regfile|bcw|bitcheck[3]~12_combout ;
wire \my_regfile|bcw|bitcheck[3]~26_combout ;
wire \my_regfile|data_readRegB[0]~665_combout ;
wire \my_regfile|data_readRegB[0]~666_combout ;
wire \my_regfile|bcw|bitcheck[1]~3_combout ;
wire \my_regfile|bcw|bitcheck[1]~4_combout ;
wire \my_regfile|bcw|bitcheck[5]~6_combout ;
wire \my_regfile|data_readRegB[0]~663_combout ;
wire \my_regfile|bcb|bitcheck[21]~5_combout ;
wire \my_regfile|bcw|bitcheck[21]~7_combout ;
wire \my_regfile|bcw|bitcheck[1]~5_combout ;
wire \my_regfile|bcw|bitcheck[17]~2_combout ;
wire \my_regfile|bcb|bitcheck[17]~3_combout ;
wire \my_regfile|data_readRegB[0]~662_combout ;
wire \my_regfile|data_readRegB[0]~664_combout ;
wire \my_regfile|bcb|bitcheck[7]~16_combout ;
wire \my_regfile|bcb|bitcheck[11]~13_combout ;
wire \my_regfile|bcb|bitcheck[11]~12_combout ;
wire \my_regfile|bcb|bitcheck[11]~14_combout ;
wire \my_regfile|bcb|bitcheck[8]~15_combout ;
wire \my_regfile|bcw|bitcheck[7]~24_combout ;
wire \my_regfile|bcw|bitcheck[8]~14_combout ;
wire \my_regfile|bcw|bitcheck[8]~25_combout ;
wire \my_regfile|data_readRegB[0]~668_combout ;
wire \my_regfile|bcb|bitcheck[4]~10_combout ;
wire \my_regfile|bcw|bitcheck[6]~23_combout ;
wire \my_regfile|bcw|bitcheck[4]~22_combout ;
wire \my_regfile|bcb|bitcheck[6]~11_combout ;
wire \my_regfile|data_readRegB[0]~667_combout ;
wire \my_regfile|data_readRegB[0]~669_combout ;
wire \my_regfile|bcw|bitcheck[26]~38_combout ;
wire \my_regfile|bcb|bitcheck[26]~42_combout ;
wire \my_regfile|bcw|bitcheck[25]~37_combout ;
wire \my_regfile|bcb|bitcheck[25]~18_combout ;
wire \my_regfile|bcb|bitcheck[25]~19_combout ;
wire \my_regfile|bcb|bitcheck[25]~20_combout ;
wire \my_regfile|bcb|bitcheck[25]~43_combout ;
wire \my_regfile|data_readRegB[0]~678_combout ;
wire \my_regfile|bcw|bitcheck[18]~32_combout ;
wire \my_regfile|bcb|bitcheck[19]~33_combout ;
wire \my_regfile|bcw|bitcheck[19]~30_combout ;
wire \my_regfile|bcb|bitcheck[18]~32_combout ;
wire \my_regfile|data_readRegB[0]~675_combout ;
wire \my_regfile|bcb|bitcheck[20]~35_combout ;
wire \my_regfile|bcb|bitcheck[22]~36_combout ;
wire \my_regfile|bcw|bitcheck[20]~33_combout ;
wire \my_regfile|bcw|bitcheck[22]~34_combout ;
wire \my_regfile|data_readRegB[0]~676_combout ;
wire \my_regfile|bcw|bitcheck[24]~36_combout ;
wire \my_regfile|bcb|bitcheck[23]~41_combout ;
wire \my_regfile|bcw|bitcheck[23]~35_combout ;
wire \my_regfile|bcb|bitcheck[24]~40_combout ;
wire \my_regfile|data_readRegB[0]~677_combout ;
wire \my_regfile|data_readRegB[0]~679_combout ;
wire \my_regfile|bcb|bitcheck[9]~21_combout ;
wire \my_regfile|bcw|bitcheck[10]~10_combout ;
wire \my_regfile|bcw|bitcheck[9]~8_combout ;
wire \my_regfile|bcb|bitcheck[10]~17_combout ;
wire \my_regfile|data_readRegB[0]~670_combout ;
wire \my_regfile|bcb|bitcheck[15]~22_combout ;
wire \my_regfile|bcb|bitcheck[15]~23_combout ;
wire \my_regfile|bcb|bitcheck[15]~24_combout ;
wire \my_regfile|bcb|bitcheck[14]~27_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[13]~16_combout ;
wire \my_regfile|bcw|bitcheck[14]~17_combout ;
wire \my_regfile|bcb|bitcheck[13]~28_combout ;
wire \my_regfile|data_readRegB[0]~672_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[0]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[15]~18_combout ;
wire \my_regfile|bcb|bitcheck[15]~31_combout ;
wire \my_regfile|bcw|bitcheck[16]~21_combout ;
wire \my_regfile|bcb|bitcheck[16]~30_combout ;
wire \my_regfile|data_readRegB[0]~673_combout ;
wire \my_regfile|bcb|bitcheck[11]~26_combout ;
wire \my_regfile|bcw|bitcheck[12]~15_combout ;
wire \my_regfile|bcb|bitcheck[12]~25_combout ;
wire \my_regfile|data_readRegB[0]~671_combout ;
wire \my_regfile|data_readRegB[0]~674_combout ;
wire \my_regfile|data_readRegB[0]~683_combout ;
wire \my_processor|dataB[0]~31_combout ;
wire \my_processor|ALUOper|Add0~1 ;
wire \my_processor|ALUOper|Add0~3 ;
wire \my_processor|ALUOper|Add0~4_combout ;
wire \my_processor|aulOper[0]~0_combout ;
wire \my_processor|data_writeReg[2]~101_combout ;
wire \my_processor|data_writeReg[2]~290_combout ;
wire \my_processor|data_writeReg[2]~105_combout ;
wire \my_processor|aulOper[2]~2_combout ;
wire \my_processor|data_writeReg[2]~279_combout ;
wire \my_processor|ALUOper|Add1~1 ;
wire \my_processor|ALUOper|Add1~3 ;
wire \my_processor|ALUOper|Add1~4_combout ;
wire \my_processor|ALUOper|ShiftLeft0~33_combout ;
wire \my_processor|ALUOper|ShiftLeft0~34_combout ;
wire \my_processor|ALUOper|ShiftLeft0~106_combout ;
wire \my_processor|data_writeReg[2]~288_combout ;
wire \my_regfile|data_readRegA[31]~28_combout ;
wire \my_processor|data_writeReg[2]~81_combout ;
wire \my_regfile|data_readRegB[18]~297_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder_combout ;
wire \my_regfile|data_readRegB[18]~298_combout ;
wire \my_regfile|data_readRegB[18]~299_combout ;
wire \my_regfile|data_readRegB[18]~280_combout ;
wire \my_regfile|bcw|bitcheck[11]~13_combout ;
wire \my_regfile|data_readRegB[18]~283_combout ;
wire \my_regfile|data_readRegB[18]~282_combout ;
wire \my_regfile|data_readRegB[18]~284_combout ;
wire \my_regfile|data_readRegB[18]~285_combout ;
wire \my_regfile|data_readRegB[18]~286_combout ;
wire \my_regfile|bcb|bitcheck[5]~6_combout ;
wire \my_regfile|data_readRegB[18]~281_combout ;
wire \my_regfile|data_readRegB[18]~288_combout ;
wire \my_regfile|data_readRegB[18]~289_combout ;
wire \my_regfile|data_readRegB[18]~287_combout ;
wire \my_regfile|data_readRegB[18]~290_combout ;
wire \my_regfile|data_readRegB[18]~291_combout ;
wire \my_regfile|data_readRegB[18]~300_combout ;
wire \my_processor|dataB[18]~13_combout ;
wire \my_processor|data_writeReg[4]~87_combout ;
wire \my_processor|data_writeReg[18]~178_combout ;
wire \my_processor|data_writeReg[19]~138_combout ;
wire \my_processor|data_writeReg[19]~137_combout ;
wire \my_processor|dataB[17]~14_combout ;
wire \my_processor|data_writeReg[29]~316_combout ;
wire \my_regfile|bca|bitcheck[31]~42_combout ;
wire \my_regfile|bca|bitcheck[29]~40_combout ;
wire \my_regfile|bca|bitcheck[29]~41_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder_combout ;
wire \my_regfile|bca|bitcheck[30]~39_combout ;
wire \my_regfile|data_readRegA[16]~342_combout ;
wire \my_regfile|bca|bitcheck[27]~38_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[16]~feeder_combout ;
wire \my_regfile|bca|bitcheck[28]~37_combout ;
wire \my_regfile|data_readRegA[16]~341_combout ;
wire \my_regfile|data_readRegA[16]~343_combout ;
wire \my_regfile|bca|bitcheck[26]~33_combout ;
wire \my_regfile|bca|bitcheck[25]~34_combout ;
wire \my_regfile|bca|bitcheck[25]~35_combout ;
wire \my_regfile|data_readRegA[16]~339_combout ;
wire \my_regfile|bca|bitcheck[22]~29_combout ;
wire \my_regfile|bca|bitcheck[20]~28_combout ;
wire \my_regfile|data_readRegA[16]~337_combout ;
wire \my_regfile|bca|bitcheck[23]~32_combout ;
wire \my_regfile|bca|bitcheck[24]~31_combout ;
wire \my_regfile|data_readRegA[16]~338_combout ;
wire \my_regfile|bca|bitcheck[18]~23_combout ;
wire \my_regfile|bca|bitcheck[19]~24_combout ;
wire \my_regfile|data_readRegA[16]~336_combout ;
wire \my_regfile|data_readRegA[16]~340_combout ;
wire \my_regfile|bca|bitcheck[17]~0_combout ;
wire \my_regfile|data_readRegA[16]~324_combout ;
wire \my_regfile|bca|bitcheck[6]~20_combout ;
wire \my_regfile|bca|bitcheck[4]~19_combout ;
wire \my_regfile|data_readRegA[16]~331_combout ;
wire \my_regfile|data_readRegA[16]~333_combout ;
wire \my_regfile|bca|bitcheck[7]~22_combout ;
wire \my_regfile|bca|bitcheck[11]~5_combout ;
wire \my_regfile|bca|bitcheck[8]~21_combout ;
wire \my_regfile|data_readRegA[16]~332_combout ;
wire \my_regfile|data_readRegA[16]~334_combout ;
wire \my_regfile|bca|bitcheck[5]~3_combout ;
wire \my_regfile|bca|bitcheck[5]~4_combout ;
wire \my_regfile|bca|bitcheck[21]~1_combout ;
wire \my_regfile|bca|bitcheck[21]~2_combout ;
wire \my_regfile|data_readRegA[16]~325_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[16]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[16]~feeder_combout ;
wire \my_regfile|bca|bitcheck[11]~11_combout ;
wire \my_regfile|data_readRegA[16]~327_combout ;
wire \my_regfile|bca|bitcheck[14]~12_combout ;
wire \my_regfile|bca|bitcheck[13]~13_combout ;
wire \my_regfile|data_readRegA[16]~328_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[16]~feeder_combout ;
wire \my_regfile|bca|bitcheck[15]~16_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ;
wire \my_regfile|bca|bitcheck[16]~15_combout ;
wire \my_regfile|data_readRegA[16]~329_combout ;
wire \my_regfile|bca|bitcheck[9]~7_combout ;
wire \my_regfile|bca|bitcheck[9]~8_combout ;
wire \my_regfile|bca|bitcheck[10]~6_combout ;
wire \my_regfile|data_readRegA[16]~326_combout ;
wire \my_regfile|data_readRegA[16]~330_combout ;
wire \my_regfile|data_readRegA[16]~335_combout ;
wire \my_regfile|data_readRegA[16]~344_combout ;
wire \my_processor|dataA[16]~96_combout ;
wire \my_processor|dataA[16]~60_combout ;
wire \my_processor|data_writeReg[16]~192_combout ;
wire \my_regfile|data_readRegB[15]~361_combout ;
wire \my_regfile|data_readRegB[15]~360_combout ;
wire \my_regfile|data_readRegB[15]~362_combout ;
wire \my_regfile|data_readRegB[15]~355_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegB[15]~356_combout ;
wire \my_regfile|data_readRegB[15]~358_combout ;
wire \my_regfile|data_readRegB[15]~357_combout ;
wire \my_regfile|data_readRegB[15]~359_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[15]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegB[15]~347_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegB[15]~343_combout ;
wire \my_regfile|data_readRegB[15]~345_combout ;
wire \my_regfile|data_readRegB[15]~344_combout ;
wire \my_regfile|data_readRegB[15]~346_combout ;
wire \my_regfile|data_readRegB[15]~348_combout ;
wire \my_regfile|data_readRegB[15]~352_combout ;
wire \my_regfile|data_readRegB[15]~350_combout ;
wire \my_regfile|data_readRegB[15]~349_combout ;
wire \my_regfile|data_readRegB[15]~351_combout ;
wire \my_regfile|data_readRegB[15]~353_combout ;
wire \my_regfile|data_readRegB[15]~354_combout ;
wire \my_regfile|data_readRegB[15]~363_combout ;
wire \my_processor|dataB[15]~16_combout ;
wire \my_regfile|data_readRegA[14]~383_combout ;
wire \my_regfile|data_readRegA[14]~384_combout ;
wire \my_regfile|data_readRegA[14]~385_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~379_combout ;
wire \my_regfile|data_readRegA[14]~380_combout ;
wire \my_regfile|data_readRegA[14]~378_combout ;
wire \my_regfile|data_readRegA[14]~381_combout ;
wire \my_regfile|data_readRegA[14]~382_combout ;
wire \my_regfile|data_readRegA[14]~366_combout ;
wire \my_regfile|data_readRegA[14]~367_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[14]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~371_combout ;
wire \my_regfile|data_readRegA[14]~370_combout ;
wire \my_regfile|data_readRegA[14]~369_combout ;
wire \my_regfile|data_readRegA[14]~368_combout ;
wire \my_regfile|data_readRegA[14]~372_combout ;
wire \my_regfile|data_readRegA[14]~373_combout ;
wire \my_regfile|data_readRegA[14]~374_combout ;
wire \my_regfile|data_readRegA[14]~375_combout ;
wire \my_regfile|data_readRegA[14]~376_combout ;
wire \my_regfile|data_readRegA[14]~377_combout ;
wire \my_processor|data[14]~48_combout ;
wire \my_regfile|data_readRegA[2]~627_combout ;
wire \my_regfile|data_readRegA[2]~626_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegA[2]~628_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegA[2]~629_combout ;
wire \my_regfile|data_readRegA[2]~630_combout ;
wire \my_regfile|data_readRegA[2]~621_combout ;
wire \my_regfile|bca|bitcheck[0]~45_combout ;
wire \my_regfile|bca|bitcheck[2]~46_combout ;
wire \my_regfile|data_readRegA[2]~622_combout ;
wire \my_regfile|data_readRegA[2]~624_combout ;
wire \my_regfile|data_readRegA[2]~619_combout ;
wire \my_regfile|data_readRegA[2]~618_combout ;
wire \my_regfile|data_readRegA[2]~620_combout ;
wire \my_regfile|data_readRegA[2]~623_combout ;
wire \my_regfile|data_readRegA[2]~625_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegA[2]~636_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegA[2]~637_combout ;
wire \my_regfile|data_readRegA[2]~638_combout ;
wire \my_regfile|data_readRegA[2]~633_combout ;
wire \my_regfile|data_readRegA[2]~634_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegA[2]~631_combout ;
wire \my_regfile|data_readRegA[2]~632_combout ;
wire \my_regfile|data_readRegA[2]~635_combout ;
wire \my_regfile|data_readRegA[2]~639_combout ;
wire \my_processor|data[2]~38_combout ;
wire \my_processor|ALUOper|ShiftRight0~57_combout ;
wire \my_processor|dataB[19]~12_combout ;
wire \my_processor|ALUOper|Add1~35 ;
wire \my_processor|ALUOper|Add1~37 ;
wire \my_processor|ALUOper|Add1~38_combout ;
wire \my_regfile|data_readRegA[8]~509_combout ;
wire \my_regfile|data_readRegA[8]~510_combout ;
wire \my_regfile|data_readRegA[8]~511_combout ;
wire \my_regfile|data_readRegA[8]~492_combout ;
wire \my_regfile|data_readRegA[8]~493_combout ;
wire \my_regfile|data_readRegA[8]~501_combout ;
wire \my_regfile|data_readRegA[8]~499_combout ;
wire \my_regfile|data_readRegA[8]~500_combout ;
wire \my_regfile|data_readRegA[8]~502_combout ;
wire \my_regfile|data_readRegA[8]~496_combout ;
wire \my_regfile|data_readRegA[8]~495_combout ;
wire \my_regfile|data_readRegA[8]~494_combout ;
wire \my_regfile|data_readRegA[8]~497_combout ;
wire \my_regfile|data_readRegA[8]~498_combout ;
wire \my_regfile|data_readRegA[8]~503_combout ;
wire \my_processor|data[8]~67_combout ;
wire \my_regfile|data_readRegA[5]~571_combout ;
wire \my_regfile|data_readRegA[5]~570_combout ;
wire \my_regfile|data_readRegA[5]~572_combout ;
wire \my_regfile|data_readRegA[5]~566_combout ;
wire \my_regfile|data_readRegA[5]~565_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~568_combout ;
wire \my_regfile|data_readRegA[5]~567_combout ;
wire \my_regfile|data_readRegA[5]~569_combout ;
wire \my_regfile|data_readRegA[5]~557_combout ;
wire \my_regfile|data_readRegA[5]~558_combout ;
wire \my_regfile|bca|bitcheck[3]~47_combout ;
wire \my_regfile|data_readRegA[5]~555_combout ;
wire \my_regfile|data_readRegA[5]~556_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~552_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~553_combout ;
wire \my_regfile|data_readRegA[5]~554_combout ;
wire \my_regfile|data_readRegA[5]~559_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~561_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegA[5]~563_combout ;
wire \my_regfile|data_readRegA[5]~562_combout ;
wire \my_regfile|data_readRegA[5]~560_combout ;
wire \my_regfile|data_readRegA[5]~564_combout ;
wire \my_regfile|data_readRegA[5]~573_combout ;
wire \my_processor|dataA[5]~103_combout ;
wire \my_processor|dataA[5]~71_combout ;
wire \my_processor|data_writeReg[4]~247_combout ;
wire \my_processor|ALUOper|ShiftLeft0~57_combout ;
wire \my_processor|ALUOper|ShiftLeft0~35_combout ;
wire \my_processor|ALUOper|ShiftLeft0~58_combout ;
wire \my_processor|ALUOper|ShiftLeft0~59_combout ;
wire \my_processor|ALUOper|ShiftLeft0~102_combout ;
wire \my_regfile|data_readRegB[4]~583_combout ;
wire \my_regfile|data_readRegB[4]~585_combout ;
wire \my_regfile|data_readRegB[4]~582_combout ;
wire \my_regfile|data_readRegB[4]~584_combout ;
wire \my_regfile|data_readRegB[4]~586_combout ;
wire \my_regfile|data_readRegB[4]~592_combout ;
wire \my_regfile|data_readRegB[4]~593_combout ;
wire \my_regfile|data_readRegB[4]~594_combout ;
wire \my_regfile|data_readRegB[4]~575_combout ;
wire \my_regfile|data_readRegB[4]~574_combout ;
wire \my_regfile|data_readRegB[4]~576_combout ;
wire \my_regfile|data_readRegB[4]~580_combout ;
wire \my_regfile|data_readRegB[4]~579_combout ;
wire \my_regfile|bcb|bitcheck[3]~53_combout ;
wire \my_regfile|data_readRegB[4]~577_combout ;
wire \my_regfile|data_readRegB[4]~578_combout ;
wire \my_regfile|data_readRegB[4]~581_combout ;
wire \my_regfile|data_readRegB[4]~590_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegB[4]~587_combout ;
wire \my_regfile|data_readRegB[4]~589_combout ;
wire \my_regfile|data_readRegB[4]~588_combout ;
wire \my_regfile|data_readRegB[4]~591_combout ;
wire \my_regfile|data_readRegB[4]~595_combout ;
wire \my_processor|dataB[4]~27_combout ;
wire \my_processor|dataB[3]~28_combout ;
wire \my_processor|ALUOper|Add1~5 ;
wire \my_processor|ALUOper|Add1~7 ;
wire \my_processor|ALUOper|Add1~9 ;
wire \my_processor|ALUOper|Add1~10_combout ;
wire \my_processor|data_writeReg[5]~263_combout ;
wire \my_processor|data_writeReg[5]~264_combout ;
wire \my_processor|data_writeReg[4]~102_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegA[10]~467_combout ;
wire \my_regfile|data_readRegA[10]~468_combout ;
wire \my_regfile|data_readRegA[10]~469_combout ;
wire \my_regfile|data_readRegA[10]~463_combout ;
wire \my_regfile|data_readRegA[10]~464_combout ;
wire \my_regfile|data_readRegA[10]~462_combout ;
wire \my_regfile|data_readRegA[10]~465_combout ;
wire \my_regfile|data_readRegA[10]~466_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegA[10]~451_combout ;
wire \my_regfile|data_readRegA[10]~450_combout ;
wire \my_regfile|data_readRegA[10]~459_combout ;
wire \my_regfile|data_readRegA[10]~458_combout ;
wire \my_regfile|data_readRegA[10]~457_combout ;
wire \my_regfile|data_readRegA[10]~460_combout ;
wire \my_regfile|data_readRegA[10]~453_combout ;
wire \my_regfile|data_readRegA[10]~452_combout ;
wire \my_regfile|data_readRegA[10]~455_combout ;
wire \my_regfile|data_readRegA[10]~454_combout ;
wire \my_regfile|data_readRegA[10]~456_combout ;
wire \my_regfile|data_readRegA[10]~461_combout ;
wire \my_processor|data[10]~44_combout ;
wire \my_processor|ALUOper|ShiftLeft0~32_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~40_combout ;
wire \my_regfile|data_readRegB[30]~41_combout ;
wire \my_regfile|data_readRegB[30]~39_combout ;
wire \my_regfile|data_readRegB[30]~42_combout ;
wire \my_regfile|data_readRegB[30]~43_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~31_combout ;
wire \my_regfile|data_readRegB[30]~32_combout ;
wire \my_regfile|data_readRegB[30]~29_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~28_combout ;
wire \my_regfile|data_readRegB[30]~27_combout ;
wire \my_regfile|data_readRegB[30]~30_combout ;
wire \my_regfile|data_readRegB[30]~33_combout ;
wire \my_regfile|data_readRegB[30]~36_combout ;
wire \my_regfile|data_readRegB[30]~34_combout ;
wire \my_regfile|data_readRegB[30]~35_combout ;
wire \my_regfile|data_readRegB[30]~37_combout ;
wire \my_regfile|data_readRegB[30]~38_combout ;
wire \my_regfile|data_readRegB[30]~45_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[30]~feeder_combout ;
wire \my_regfile|data_readRegB[30]~44_combout ;
wire \my_regfile|data_readRegB[30]~46_combout ;
wire \my_regfile|data_readRegB[30]~47_combout ;
wire \my_processor|dataA[30]~83_combout ;
wire \my_processor|dataA[30]~45_combout ;
wire \my_processor|ALUOper|ShiftRight0~2_combout ;
wire \my_processor|data[24]~58_combout ;
wire \my_processor|dataB[7]~24_combout ;
wire \my_processor|dataB[6]~25_combout ;
wire \my_processor|ALUOper|Add1~11 ;
wire \my_processor|ALUOper|Add1~13 ;
wire \my_processor|ALUOper|Add1~14_combout ;
wire \my_processor|ALUOper|ShiftLeft0~21_combout ;
wire \my_processor|ALUOper|ShiftLeft0~22_combout ;
wire \my_processor|ALUOper|ShiftLeft0~89_combout ;
wire \my_processor|ALUOper|ShiftLeft0~18_combout ;
wire \my_processor|ALUOper|ShiftLeft0~19_combout ;
wire \my_processor|ALUOper|ShiftLeft0~20_combout ;
wire \my_processor|ALUOper|ShiftLeft0~100_combout ;
wire \my_processor|data_writeReg[7]~248_combout ;
wire \my_processor|data_writeReg[7]~249_combout ;
wire \my_regfile|data_readRegA[12]~423_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[12]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~421_combout ;
wire \my_regfile|data_readRegA[12]~420_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~422_combout ;
wire \my_regfile|data_readRegA[12]~424_combout ;
wire \my_regfile|data_readRegA[12]~409_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~408_combout ;
wire \my_regfile|data_readRegA[12]~412_combout ;
wire \my_regfile|data_readRegA[12]~411_combout ;
wire \my_regfile|data_readRegA[12]~413_combout ;
wire \my_regfile|data_readRegA[12]~410_combout ;
wire \my_regfile|data_readRegA[12]~414_combout ;
wire \my_regfile|data_readRegA[12]~417_combout ;
wire \my_regfile|data_readRegA[12]~415_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~416_combout ;
wire \my_regfile|data_readRegA[12]~418_combout ;
wire \my_regfile|data_readRegA[12]~419_combout ;
wire \my_processor|data[12]~46_combout ;
wire \my_regfile|data_readRegB[8]~508_combout ;
wire \my_regfile|data_readRegB[8]~507_combout ;
wire \my_regfile|data_readRegB[8]~509_combout ;
wire \my_regfile|data_readRegB[8]~494_combout ;
wire \my_regfile|data_readRegB[8]~495_combout ;
wire \my_regfile|data_readRegB[8]~496_combout ;
wire \my_regfile|data_readRegB[8]~499_combout ;
wire \my_regfile|data_readRegB[8]~498_combout ;
wire \my_regfile|data_readRegB[8]~497_combout ;
wire \my_regfile|data_readRegB[8]~500_combout ;
wire \my_regfile|data_readRegB[8]~490_combout ;
wire \my_regfile|data_readRegB[8]~492_combout ;
wire \my_regfile|data_readRegB[8]~491_combout ;
wire \my_regfile|data_readRegB[8]~493_combout ;
wire \my_regfile|data_readRegB[8]~501_combout ;
wire \my_regfile|data_readRegB[8]~505_combout ;
wire \my_regfile|data_readRegB[8]~502_combout ;
wire \my_regfile|data_readRegB[8]~503_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegB[8]~504_combout ;
wire \my_regfile|data_readRegB[8]~506_combout ;
wire \my_regfile|data_readRegB[8]~510_combout ;
wire \my_processor|dataB[8]~23_combout ;
wire \my_processor|getDmemAddr|Add0~1 ;
wire \my_processor|getDmemAddr|Add0~3 ;
wire \my_processor|getDmemAddr|Add0~5 ;
wire \my_processor|getDmemAddr|Add0~7 ;
wire \my_processor|getDmemAddr|Add0~9 ;
wire \my_processor|getDmemAddr|Add0~11 ;
wire \my_processor|getDmemAddr|Add0~13 ;
wire \my_processor|getDmemAddr|Add0~15 ;
wire \my_processor|getDmemAddr|Add0~16_combout ;
wire \my_processor|address_dmem[8]~20_combout ;
wire \my_processor|dataB[10]~21_combout ;
wire \my_processor|dataB[9]~22_combout ;
wire \my_processor|getDmemAddr|Add0~17 ;
wire \my_processor|getDmemAddr|Add0~19 ;
wire \my_processor|getDmemAddr|Add0~20_combout ;
wire \my_processor|address_dmem[10]~22_combout ;
wire \my_regfile|data_readRegA[11]~442_combout ;
wire \my_regfile|data_readRegA[11]~444_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegA[11]~441_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegA[11]~443_combout ;
wire \my_regfile|data_readRegA[11]~445_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegA[11]~446_combout ;
wire \my_regfile|data_readRegA[11]~447_combout ;
wire \my_regfile|data_readRegA[11]~448_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegA[11]~430_combout ;
wire \my_regfile|data_readRegA[11]~429_combout ;
wire \my_regfile|data_readRegA[11]~438_combout ;
wire \my_regfile|data_readRegA[11]~436_combout ;
wire \my_regfile|data_readRegA[11]~437_combout ;
wire \my_regfile|data_readRegA[11]~439_combout ;
wire \my_regfile|data_readRegA[11]~434_combout ;
wire \my_regfile|data_readRegA[11]~432_combout ;
wire \my_regfile|data_readRegA[11]~433_combout ;
wire \my_regfile|data_readRegA[11]~431_combout ;
wire \my_regfile|data_readRegA[11]~435_combout ;
wire \my_regfile|data_readRegA[11]~440_combout ;
wire \my_processor|data[11]~45_combout ;
wire \my_processor|data_writeReg[2]~318_combout ;
wire \my_regfile|data_readRegB[11]~439_combout ;
wire \my_regfile|data_readRegB[11]~440_combout ;
wire \my_regfile|data_readRegB[11]~441_combout ;
wire \my_regfile|data_readRegB[11]~442_combout ;
wire \my_regfile|data_readRegB[11]~443_combout ;
wire \my_regfile|data_readRegB[11]~427_combout ;
wire \my_regfile|data_readRegB[11]~435_combout ;
wire \my_regfile|data_readRegB[11]~436_combout ;
wire \my_regfile|data_readRegB[11]~434_combout ;
wire \my_regfile|data_readRegB[11]~437_combout ;
wire \my_regfile|data_readRegB[11]~428_combout ;
wire \my_regfile|data_readRegB[11]~431_combout ;
wire \my_regfile|data_readRegB[11]~430_combout ;
wire \my_regfile|data_readRegB[11]~432_combout ;
wire \my_regfile|data_readRegB[11]~429_combout ;
wire \my_regfile|data_readRegB[11]~433_combout ;
wire \my_regfile|data_readRegB[11]~438_combout ;
wire \my_regfile|data_readRegB[11]~447_combout ;
wire \my_processor|dataB[11]~20_combout ;
wire \my_processor|ALUOper|Add0~5 ;
wire \my_processor|ALUOper|Add0~7 ;
wire \my_processor|ALUOper|Add0~9 ;
wire \my_processor|ALUOper|Add0~11 ;
wire \my_processor|ALUOper|Add0~13 ;
wire \my_processor|ALUOper|Add0~15 ;
wire \my_processor|ALUOper|Add0~17 ;
wire \my_processor|ALUOper|Add0~19 ;
wire \my_processor|ALUOper|Add0~21 ;
wire \my_processor|ALUOper|Add0~22_combout ;
wire \my_processor|ALUOper|Add1~15 ;
wire \my_processor|ALUOper|Add1~17 ;
wire \my_processor|ALUOper|Add1~19 ;
wire \my_processor|ALUOper|Add1~21 ;
wire \my_processor|ALUOper|Add1~22_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~126_combout ;
wire \my_regfile|data_readRegA[26]~127_combout ;
wire \my_regfile|data_readRegA[26]~128_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~125_combout ;
wire \my_regfile|data_readRegA[26]~129_combout ;
wire \my_regfile|data_readRegA[26]~114_combout ;
wire \my_regfile|data_readRegA[26]~122_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~120_combout ;
wire \my_regfile|data_readRegA[26]~121_combout ;
wire \my_regfile|data_readRegA[26]~123_combout ;
wire \my_regfile|data_readRegA[26]~113_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[26]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~116_combout ;
wire \my_regfile|data_readRegA[26]~118_combout ;
wire \my_regfile|data_readRegA[26]~115_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[26]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~117_combout ;
wire \my_regfile|data_readRegA[26]~119_combout ;
wire \my_regfile|data_readRegA[26]~124_combout ;
wire \my_regfile|data_readRegA[26]~130_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~131_combout ;
wire \my_regfile|data_readRegA[26]~132_combout ;
wire \my_processor|data[26]~60_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegB[27]~104_combout ;
wire \my_regfile|data_readRegB[27]~106_combout ;
wire \my_regfile|data_readRegB[27]~105_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[27]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegB[27]~103_combout ;
wire \my_regfile|data_readRegB[27]~107_combout ;
wire \my_regfile|data_readRegB[27]~108_combout ;
wire \my_regfile|data_readRegB[27]~109_combout ;
wire \my_regfile|data_readRegB[27]~110_combout ;
wire \my_regfile|data_readRegB[27]~96_combout ;
wire \my_regfile|data_readRegB[27]~93_combout ;
wire \my_regfile|data_readRegB[27]~91_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegB[27]~92_combout ;
wire \my_regfile|data_readRegB[27]~94_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegB[27]~95_combout ;
wire \my_regfile|data_readRegB[27]~97_combout ;
wire \my_regfile|data_readRegB[27]~101_combout ;
wire \my_regfile|data_readRegB[27]~100_combout ;
wire \my_regfile|data_readRegB[27]~99_combout ;
wire \my_regfile|data_readRegB[27]~98_combout ;
wire \my_regfile|data_readRegB[27]~102_combout ;
wire \my_regfile|data_readRegB[27]~111_combout ;
wire \my_regfile|data_readRegA[27]~110_combout ;
wire \my_regfile|data_readRegA[27]~109_combout ;
wire \my_regfile|data_readRegA[27]~111_combout ;
wire \my_regfile|data_readRegA[27]~99_combout ;
wire \my_regfile|data_readRegA[27]~101_combout ;
wire \my_regfile|data_readRegA[27]~100_combout ;
wire \my_regfile|data_readRegA[27]~102_combout ;
wire \my_regfile|data_readRegA[27]~92_combout ;
wire \my_regfile|data_readRegA[27]~96_combout ;
wire \my_regfile|data_readRegA[27]~97_combout ;
wire \my_regfile|data_readRegA[27]~95_combout ;
wire \my_regfile|data_readRegA[27]~94_combout ;
wire \my_regfile|data_readRegA[27]~98_combout ;
wire \my_regfile|data_readRegA[27]~93_combout ;
wire \my_regfile|data_readRegA[27]~103_combout ;
wire \my_regfile|data_readRegA[27]~112_combout ;
wire \my_processor|dataA[27]~86_combout ;
wire \my_processor|dataA[27]~48_combout ;
wire \my_processor|dataB[27]~4_combout ;
wire \my_processor|dataB[26]~5_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~134_combout ;
wire \my_regfile|data_readRegA[25]~142_combout ;
wire \my_regfile|data_readRegA[25]~141_combout ;
wire \my_regfile|data_readRegA[25]~143_combout ;
wire \my_regfile|data_readRegA[25]~144_combout ;
wire \my_regfile|data_readRegA[25]~135_combout ;
wire \my_regfile|data_readRegA[25]~138_combout ;
wire \my_regfile|data_readRegA[25]~137_combout ;
wire \my_regfile|data_readRegA[25]~139_combout ;
wire \my_regfile|data_readRegA[25]~136_combout ;
wire \my_regfile|data_readRegA[25]~140_combout ;
wire \my_regfile|data_readRegA[25]~145_combout ;
wire \my_regfile|data_readRegA[25]~151_combout ;
wire \my_regfile|data_readRegA[25]~152_combout ;
wire \my_regfile|data_readRegA[25]~153_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~146_combout ;
wire \my_regfile|data_readRegA[25]~148_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~149_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~147_combout ;
wire \my_regfile|data_readRegA[25]~150_combout ;
wire \my_processor|data[25]~59_combout ;
wire \my_regfile|data_readRegA[25]~154_combout ;
wire \my_processor|dataA[25]~88_combout ;
wire \my_processor|dataA[25]~50_combout ;
wire \my_processor|ALUOper|ShiftLeft0~61_combout ;
wire \my_processor|ALUOper|ShiftLeft0~38_combout ;
wire \my_processor|ALUOper|ShiftLeft0~62_combout ;
wire \my_processor|ALUOper|ShiftLeft0~95_combout ;
wire \my_processor|ALUOper|ShiftLeft0~96_combout ;
wire \my_regfile|data_readRegB[23]~192_combout ;
wire \my_regfile|data_readRegB[23]~193_combout ;
wire \my_regfile|data_readRegB[23]~194_combout ;
wire \my_regfile|data_readRegB[23]~187_combout ;
wire \my_regfile|data_readRegB[23]~189_combout ;
wire \my_regfile|data_readRegB[23]~188_combout ;
wire \my_regfile|data_readRegB[23]~190_combout ;
wire \my_regfile|data_readRegB[23]~191_combout ;
wire \my_regfile|data_readRegB[23]~180_combout ;
wire \my_regfile|data_readRegB[23]~179_combout ;
wire \my_regfile|data_readRegB[23]~177_combout ;
wire \my_regfile|data_readRegB[23]~176_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegB[23]~175_combout ;
wire \my_regfile|data_readRegB[23]~178_combout ;
wire \my_regfile|data_readRegB[23]~181_combout ;
wire \my_regfile|data_readRegB[23]~183_combout ;
wire \my_regfile|data_readRegB[23]~182_combout ;
wire \my_regfile|data_readRegB[23]~184_combout ;
wire \my_regfile|data_readRegB[23]~185_combout ;
wire \my_regfile|data_readRegB[23]~186_combout ;
wire \my_regfile|data_readRegB[23]~195_combout ;
wire \my_processor|dataB[23]~8_combout ;
wire \my_processor|ALUOper|ShiftLeft0~12_combout ;
wire \my_processor|ALUOper|ShiftLeft0~11_combout ;
wire \my_processor|ALUOper|ShiftLeft0~13_combout ;
wire \my_regfile|data_readRegB[21]~230_combout ;
wire \my_regfile|data_readRegB[21]~232_combout ;
wire \my_regfile|data_readRegB[21]~229_combout ;
wire \my_regfile|data_readRegB[21]~231_combout ;
wire \my_regfile|data_readRegB[21]~233_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegB[21]~234_combout ;
wire \my_regfile|data_readRegB[21]~235_combout ;
wire \my_regfile|data_readRegB[21]~236_combout ;
wire \my_regfile|data_readRegB[21]~221_combout ;
wire \my_regfile|data_readRegB[21]~222_combout ;
wire \my_regfile|data_readRegB[21]~226_combout ;
wire \my_regfile|data_readRegB[21]~223_combout ;
wire \my_regfile|data_readRegB[21]~225_combout ;
wire \my_regfile|data_readRegB[21]~224_combout ;
wire \my_regfile|data_readRegB[21]~227_combout ;
wire \my_regfile|data_readRegB[21]~219_combout ;
wire \my_regfile|data_readRegB[21]~218_combout ;
wire \my_regfile|data_readRegB[21]~217_combout ;
wire \my_regfile|data_readRegB[21]~220_combout ;
wire \my_regfile|data_readRegB[21]~228_combout ;
wire \my_regfile|data_readRegB[21]~237_combout ;
wire \my_processor|dataB[21]~10_combout ;
wire \my_regfile|data_readRegB[20]~252_combout ;
wire \my_regfile|data_readRegB[20]~251_combout ;
wire \my_regfile|data_readRegB[20]~250_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~253_combout ;
wire \my_regfile|data_readRegB[20]~254_combout ;
wire \my_regfile|data_readRegB[20]~256_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~255_combout ;
wire \my_regfile|data_readRegB[20]~257_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~242_combout ;
wire \my_regfile|data_readRegB[20]~238_combout ;
wire \my_regfile|data_readRegB[20]~240_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~239_combout ;
wire \my_regfile|data_readRegB[20]~241_combout ;
wire \my_regfile|data_readRegB[20]~243_combout ;
wire \my_regfile|data_readRegB[20]~246_combout ;
wire \my_regfile|data_readRegB[20]~244_combout ;
wire \my_regfile|data_readRegB[20]~245_combout ;
wire \my_regfile|data_readRegB[20]~247_combout ;
wire \my_regfile|data_readRegB[20]~248_combout ;
wire \my_regfile|data_readRegB[20]~249_combout ;
wire \my_regfile|data_readRegB[20]~258_combout ;
wire \my_processor|dataB[20]~11_combout ;
wire \my_processor|data_writeReg[20]~164_combout ;
wire \my_processor|ALUOper|Add1~39 ;
wire \my_processor|ALUOper|Add1~40_combout ;
wire \my_processor|ALUOper|ShiftLeft0~25_combout ;
wire \my_processor|ALUOper|ShiftLeft0~63_combout ;
wire \my_processor|ALUOper|ShiftLeft0~80_combout ;
wire \my_processor|ALUOper|ShiftLeft0~79_combout ;
wire \my_processor|ALUOper|ShiftLeft0~81_combout ;
wire \my_processor|ALUOper|ShiftLeft0~73_combout ;
wire \my_processor|ALUOper|ShiftLeft0~85_combout ;
wire \my_regfile|data_readRegA[14]~386_combout ;
wire \my_processor|dataA[14]~98_combout ;
wire \my_processor|dataA[14]~62_combout ;
wire \my_processor|ALUOper|ShiftLeft0~71_combout ;
wire \my_regfile|data_readRegA[13]~405_combout ;
wire \my_regfile|data_readRegA[13]~404_combout ;
wire \my_regfile|data_readRegA[13]~406_combout ;
wire \my_regfile|data_readRegA[13]~387_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~388_combout ;
wire \my_regfile|data_readRegA[13]~394_combout ;
wire \my_regfile|data_readRegA[13]~396_combout ;
wire \my_regfile|data_readRegA[13]~395_combout ;
wire \my_regfile|data_readRegA[13]~397_combout ;
wire \my_regfile|data_readRegA[13]~392_combout ;
wire \my_regfile|data_readRegA[13]~391_combout ;
wire \my_regfile|data_readRegA[13]~390_combout ;
wire \my_regfile|data_readRegA[13]~389_combout ;
wire \my_regfile|data_readRegA[13]~393_combout ;
wire \my_regfile|data_readRegA[13]~398_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~399_combout ;
wire \my_regfile|data_readRegA[13]~402_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~400_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~401_combout ;
wire \my_regfile|data_readRegA[13]~403_combout ;
wire \my_processor|data[13]~47_combout ;
wire \my_processor|dataB[13]~18_combout ;
wire \my_regfile|data_readRegB[12]~419_combout ;
wire \my_regfile|data_readRegB[12]~418_combout ;
wire \my_regfile|data_readRegB[12]~420_combout ;
wire \my_regfile|data_readRegB[12]~421_combout ;
wire \my_regfile|data_readRegB[12]~422_combout ;
wire \my_regfile|data_readRegB[12]~424_combout ;
wire \my_regfile|data_readRegB[12]~423_combout ;
wire \my_regfile|data_readRegB[12]~425_combout ;
wire \my_regfile|data_readRegB[12]~414_combout ;
wire \my_regfile|data_readRegB[12]~413_combout ;
wire \my_regfile|data_readRegB[12]~415_combout ;
wire \my_regfile|data_readRegB[12]~412_combout ;
wire \my_regfile|data_readRegB[12]~416_combout ;
wire \my_regfile|data_readRegB[12]~406_combout ;
wire \my_regfile|data_readRegB[12]~408_combout ;
wire \my_regfile|data_readRegB[12]~407_combout ;
wire \my_regfile|data_readRegB[12]~409_combout ;
wire \my_regfile|data_readRegB[12]~410_combout ;
wire \my_regfile|data_readRegB[12]~411_combout ;
wire \my_regfile|data_readRegB[12]~417_combout ;
wire \my_regfile|data_readRegB[12]~426_combout ;
wire \my_processor|dataB[12]~19_combout ;
wire \my_processor|ALUOper|Add0~23 ;
wire \my_processor|ALUOper|Add0~25 ;
wire \my_processor|ALUOper|Add0~26_combout ;
wire \my_processor|ALUOper|Add1~23 ;
wire \my_processor|ALUOper|Add1~25 ;
wire \my_processor|ALUOper|Add1~26_combout ;
wire \my_regfile|data_readRegA[28]~89_combout ;
wire \my_regfile|data_readRegA[28]~88_combout ;
wire \my_regfile|data_readRegA[28]~90_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~83_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~84_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~86_combout ;
wire \my_regfile|data_readRegA[28]~85_combout ;
wire \my_regfile|data_readRegA[28]~87_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~71_combout ;
wire \my_regfile|data_readRegA[28]~76_combout ;
wire \my_regfile|data_readRegA[28]~74_combout ;
wire \my_regfile|data_readRegA[28]~75_combout ;
wire \my_regfile|data_readRegA[28]~73_combout ;
wire \my_regfile|data_readRegA[28]~77_combout ;
wire \my_regfile|data_readRegA[28]~79_combout ;
wire \my_regfile|data_readRegA[28]~80_combout ;
wire \my_regfile|data_readRegA[28]~78_combout ;
wire \my_regfile|data_readRegA[28]~81_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegA[28]~72_combout ;
wire \my_regfile|data_readRegA[28]~82_combout ;
wire \my_processor|data[28]~62_combout ;
wire \my_processor|data_writeReg[29]~77_combout ;
wire \my_processor|dataA[29]~84_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~63_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~60_combout ;
wire \my_regfile|data_readRegB[29]~62_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~61_combout ;
wire \my_regfile|data_readRegB[29]~64_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~53_combout ;
wire \my_regfile|data_readRegB[29]~48_combout ;
wire \my_regfile|data_readRegB[29]~50_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~49_combout ;
wire \my_regfile|data_readRegB[29]~51_combout ;
wire \my_regfile|data_readRegB[29]~52_combout ;
wire \my_regfile|data_readRegB[29]~55_combout ;
wire \my_regfile|data_readRegB[29]~56_combout ;
wire \my_regfile|data_readRegB[29]~57_combout ;
wire \my_regfile|data_readRegB[29]~54_combout ;
wire \my_regfile|data_readRegB[29]~58_combout ;
wire \my_regfile|data_readRegB[29]~59_combout ;
wire \my_regfile|data_readRegB[29]~66_combout ;
wire \my_regfile|data_readRegB[29]~65_combout ;
wire \my_regfile|data_readRegB[29]~67_combout ;
wire \my_regfile|data_readRegB[29]~68_combout ;
wire \my_processor|dataA[29]~46_combout ;
wire \my_processor|dataB[29]~2_combout ;
wire \my_processor|dataB[28]~3_combout ;
wire \my_processor|ALUOper|Add0~55 ;
wire \my_processor|ALUOper|Add0~57 ;
wire \my_processor|ALUOper|Add0~58_combout ;
wire \my_processor|data_writeReg[29]~80_combout ;
wire \my_regfile|data_readRegB[24]~172_combout ;
wire \my_regfile|data_readRegB[24]~171_combout ;
wire \my_regfile|data_readRegB[24]~173_combout ;
wire \my_regfile|data_readRegB[24]~169_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~167_combout ;
wire \my_regfile|data_readRegB[24]~166_combout ;
wire \my_regfile|data_readRegB[24]~168_combout ;
wire \my_regfile|data_readRegB[24]~170_combout ;
wire \my_regfile|data_readRegB[24]~158_combout ;
wire \my_regfile|data_readRegB[24]~156_combout ;
wire \my_regfile|data_readRegB[24]~154_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~155_combout ;
wire \my_regfile|data_readRegB[24]~157_combout ;
wire \my_regfile|data_readRegB[24]~159_combout ;
wire \my_regfile|data_readRegB[24]~161_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~162_combout ;
wire \my_regfile|data_readRegB[24]~160_combout ;
wire \my_regfile|data_readRegB[24]~163_combout ;
wire \my_regfile|data_readRegB[24]~164_combout ;
wire \my_regfile|data_readRegB[24]~165_combout ;
wire \my_regfile|data_readRegB[24]~174_combout ;
wire \my_processor|dataB[24]~7_combout ;
wire \my_processor|dataB[22]~9_combout ;
wire \my_processor|data_writeReg[22]~150_combout ;
wire \my_processor|ALUOper|Add1~43 ;
wire \my_processor|ALUOper|Add1~44_combout ;
wire \my_processor|ALUOper|ShiftLeft0~14_combout ;
wire \my_processor|ALUOper|ShiftLeft0~53_combout ;
wire \my_processor|ALUOper|ShiftLeft0~54_combout ;
wire \my_processor|ALUOper|ShiftLeft0~55_combout ;
wire \my_processor|ALUOper|ShiftLeft0~40_combout ;
wire \my_processor|ALUOper|ShiftLeft0~27_combout ;
wire \my_processor|ALUOper|ShiftLeft0~41_combout ;
wire \my_processor|ALUOper|ShiftLeft0~39_combout ;
wire \my_processor|ALUOper|ShiftLeft0~42_combout ;
wire \my_processor|data_writeReg[22]~148_combout ;
wire \my_processor|ALUOper|ShiftLeft0~36_combout ;
wire \my_processor|ALUOper|ShiftLeft0~101_combout ;
wire \my_processor|data_writeReg[22]~149_combout ;
wire \my_processor|data_writeReg[22]~151_combout ;
wire \my_regfile|data_readRegA[22]~213_combout ;
wire \my_regfile|data_readRegA[22]~211_combout ;
wire \my_regfile|data_readRegA[22]~212_combout ;
wire \my_regfile|data_readRegA[22]~210_combout ;
wire \my_regfile|data_readRegA[22]~214_combout ;
wire \my_regfile|data_readRegA[22]~216_combout ;
wire \my_regfile|data_readRegA[22]~215_combout ;
wire \my_regfile|data_readRegA[22]~217_combout ;
wire \my_regfile|data_readRegA[22]~208_combout ;
wire \my_regfile|data_readRegA[22]~207_combout ;
wire \my_regfile|data_readRegA[22]~205_combout ;
wire \my_regfile|data_readRegA[22]~206_combout ;
wire \my_regfile|data_readRegA[22]~209_combout ;
wire \my_regfile|data_readRegA[22]~202_combout ;
wire \my_regfile|data_readRegA[22]~203_combout ;
wire \my_regfile|data_readRegA[22]~200_combout ;
wire \my_regfile|data_readRegA[22]~198_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[22]~feeder_combout ;
wire \my_regfile|data_readRegA[22]~199_combout ;
wire \my_regfile|data_readRegA[22]~201_combout ;
wire \my_regfile|data_readRegA[22]~204_combout ;
wire \my_regfile|data_readRegA[22]~218_combout ;
wire \my_processor|data[22]~56_combout ;
wire \my_regfile|data_readRegA[23]~177_combout ;
wire \my_regfile|data_readRegA[23]~178_combout ;
wire \my_regfile|data_readRegA[23]~182_combout ;
wire \my_regfile|data_readRegA[23]~180_combout ;
wire \my_regfile|data_readRegA[23]~179_combout ;
wire \my_regfile|data_readRegA[23]~181_combout ;
wire \my_regfile|data_readRegA[23]~183_combout ;
wire \my_regfile|data_readRegA[23]~186_combout ;
wire \my_regfile|data_readRegA[23]~185_combout ;
wire \my_regfile|data_readRegA[23]~184_combout ;
wire \my_regfile|data_readRegA[23]~187_combout ;
wire \my_regfile|data_readRegA[23]~188_combout ;
wire \my_regfile|data_readRegA[23]~195_combout ;
wire \my_regfile|data_readRegA[23]~194_combout ;
wire \my_regfile|data_readRegA[23]~196_combout ;
wire \my_processor|data[23]~57_combout ;
wire \my_processor|ALUOper|Add0~31 ;
wire \my_processor|ALUOper|Add0~33 ;
wire \my_processor|ALUOper|Add0~35 ;
wire \my_processor|ALUOper|Add0~37 ;
wire \my_processor|ALUOper|Add0~39 ;
wire \my_processor|ALUOper|Add0~41 ;
wire \my_processor|ALUOper|Add0~43 ;
wire \my_processor|ALUOper|Add0~44_combout ;
wire \my_processor|data_writeReg[19]~143_combout ;
wire \my_processor|data_writeReg[19]~144_combout ;
wire \my_processor|data_writeReg[19]~319_combout ;
wire \my_processor|data_writeReg[22]~152_combout ;
wire \my_processor|data_writeReg[22]~153_combout ;
wire \my_processor|data_writeReg[22]~154_combout ;
wire \my_regfile|data_readRegB[22]~214_combout ;
wire \my_regfile|data_readRegB[22]~213_combout ;
wire \my_regfile|data_readRegB[22]~215_combout ;
wire \my_regfile|data_readRegB[22]~202_combout ;
wire \my_regfile|data_readRegB[22]~203_combout ;
wire \my_regfile|data_readRegB[22]~205_combout ;
wire \my_regfile|data_readRegB[22]~204_combout ;
wire \my_regfile|data_readRegB[22]~206_combout ;
wire \my_regfile|data_readRegB[22]~200_combout ;
wire \my_regfile|data_readRegB[22]~198_combout ;
wire \my_regfile|data_readRegB[22]~197_combout ;
wire \my_regfile|data_readRegB[22]~196_combout ;
wire \my_regfile|data_readRegB[22]~199_combout ;
wire \my_regfile|data_readRegB[22]~201_combout ;
wire \my_regfile|data_readRegB[22]~207_combout ;
wire \my_regfile|data_readRegB[22]~209_combout ;
wire \my_regfile|data_readRegB[22]~208_combout ;
wire \my_regfile|data_readRegB[22]~210_combout ;
wire \my_regfile|data_readRegB[22]~211_combout ;
wire \my_regfile|data_readRegB[22]~212_combout ;
wire \my_regfile|data_readRegB[22]~216_combout ;
wire \my_processor|dataA[22]~91_combout ;
wire \my_processor|dataA[22]~53_combout ;
wire \my_processor|ALUOper|Add1~45 ;
wire \my_processor|ALUOper|Add1~47 ;
wire \my_processor|ALUOper|Add1~49 ;
wire \my_processor|ALUOper|Add1~51 ;
wire \my_processor|ALUOper|Add1~53 ;
wire \my_processor|ALUOper|Add1~55 ;
wire \my_processor|ALUOper|Add1~57 ;
wire \my_processor|ALUOper|Add1~58_combout ;
wire \my_processor|data_writeReg[2]~82_combout ;
wire \my_processor|ALUOper|ShiftLeft0~8_combout ;
wire \my_processor|ALUOper|ShiftLeft0~74_combout ;
wire \my_processor|ALUOper|ShiftLeft0~72_combout ;
wire \my_processor|ALUOper|ShiftLeft0~75_combout ;
wire \my_processor|ALUOper|ShiftLeft0~70_combout ;
wire \my_processor|ALUOper|ShiftLeft0~10_combout ;
wire \my_processor|data_writeReg[29]~83_combout ;
wire \my_processor|data_writeReg[29]~84_combout ;
wire \my_processor|ALUOper|ShiftLeft0~60_combout ;
wire \my_processor|ALUOper|ShiftLeft0~64_combout ;
wire \my_processor|ALUOper|ShiftLeft0~65_combout ;
wire \my_processor|ALUOper|ShiftLeft0~66_combout ;
wire \my_processor|data_writeReg[29]~85_combout ;
wire \my_processor|ALUOper|ShiftRight0~5_combout ;
wire \my_processor|ALUOper|ShiftRight0~97_combout ;
wire \my_processor|ALUOper|ShiftRight0~6_combout ;
wire \my_processor|data_writeReg[29]~86_combout ;
wire \my_processor|data_writeReg[29]~88_combout ;
wire \my_processor|data_writeReg[29]~89_combout ;
wire \my_processor|data_writeReg[29]~90_combout ;
wire \my_processor|data_writeReg[29]~91_combout ;
wire \my_regfile|data_readRegA[29]~60_combout ;
wire \my_regfile|data_readRegA[29]~57_combout ;
wire \my_regfile|data_readRegA[29]~59_combout ;
wire \my_regfile|data_readRegA[29]~58_combout ;
wire \my_regfile|data_readRegA[29]~61_combout ;
wire \my_regfile|data_readRegA[29]~65_combout ;
wire \my_regfile|data_readRegA[29]~62_combout ;
wire \my_regfile|data_readRegA[29]~64_combout ;
wire \my_regfile|data_readRegA[29]~63_combout ;
wire \my_regfile|data_readRegA[29]~66_combout ;
wire \my_regfile|data_readRegA[29]~68_combout ;
wire \my_regfile|data_readRegA[29]~67_combout ;
wire \my_regfile|data_readRegA[29]~69_combout ;
wire \my_regfile|data_readRegA[29]~55_combout ;
wire \my_regfile|data_readRegA[29]~54_combout ;
wire \my_regfile|data_readRegA[29]~51_combout ;
wire \my_regfile|data_readRegA[29]~50_combout ;
wire \my_regfile|data_readRegA[29]~52_combout ;
wire \my_regfile|data_readRegA[29]~53_combout ;
wire \my_regfile|data_readRegA[29]~56_combout ;
wire \my_regfile|data_readRegA[29]~70_combout ;
wire \my_processor|data[29]~63_combout ;
wire \my_processor|data_writeReg[28]~96_combout ;
wire \my_processor|ALUOper|Add1~56_combout ;
wire \my_processor|ALUOper|ShiftRight0~8_combout ;
wire \my_processor|ALUOper|ShiftRight0~7_combout ;
wire \my_processor|ALUOper|ShiftRight0~9_combout ;
wire \my_processor|ALUOper|ShiftRight0~10_combout ;
wire \my_processor|ALUOper|ShiftLeft0~68_combout ;
wire \my_processor|ALUOper|ShiftLeft0~83_combout ;
wire \my_processor|ALUOper|ShiftLeft0~48_combout ;
wire \my_processor|ALUOper|ShiftLeft0~45_combout ;
wire \my_processor|data_writeReg[28]~92_combout ;
wire \my_processor|data_writeReg[28]~93_combout ;
wire \my_processor|ALUOper|ShiftLeft0~76_combout ;
wire \my_processor|ALUOper|ShiftLeft0~77_combout ;
wire \my_processor|ALUOper|ShiftLeft0~78_combout ;
wire \my_processor|ALUOper|ShiftLeft0~82_combout ;
wire \my_processor|data_writeReg[28]~94_combout ;
wire \my_processor|data_writeReg[28]~95_combout ;
wire \my_processor|data_writeReg[28]~97_combout ;
wire \my_processor|ALUOper|Add0~56_combout ;
wire \my_processor|data_writeReg[28]~98_combout ;
wire \my_processor|data_writeReg[28]~99_combout ;
wire \my_regfile|data_readRegB[28]~87_combout ;
wire \my_regfile|data_readRegB[28]~88_combout ;
wire \my_regfile|data_readRegB[28]~89_combout ;
wire \my_regfile|data_readRegB[28]~70_combout ;
wire \my_regfile|data_readRegB[28]~69_combout ;
wire \my_regfile|data_readRegB[28]~71_combout ;
wire \my_regfile|data_readRegB[28]~72_combout ;
wire \my_regfile|data_readRegB[28]~74_combout ;
wire \my_regfile|data_readRegB[28]~73_combout ;
wire \my_regfile|data_readRegB[28]~75_combout ;
wire \my_regfile|data_readRegB[28]~76_combout ;
wire \my_regfile|data_readRegB[28]~80_combout ;
wire \my_regfile|data_readRegB[28]~77_combout ;
wire \my_regfile|data_readRegB[28]~79_combout ;
wire \my_regfile|data_readRegB[28]~78_combout ;
wire \my_regfile|data_readRegB[28]~81_combout ;
wire \my_regfile|data_readRegB[28]~82_combout ;
wire \my_regfile|data_readRegB[28]~83_combout ;
wire \my_regfile|data_readRegB[28]~84_combout ;
wire \my_regfile|data_readRegB[28]~85_combout ;
wire \my_regfile|data_readRegB[28]~86_combout ;
wire \my_regfile|data_readRegB[28]~90_combout ;
wire \my_regfile|data_readRegA[28]~91_combout ;
wire \my_processor|dataA[28]~85_combout ;
wire \my_processor|dataA[28]~47_combout ;
wire \my_processor|ALUOper|ShiftRight0~15_combout ;
wire \my_processor|ALUOper|ShiftRight0~19_combout ;
wire \my_processor|ALUOper|ShiftRight0~20_combout ;
wire \my_processor|ALUOper|ShiftRight0~35_combout ;
wire \my_processor|ALUOper|ShiftRight0~36_combout ;
wire \my_processor|ALUOper|ShiftRight0~37_combout ;
wire \my_processor|data_writeReg[9]~197_combout ;
wire \my_processor|data_writeReg[9]~198_combout ;
wire \my_processor|data_writeReg[9]~320_combout ;
wire \my_processor|data_writeReg[13]~211_combout ;
wire \my_processor|ALUOper|ShiftRight0~54_combout ;
wire \my_processor|ALUOper|ShiftRight0~64_combout ;
wire \my_processor|ALUOper|ShiftRight0~67_combout ;
wire \my_processor|ALUOper|ShiftRight0~68_combout ;
wire \my_processor|ALUOper|ShiftRight0~69_combout ;
wire \my_processor|data_writeReg[13]~212_combout ;
wire \my_processor|data_writeReg[13]~213_combout ;
wire \my_processor|data_writeReg[13]~214_combout ;
wire \my_processor|data_writeReg[13]~215_combout ;
wire \my_processor|data_writeReg[13]~216_combout ;
wire \my_regfile|data_readRegB[13]~403_combout ;
wire \my_regfile|data_readRegB[13]~402_combout ;
wire \my_regfile|data_readRegB[13]~404_combout ;
wire \my_regfile|data_readRegB[13]~400_combout ;
wire \my_regfile|data_readRegB[13]~398_combout ;
wire \my_regfile|data_readRegB[13]~397_combout ;
wire \my_regfile|data_readRegB[13]~399_combout ;
wire \my_regfile|data_readRegB[13]~401_combout ;
wire \my_regfile|data_readRegB[13]~389_combout ;
wire \my_regfile|data_readRegB[13]~385_combout ;
wire \my_regfile|data_readRegB[13]~387_combout ;
wire \my_regfile|data_readRegB[13]~386_combout ;
wire \my_regfile|data_readRegB[13]~388_combout ;
wire \my_regfile|data_readRegB[13]~392_combout ;
wire \my_regfile|data_readRegB[13]~393_combout ;
wire \my_regfile|data_readRegB[13]~391_combout ;
wire \my_regfile|data_readRegB[13]~394_combout ;
wire \my_regfile|data_readRegB[13]~395_combout ;
wire \my_regfile|data_readRegB[13]~390_combout ;
wire \my_regfile|data_readRegB[13]~396_combout ;
wire \my_regfile|data_readRegB[13]~405_combout ;
wire \my_regfile|data_readRegA[13]~407_combout ;
wire \my_processor|dataA[13]~99_combout ;
wire \my_processor|dataA[13]~63_combout ;
wire \my_processor|ALUOper|ShiftLeft0~28_combout ;
wire \my_processor|ALUOper|ShiftLeft0~84_combout ;
wire \my_processor|ALUOper|ShiftLeft0~86_combout ;
wire \my_processor|data_writeReg[20]~162_combout ;
wire \my_processor|ALUOper|ShiftRight0~39_combout ;
wire \my_processor|ALUOper|ShiftRight0~40_combout ;
wire \my_processor|ALUOper|ShiftRight0~41_combout ;
wire \my_processor|ALUOper|ShiftRight0~24_combout ;
wire \my_processor|ALUOper|ShiftRight0~42_combout ;
wire \my_processor|ALUOper|ShiftRight0~43_combout ;
wire \my_processor|ALUOper|ShiftLeft0~103_combout ;
wire \my_processor|data_writeReg[20]~163_combout ;
wire \my_processor|data_writeReg[20]~165_combout ;
wire \my_processor|ALUOper|Add0~40_combout ;
wire \my_processor|data[20]~54_combout ;
wire \my_regfile|data_readRegA[21]~231_combout ;
wire \my_regfile|data_readRegA[21]~233_combout ;
wire \my_regfile|data_readRegA[21]~234_combout ;
wire \my_regfile|data_readRegA[21]~232_combout ;
wire \my_regfile|data_readRegA[21]~235_combout ;
wire \my_regfile|data_readRegA[21]~226_combout ;
wire \my_regfile|data_readRegA[21]~227_combout ;
wire \my_regfile|data_readRegA[21]~228_combout ;
wire \my_regfile|data_readRegA[21]~229_combout ;
wire \my_regfile|data_readRegA[21]~220_combout ;
wire \my_regfile|data_readRegA[21]~221_combout ;
wire \my_regfile|data_readRegA[21]~224_combout ;
wire \my_regfile|data_readRegA[21]~223_combout ;
wire \my_regfile|data_readRegA[21]~222_combout ;
wire \my_regfile|data_readRegA[21]~225_combout ;
wire \my_regfile|data_readRegA[21]~219_combout ;
wire \my_regfile|data_readRegA[21]~230_combout ;
wire \my_processor|data[21]~55_combout ;
wire \my_processor|data_writeReg[20]~166_combout ;
wire \my_processor|data_writeReg[20]~167_combout ;
wire \my_processor|data_writeReg[20]~168_combout ;
wire \my_regfile|data_readRegA[20]~258_combout ;
wire \my_regfile|data_readRegA[20]~257_combout ;
wire \my_regfile|data_readRegA[20]~259_combout ;
wire \my_regfile|data_readRegA[20]~247_combout ;
wire \my_regfile|data_readRegA[20]~249_combout ;
wire \my_regfile|data_readRegA[20]~250_combout ;
wire \my_regfile|data_readRegA[20]~248_combout ;
wire \my_regfile|data_readRegA[20]~251_combout ;
wire \my_regfile|data_readRegA[20]~252_combout ;
wire \my_regfile|data_readRegA[20]~253_combout ;
wire \my_regfile|data_readRegA[20]~255_combout ;
wire \my_regfile|data_readRegA[20]~254_combout ;
wire \my_regfile|data_readRegA[20]~256_combout ;
wire \my_regfile|data_readRegA[20]~242_combout ;
wire \my_regfile|data_readRegA[20]~240_combout ;
wire \my_regfile|data_readRegA[20]~241_combout ;
wire \my_regfile|data_readRegA[20]~243_combout ;
wire \my_regfile|data_readRegA[20]~244_combout ;
wire \my_regfile|data_readRegA[20]~245_combout ;
wire \my_regfile|data_readRegA[20]~246_combout ;
wire \my_regfile|data_readRegA[20]~260_combout ;
wire \my_processor|dataA[20]~93_combout ;
wire \my_processor|dataA[20]~55_combout ;
wire \my_processor|ALUOper|Add1~41 ;
wire \my_processor|ALUOper|Add1~42_combout ;
wire \my_processor|ALUOper|ShiftRight0~38_combout ;
wire \my_processor|data_writeReg[21]~155_combout ;
wire \my_processor|data_writeReg[21]~156_combout ;
wire \my_processor|data_writeReg[21]~157_combout ;
wire \my_processor|data_writeReg[21]~158_combout ;
wire \my_processor|ALUOper|Add0~42_combout ;
wire \my_processor|data_writeReg[21]~159_combout ;
wire \my_processor|data_writeReg[21]~160_combout ;
wire \my_processor|data_writeReg[21]~161_combout ;
wire \my_regfile|data_readRegA[21]~237_combout ;
wire \my_regfile|data_readRegA[21]~236_combout ;
wire \my_regfile|data_readRegA[21]~238_combout ;
wire \my_regfile|data_readRegA[21]~239_combout ;
wire \my_processor|dataA[21]~92_combout ;
wire \my_processor|dataA[21]~54_combout ;
wire \my_processor|ALUOper|ShiftLeft0~15_combout ;
wire \my_processor|ALUOper|ShiftLeft0~16_combout ;
wire \my_processor|ALUOper|ShiftLeft0~17_combout ;
wire \my_processor|data_writeReg[23]~139_combout ;
wire \my_processor|ALUOper|ShiftLeft0~29_combout ;
wire \my_processor|ALUOper|ShiftLeft0~30_combout ;
wire \my_processor|ALUOper|ShiftRight0~11_combout ;
wire \my_processor|ALUOper|ShiftRight0~12_combout ;
wire \my_processor|ALUOper|ShiftRight0~29_combout ;
wire \my_processor|ALUOper|ShiftRight0~30_combout ;
wire \my_processor|data_writeReg[23]~140_combout ;
wire \my_processor|ALUOper|Add1~46_combout ;
wire \my_processor|data_writeReg[23]~141_combout ;
wire \my_processor|data_writeReg[23]~142_combout ;
wire \my_processor|ALUOper|Add0~45 ;
wire \my_processor|ALUOper|Add0~46_combout ;
wire \my_processor|data_writeReg[23]~145_combout ;
wire \my_processor|data_writeReg[23]~146_combout ;
wire \my_processor|data_writeReg[23]~147_combout ;
wire \my_regfile|data_readRegA[23]~189_combout ;
wire \my_regfile|data_readRegA[23]~191_combout ;
wire \my_regfile|data_readRegA[23]~192_combout ;
wire \my_regfile|data_readRegA[23]~190_combout ;
wire \my_regfile|data_readRegA[23]~193_combout ;
wire \my_regfile|data_readRegA[23]~197_combout ;
wire \my_processor|dataA[23]~90_combout ;
wire \my_processor|dataA[23]~52_combout ;
wire \my_processor|ALUOper|ShiftLeft0~67_combout ;
wire \my_processor|ALUOper|ShiftLeft0~69_combout ;
wire \my_processor|ALUOper|ShiftLeft0~94_combout ;
wire \my_processor|data_writeReg[25]~121_combout ;
wire \my_processor|data_writeReg[25]~122_combout ;
wire \my_processor|data_writeReg[2]~106_combout ;
wire \my_processor|ALUOper|Add1~50_combout ;
wire \my_processor|ALUOper|ShiftRight0~4_combout ;
wire \my_processor|ALUOper|ShiftRight0~21_combout ;
wire \my_processor|ALUOper|ShiftRight0~22_combout ;
wire \my_processor|data_writeReg[25]~123_combout ;
wire \my_processor|data_writeReg[25]~124_combout ;
wire \my_processor|ALUOper|Add0~47 ;
wire \my_processor|ALUOper|Add0~49 ;
wire \my_processor|ALUOper|Add0~50_combout ;
wire \my_processor|data_writeReg[25]~125_combout ;
wire \my_processor|data_writeReg[25]~126_combout ;
wire \my_processor|data_writeReg[25]~127_combout ;
wire \my_processor|data_writeReg[25]~128_combout ;
wire \my_regfile|data_readRegB[25]~135_combout ;
wire \my_regfile|data_readRegB[25]~134_combout ;
wire \my_regfile|data_readRegB[25]~133_combout ;
wire \my_regfile|data_readRegB[25]~136_combout ;
wire \my_regfile|data_readRegB[25]~138_combout ;
wire \my_regfile|data_readRegB[25]~137_combout ;
wire \my_regfile|data_readRegB[25]~139_combout ;
wire \my_regfile|data_readRegB[25]~146_combout ;
wire \my_regfile|data_readRegB[25]~145_combout ;
wire \my_regfile|data_readRegB[25]~147_combout ;
wire \my_regfile|data_readRegB[25]~148_combout ;
wire \my_regfile|data_readRegB[25]~149_combout ;
wire \my_regfile|data_readRegB[25]~140_combout ;
wire \my_regfile|data_readRegB[25]~141_combout ;
wire \my_regfile|data_readRegB[25]~142_combout ;
wire \my_regfile|data_readRegB[25]~143_combout ;
wire \my_regfile|data_readRegB[25]~144_combout ;
wire \my_regfile|data_readRegB[25]~151_combout ;
wire \my_regfile|data_readRegB[25]~150_combout ;
wire \my_regfile|data_readRegB[25]~152_combout ;
wire \my_regfile|data_readRegB[25]~153_combout ;
wire \my_processor|dataB[25]~6_combout ;
wire \my_processor|ALUOper|Add0~51 ;
wire \my_processor|ALUOper|Add0~53 ;
wire \my_processor|ALUOper|Add0~54_combout ;
wire \my_processor|ALUOper|ShiftLeft0~7_combout ;
wire \my_processor|ALUOper|ShiftLeft0~9_combout ;
wire \my_processor|ALUOper|ShiftLeft0~87_combout ;
wire \my_processor|data_writeReg[27]~103_combout ;
wire \my_processor|ALUOper|ShiftLeft0~90_combout ;
wire \my_processor|data_writeReg[27]~104_combout ;
wire \my_processor|ALUOper|ShiftRight0~13_combout ;
wire \my_processor|ALUOper|Add1~54_combout ;
wire \my_processor|data_writeReg[27]~107_combout ;
wire \my_processor|data_writeReg[27]~108_combout ;
wire \my_processor|data_writeReg[27]~109_combout ;
wire \my_processor|data_writeReg[27]~110_combout ;
wire \my_processor|data_writeReg[27]~111_combout ;
wire \my_processor|data_writeReg[27]~112_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~107_combout ;
wire \my_regfile|data_readRegA[27]~104_combout ;
wire \my_regfile|data_readRegA[27]~105_combout ;
wire \my_regfile|data_readRegA[27]~106_combout ;
wire \my_regfile|data_readRegA[27]~108_combout ;
wire \my_processor|data[27]~61_combout ;
wire \my_processor|data_writeReg[26]~117_combout ;
wire \my_processor|ALUOper|Add0~52_combout ;
wire \my_processor|ALUOper|ShiftRight0~16_combout ;
wire \my_processor|ALUOper|ShiftRight0~14_combout ;
wire \my_processor|ALUOper|ShiftRight0~17_combout ;
wire \my_processor|ALUOper|ShiftRight0~18_combout ;
wire \my_processor|ALUOper|Add1~52_combout ;
wire \my_processor|ALUOper|ShiftLeft0~47_combout ;
wire \my_processor|ALUOper|ShiftLeft0~49_combout ;
wire \my_processor|data_writeReg[26]~113_combout ;
wire \my_processor|ALUOper|ShiftLeft0~92_combout ;
wire \my_processor|ALUOper|ShiftLeft0~93_combout ;
wire \my_processor|data_writeReg[26]~114_combout ;
wire \my_processor|data_writeReg[26]~115_combout ;
wire \my_processor|data_writeReg[26]~116_combout ;
wire \my_processor|data_writeReg[26]~118_combout ;
wire \my_processor|data_writeReg[26]~119_combout ;
wire \my_processor|data_writeReg[26]~120_combout ;
wire \my_regfile|data_readRegB[26]~126_combout ;
wire \my_regfile|data_readRegB[26]~124_combout ;
wire \my_regfile|data_readRegB[26]~127_combout ;
wire \my_regfile|data_readRegB[26]~125_combout ;
wire \my_regfile|data_readRegB[26]~128_combout ;
wire \my_regfile|data_readRegB[26]~129_combout ;
wire \my_regfile|data_readRegB[26]~130_combout ;
wire \my_regfile|data_readRegB[26]~131_combout ;
wire \my_regfile|data_readRegB[26]~116_combout ;
wire \my_regfile|data_readRegB[26]~113_combout ;
wire \my_regfile|data_readRegB[26]~112_combout ;
wire \my_regfile|data_readRegB[26]~114_combout ;
wire \my_regfile|data_readRegB[26]~115_combout ;
wire \my_regfile|data_readRegB[26]~117_combout ;
wire \my_regfile|data_readRegB[26]~118_combout ;
wire \my_regfile|data_readRegB[26]~122_combout ;
wire \my_regfile|data_readRegB[26]~119_combout ;
wire \my_regfile|data_readRegB[26]~121_combout ;
wire \my_regfile|data_readRegB[26]~120_combout ;
wire \my_regfile|data_readRegB[26]~123_combout ;
wire \my_regfile|data_readRegB[26]~132_combout ;
wire \my_regfile|data_readRegA[26]~133_combout ;
wire \my_processor|dataA[26]~87_combout ;
wire \my_processor|dataA[26]~49_combout ;
wire \my_processor|ALUOper|ShiftRight0~23_combout ;
wire \my_processor|ALUOper|ShiftRight0~27_combout ;
wire \my_processor|ALUOper|ShiftRight0~28_combout ;
wire \my_processor|ALUOper|ShiftRight0~45_combout ;
wire \my_processor|ALUOper|ShiftRight0~46_combout ;
wire \my_processor|ALUOper|ShiftRight0~47_combout ;
wire \my_processor|ALUOper|ShiftRight0~61_combout ;
wire \my_processor|ALUOper|ShiftRight0~62_combout ;
wire \my_processor|ALUOper|ShiftRight0~75_combout ;
wire \my_processor|data_writeReg[11]~223_combout ;
wire \my_processor|data_writeReg[11]~224_combout ;
wire \my_processor|data_writeReg[11]~225_combout ;
wire \my_processor|data_writeReg[11]~226_combout ;
wire \my_processor|data_writeReg[11]~227_combout ;
wire \my_processor|data_writeReg[11]~228_combout ;
wire \my_regfile|data_readRegB[11]~445_combout ;
wire \my_regfile|data_readRegB[11]~444_combout ;
wire \my_regfile|data_readRegB[11]~446_combout ;
wire \my_processor|dataA[11]~65_combout ;
wire \my_regfile|data_readRegA[11]~449_combout ;
wire \my_processor|dataA[11]~66_combout ;
wire \my_processor|getDmemAddr|Add0~21 ;
wire \my_processor|getDmemAddr|Add0~22_combout ;
wire \my_processor|address_dmem[11]~23_combout ;
wire \my_regfile|data_readRegA[9]~488_combout ;
wire \my_regfile|data_readRegA[9]~489_combout ;
wire \my_regfile|data_readRegA[9]~490_combout ;
wire \my_regfile|data_readRegA[9]~484_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegA[9]~486_combout ;
wire \my_regfile|data_readRegA[9]~483_combout ;
wire \my_regfile|data_readRegA[9]~485_combout ;
wire \my_regfile|data_readRegA[9]~487_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegA[9]~471_combout ;
wire \my_regfile|data_readRegA[9]~476_combout ;
wire \my_regfile|data_readRegA[9]~473_combout ;
wire \my_regfile|data_readRegA[9]~474_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegA[9]~475_combout ;
wire \my_regfile|data_readRegA[9]~477_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[9]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegA[9]~472_combout ;
wire \my_regfile|data_readRegA[9]~480_combout ;
wire \my_regfile|data_readRegA[9]~479_combout ;
wire \my_regfile|data_readRegA[9]~478_combout ;
wire \my_regfile|data_readRegA[9]~481_combout ;
wire \my_regfile|data_readRegA[9]~482_combout ;
wire \my_processor|data[9]~43_combout ;
wire \my_processor|ALUOper|Add0~18_combout ;
wire \my_processor|ALUOper|Add1~18_combout ;
wire \my_processor|ALUOper|ShiftRight0~55_combout ;
wire \my_processor|data_writeReg[9]~235_combout ;
wire \my_processor|ALUOper|ShiftRight0~81_combout ;
wire \my_processor|data_writeReg[9]~236_combout ;
wire \my_processor|data_writeReg[9]~237_combout ;
wire \my_processor|data_writeReg[9]~238_combout ;
wire \my_processor|data_writeReg[9]~239_combout ;
wire \my_processor|data_writeReg[9]~240_combout ;
wire \my_regfile|data_readRegB[9]~486_combout ;
wire \my_regfile|data_readRegB[9]~487_combout ;
wire \my_regfile|data_readRegB[9]~488_combout ;
wire \my_regfile|data_readRegB[9]~481_combout ;
wire \my_regfile|data_readRegB[9]~484_combout ;
wire \my_regfile|data_readRegB[9]~482_combout ;
wire \my_regfile|data_readRegB[9]~483_combout ;
wire \my_regfile|data_readRegB[9]~485_combout ;
wire \my_regfile|data_readRegB[9]~474_combout ;
wire \my_regfile|data_readRegB[9]~473_combout ;
wire \my_regfile|data_readRegB[9]~469_combout ;
wire \my_regfile|data_readRegB[9]~471_combout ;
wire \my_regfile|data_readRegB[9]~470_combout ;
wire \my_regfile|data_readRegB[9]~472_combout ;
wire \my_regfile|data_readRegB[9]~477_combout ;
wire \my_regfile|data_readRegB[9]~476_combout ;
wire \my_regfile|data_readRegB[9]~478_combout ;
wire \my_regfile|data_readRegB[9]~475_combout ;
wire \my_regfile|data_readRegB[9]~479_combout ;
wire \my_regfile|data_readRegB[9]~480_combout ;
wire \my_regfile|data_readRegB[9]~489_combout ;
wire \my_regfile|data_readRegA[9]~491_combout ;
wire \my_processor|dataA[9]~102_combout ;
wire \my_processor|dataA[9]~68_combout ;
wire \my_processor|getDmemAddr|Add0~18_combout ;
wire \my_processor|address_dmem[9]~21_combout ;
wire \my_processor|data_writeReg[12]~219_combout ;
wire \my_processor|data_writeReg[12]~217_combout ;
wire \my_processor|data_writeReg[12]~218_combout ;
wire \my_processor|ALUOper|Add1~24_combout ;
wire \my_processor|data_writeReg[12]~220_combout ;
wire \my_processor|ALUOper|Add0~24_combout ;
wire \my_processor|data_writeReg[12]~221_combout ;
wire \my_processor|data_writeReg[12]~222_combout ;
wire \my_regfile|data_readRegA[12]~425_combout ;
wire \my_regfile|data_readRegA[12]~426_combout ;
wire \my_regfile|data_readRegA[12]~427_combout ;
wire \my_regfile|data_readRegA[12]~428_combout ;
wire \my_processor|dataA[12]~100_combout ;
wire \my_processor|dataA[12]~64_combout ;
wire \my_processor|ALUOper|ShiftRight0~70_combout ;
wire \my_processor|ALUOper|ShiftRight0~73_combout ;
wire \my_processor|ALUOper|ShiftRight0~74_combout ;
wire \my_processor|ALUOper|ShiftRight0~82_combout ;
wire \my_processor|ALUOper|ShiftRight0~85_combout ;
wire \my_processor|ALUOper|ShiftRight0~86_combout ;
wire \my_processor|ALUOper|ShiftRight0~63_combout ;
wire \my_processor|data_writeReg[7]~250_combout ;
wire \my_processor|data_writeReg[7]~251_combout ;
wire \my_processor|ALUOper|Add0~14_combout ;
wire \my_regfile|data_readRegA[6]~550_combout ;
wire \my_regfile|data_readRegA[6]~549_combout ;
wire \my_regfile|data_readRegA[6]~551_combout ;
wire \my_regfile|data_readRegA[6]~547_combout ;
wire \my_regfile|data_readRegA[6]~544_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~545_combout ;
wire \my_regfile|data_readRegA[6]~546_combout ;
wire \my_regfile|data_readRegA[6]~548_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~533_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~532_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~536_combout ;
wire \my_regfile|data_readRegA[6]~534_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~535_combout ;
wire \my_regfile|data_readRegA[6]~537_combout ;
wire \my_regfile|data_readRegA[6]~538_combout ;
wire \my_regfile|data_readRegA[6]~541_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegA[6]~539_combout ;
wire \my_regfile|data_readRegA[6]~540_combout ;
wire \my_regfile|data_readRegA[6]~542_combout ;
wire \my_regfile|data_readRegA[6]~543_combout ;
wire \my_processor|data[6]~42_combout ;
wire \my_regfile|data_readRegA[7]~512_combout ;
wire \my_regfile|data_readRegA[7]~513_combout ;
wire \my_regfile|data_readRegA[7]~519_combout ;
wire \my_regfile|data_readRegA[7]~520_combout ;
wire \my_regfile|data_readRegA[7]~521_combout ;
wire \my_regfile|data_readRegA[7]~522_combout ;
wire \my_regfile|data_readRegA[7]~516_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegA[7]~515_combout ;
wire \my_regfile|data_readRegA[7]~514_combout ;
wire \my_regfile|data_readRegA[7]~517_combout ;
wire \my_regfile|data_readRegA[7]~518_combout ;
wire \my_regfile|data_readRegA[7]~523_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegA[7]~524_combout ;
wire \my_regfile|data_readRegA[7]~526_combout ;
wire \my_regfile|data_readRegA[7]~525_combout ;
wire \my_regfile|data_readRegA[7]~527_combout ;
wire \my_regfile|data_readRegA[7]~528_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegA[7]~530_combout ;
wire \my_regfile|data_readRegA[7]~529_combout ;
wire \my_regfile|data_readRegA[7]~531_combout ;
wire \my_processor|data[7]~66_combout ;
wire \my_processor|data_writeReg[4]~252_combout ;
wire \my_processor|data_writeReg[7]~253_combout ;
wire \my_processor|data_writeReg[7]~254_combout ;
wire \my_processor|data_writeReg[7]~255_combout ;
wire \my_regfile|data_readRegB[7]~529_combout ;
wire \my_regfile|data_readRegB[7]~528_combout ;
wire \my_regfile|data_readRegB[7]~530_combout ;
wire \my_regfile|data_readRegB[7]~526_combout ;
wire \my_regfile|data_readRegB[7]~523_combout ;
wire \my_regfile|data_readRegB[7]~524_combout ;
wire \my_regfile|data_readRegB[7]~525_combout ;
wire \my_regfile|data_readRegB[7]~527_combout ;
wire \my_regfile|data_readRegB[7]~516_combout ;
wire \my_regfile|data_readRegB[7]~518_combout ;
wire \my_regfile|data_readRegB[7]~520_combout ;
wire \my_regfile|data_readRegB[7]~517_combout ;
wire \my_regfile|data_readRegB[7]~519_combout ;
wire \my_regfile|data_readRegB[7]~521_combout ;
wire \my_regfile|data_readRegB[7]~515_combout ;
wire \my_regfile|data_readRegB[7]~513_combout ;
wire \my_regfile|data_readRegB[7]~511_combout ;
wire \my_regfile|data_readRegB[7]~512_combout ;
wire \my_regfile|data_readRegB[7]~514_combout ;
wire \my_regfile|data_readRegB[7]~522_combout ;
wire \my_regfile|data_readRegB[7]~531_combout ;
wire \my_processor|dataA[7]~104_combout ;
wire \my_processor|dataA[7]~105_combout ;
wire \my_processor|getDmemAddr|Add0~14_combout ;
wire \my_processor|address_dmem[7]~19_combout ;
wire \my_processor|ALUOper|Add0~48_combout ;
wire \my_processor|data_writeReg[24]~133_combout ;
wire \my_processor|ALUOper|ShiftLeft0~97_combout ;
wire \my_processor|data_writeReg[24]~129_combout ;
wire \my_processor|ALUOper|ShiftLeft0~98_combout ;
wire \my_processor|ALUOper|ShiftLeft0~99_combout ;
wire \my_processor|data_writeReg[24]~130_combout ;
wire \my_processor|ALUOper|ShiftRight0~25_combout ;
wire \my_processor|ALUOper|ShiftRight0~26_combout ;
wire \my_processor|ALUOper|Add1~48_combout ;
wire \my_processor|data_writeReg[24]~131_combout ;
wire \my_processor|data_writeReg[24]~132_combout ;
wire \my_processor|data_writeReg[24]~134_combout ;
wire \my_processor|data_writeReg[24]~135_combout ;
wire \my_processor|data_writeReg[24]~136_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegA[24]~174_combout ;
wire \my_regfile|data_readRegA[24]~173_combout ;
wire \my_regfile|data_readRegA[24]~175_combout ;
wire \my_regfile|data_readRegA[24]~171_combout ;
wire \my_regfile|data_readRegA[24]~168_combout ;
wire \my_regfile|data_readRegA[24]~169_combout ;
wire \my_regfile|data_readRegA[24]~170_combout ;
wire \my_regfile|data_readRegA[24]~172_combout ;
wire \my_regfile|data_readRegA[24]~158_combout ;
wire \my_regfile|data_readRegA[24]~159_combout ;
wire \my_regfile|data_readRegA[24]~160_combout ;
wire \my_regfile|data_readRegA[24]~156_combout ;
wire \my_regfile|data_readRegA[24]~155_combout ;
wire \my_regfile|data_readRegA[24]~157_combout ;
wire \my_regfile|data_readRegA[24]~161_combout ;
wire \my_regfile|data_readRegA[24]~162_combout ;
wire \my_regfile|data_readRegA[24]~165_combout ;
wire \my_regfile|data_readRegA[24]~163_combout ;
wire \my_regfile|data_readRegA[24]~164_combout ;
wire \my_regfile|data_readRegA[24]~166_combout ;
wire \my_regfile|data_readRegA[24]~167_combout ;
wire \my_regfile|data_readRegA[24]~176_combout ;
wire \my_processor|dataA[24]~89_combout ;
wire \my_processor|dataA[24]~51_combout ;
wire \my_processor|ALUOper|ShiftRight0~31_combout ;
wire \my_processor|ALUOper|ShiftRight0~32_combout ;
wire \my_processor|ALUOper|ShiftRight0~33_combout ;
wire \my_processor|ALUOper|ShiftRight0~34_combout ;
wire \my_processor|ALUOper|ShiftRight0~77_combout ;
wire \my_processor|ALUOper|ShiftRight0~87_combout ;
wire \my_processor|ALUOper|ShiftRight0~88_combout ;
wire \my_processor|data_writeReg[6]~258_combout ;
wire \my_processor|ALUOper|ShiftRight0~65_combout ;
wire \my_processor|ALUOper|ShiftRight0~66_combout ;
wire \my_processor|data_writeReg[6]~259_combout ;
wire \my_processor|ALUOper|Add1~12_combout ;
wire \my_processor|data_writeReg[6]~256_combout ;
wire \my_processor|data_writeReg[6]~257_combout ;
wire \my_processor|ALUOper|Add0~12_combout ;
wire \my_processor|data_writeReg[6]~260_combout ;
wire \my_processor|data_writeReg[6]~261_combout ;
wire \my_processor|data_writeReg[6]~262_combout ;
wire \my_regfile|data_readRegB[6]~534_combout ;
wire \my_regfile|data_readRegB[6]~532_combout ;
wire \my_regfile|data_readRegB[6]~533_combout ;
wire \my_regfile|data_readRegB[6]~535_combout ;
wire \my_regfile|data_readRegB[6]~538_combout ;
wire \my_regfile|data_readRegB[6]~539_combout ;
wire \my_regfile|data_readRegB[6]~541_combout ;
wire \my_regfile|data_readRegB[6]~540_combout ;
wire \my_regfile|data_readRegB[6]~542_combout ;
wire \my_regfile|data_readRegB[6]~536_combout ;
wire \my_regfile|data_readRegB[6]~537_combout ;
wire \my_regfile|data_readRegB[6]~543_combout ;
wire \my_regfile|data_readRegB[6]~546_combout ;
wire \my_regfile|data_readRegB[6]~544_combout ;
wire \my_regfile|data_readRegB[6]~545_combout ;
wire \my_regfile|data_readRegB[6]~547_combout ;
wire \my_regfile|data_readRegB[6]~548_combout ;
wire \my_regfile|data_readRegB[6]~550_combout ;
wire \my_regfile|data_readRegB[6]~549_combout ;
wire \my_regfile|data_readRegB[6]~551_combout ;
wire \my_regfile|data_readRegB[6]~552_combout ;
wire \my_processor|dataA[6]~69_combout ;
wire \my_processor|dataA[6]~70_combout ;
wire \my_processor|getDmemAddr|Add0~12_combout ;
wire \my_processor|address_dmem[6]~18_combout ;
wire \my_processor|data_writeReg[10]~231_combout ;
wire \my_processor|ALUOper|Add1~20_combout ;
wire \my_processor|ALUOper|ShiftRight0~78_combout ;
wire \my_processor|data_writeReg[10]~229_combout ;
wire \my_processor|data_writeReg[10]~230_combout ;
wire \my_processor|data_writeReg[10]~232_combout ;
wire \my_processor|ALUOper|Add0~20_combout ;
wire \my_processor|data_writeReg[10]~233_combout ;
wire \my_processor|data_writeReg[10]~234_combout ;
wire \my_regfile|data_readRegB[10]~465_combout ;
wire \my_regfile|data_readRegB[10]~466_combout ;
wire \my_regfile|data_readRegB[10]~467_combout ;
wire \my_regfile|data_readRegB[10]~460_combout ;
wire \my_regfile|data_readRegB[10]~463_combout ;
wire \my_regfile|data_readRegB[10]~461_combout ;
wire \my_regfile|data_readRegB[10]~462_combout ;
wire \my_regfile|data_readRegB[10]~464_combout ;
wire \my_regfile|data_readRegB[10]~448_combout ;
wire \my_regfile|data_readRegB[10]~450_combout ;
wire \my_regfile|data_readRegB[10]~449_combout ;
wire \my_regfile|data_readRegB[10]~451_combout ;
wire \my_regfile|data_readRegB[10]~452_combout ;
wire \my_regfile|data_readRegB[10]~453_combout ;
wire \my_regfile|data_readRegB[10]~455_combout ;
wire \my_regfile|data_readRegB[10]~456_combout ;
wire \my_regfile|data_readRegB[10]~454_combout ;
wire \my_regfile|data_readRegB[10]~457_combout ;
wire \my_regfile|data_readRegB[10]~458_combout ;
wire \my_regfile|data_readRegB[10]~459_combout ;
wire \my_regfile|data_readRegB[10]~468_combout ;
wire \my_regfile|data_readRegA[10]~470_combout ;
wire \my_processor|dataA[10]~101_combout ;
wire \my_processor|dataA[10]~67_combout ;
wire \my_processor|ALUOper|ShiftRight0~76_combout ;
wire \my_processor|ALUOper|ShiftRight0~79_combout ;
wire \my_processor|ALUOper|ShiftRight0~80_combout ;
wire \my_processor|ALUOper|ShiftRight0~90_combout ;
wire \my_processor|ALUOper|ShiftRight0~89_combout ;
wire \my_processor|ALUOper|ShiftRight0~91_combout ;
wire \my_processor|data_writeReg[5]~265_combout ;
wire \my_processor|data_writeReg[5]~266_combout ;
wire \my_processor|ALUOper|Add0~10_combout ;
wire \my_processor|data[4]~40_combout ;
wire \my_processor|data[5]~41_combout ;
wire \my_processor|data_writeReg[5]~267_combout ;
wire \my_processor|data_writeReg[5]~268_combout ;
wire \my_processor|data_writeReg[5]~269_combout ;
wire \my_regfile|data_readRegB[5]~571_combout ;
wire \my_regfile|data_readRegB[5]~570_combout ;
wire \my_regfile|data_readRegB[5]~572_combout ;
wire \my_regfile|data_readRegB[5]~568_combout ;
wire \my_regfile|data_readRegB[5]~565_combout ;
wire \my_regfile|data_readRegB[5]~566_combout ;
wire \my_regfile|data_readRegB[5]~567_combout ;
wire \my_regfile|data_readRegB[5]~569_combout ;
wire \my_regfile|data_readRegB[5]~555_combout ;
wire \my_regfile|data_readRegB[5]~554_combout ;
wire \my_regfile|data_readRegB[5]~553_combout ;
wire \my_regfile|data_readRegB[5]~556_combout ;
wire \my_regfile|data_readRegB[5]~557_combout ;
wire \my_regfile|data_readRegB[5]~558_combout ;
wire \my_regfile|data_readRegB[5]~561_combout ;
wire \my_regfile|data_readRegB[5]~559_combout ;
wire \my_regfile|data_readRegB[5]~562_combout ;
wire \my_regfile|data_readRegB[5]~560_combout ;
wire \my_regfile|data_readRegB[5]~563_combout ;
wire \my_regfile|data_readRegB[5]~564_combout ;
wire \my_regfile|data_readRegB[5]~573_combout ;
wire \my_processor|dataB[5]~26_combout ;
wire \my_processor|getDmemAddr|Add0~10_combout ;
wire \my_processor|address_dmem[5]~17_combout ;
wire \my_processor|ALUOper|Add0~16_combout ;
wire \my_processor|data_writeReg[8]~243_combout ;
wire \my_processor|ALUOper|Add1~16_combout ;
wire \my_processor|ALUOper|ShiftRight0~59_combout ;
wire \my_processor|ALUOper|ShiftRight0~83_combout ;
wire \my_processor|ALUOper|ShiftRight0~71_combout ;
wire \my_processor|ALUOper|ShiftRight0~84_combout ;
wire \my_processor|data_writeReg[8]~241_combout ;
wire \my_processor|data_writeReg[8]~242_combout ;
wire \my_processor|data_writeReg[8]~244_combout ;
wire \my_processor|data_writeReg[8]~245_combout ;
wire \my_processor|data_writeReg[8]~246_combout ;
wire \my_regfile|data_readRegA[8]~506_combout ;
wire \my_regfile|data_readRegA[8]~505_combout ;
wire \my_regfile|data_readRegA[8]~504_combout ;
wire \my_regfile|data_readRegA[8]~507_combout ;
wire \my_regfile|data_readRegA[8]~508_combout ;
wire \my_processor|dataA[8]~106_combout ;
wire \my_processor|dataA[8]~107_combout ;
wire \my_processor|ALUOper|ShiftLeft0~24_combout ;
wire \my_processor|ALUOper|ShiftLeft0~26_combout ;
wire \my_processor|ALUOper|ShiftLeft0~88_combout ;
wire \my_processor|ALUOper|ShiftLeft0~105_combout ;
wire \my_processor|data_writeReg[19]~169_combout ;
wire \my_processor|ALUOper|ShiftRight0~44_combout ;
wire \my_processor|ALUOper|ShiftRight0~48_combout ;
wire \my_processor|data_writeReg[19]~170_combout ;
wire \my_processor|data_writeReg[19]~171_combout ;
wire \my_processor|data_writeReg[19]~172_combout ;
wire \my_regfile|data_readRegA[18]~294_combout ;
wire \my_regfile|data_readRegA[18]~295_combout ;
wire \my_regfile|data_readRegA[18]~297_combout ;
wire \my_regfile|data_readRegA[18]~296_combout ;
wire \my_regfile|data_readRegA[18]~298_combout ;
wire \my_regfile|data_readRegA[18]~283_combout ;
wire \my_regfile|data_readRegA[18]~282_combout ;
wire \my_regfile|data_readRegA[18]~290_combout ;
wire \my_regfile|data_readRegA[18]~289_combout ;
wire \my_regfile|data_readRegA[18]~291_combout ;
wire \my_regfile|data_readRegA[18]~292_combout ;
wire \my_regfile|data_readRegA[18]~284_combout ;
wire \my_regfile|data_readRegA[18]~287_combout ;
wire \my_regfile|data_readRegA[18]~286_combout ;
wire \my_regfile|data_readRegA[18]~285_combout ;
wire \my_regfile|data_readRegA[18]~288_combout ;
wire \my_regfile|data_readRegA[18]~293_combout ;
wire \my_regfile|data_readRegA[18]~300_combout ;
wire \my_regfile|data_readRegA[18]~299_combout ;
wire \my_regfile|data_readRegA[18]~301_combout ;
wire \my_processor|data[18]~52_combout ;
wire \my_regfile|data_readRegA[19]~276_combout ;
wire \my_regfile|data_readRegA[19]~274_combout ;
wire \my_regfile|data_readRegA[19]~275_combout ;
wire \my_regfile|data_readRegA[19]~273_combout ;
wire \my_regfile|data_readRegA[19]~277_combout ;
wire \my_regfile|data_readRegA[19]~279_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~278_combout ;
wire \my_regfile|data_readRegA[19]~280_combout ;
wire \my_regfile|data_readRegA[19]~262_combout ;
wire \my_regfile|data_readRegA[19]~261_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~268_combout ;
wire \my_regfile|data_readRegA[19]~270_combout ;
wire \my_regfile|data_readRegA[19]~269_combout ;
wire \my_regfile|data_readRegA[19]~271_combout ;
wire \my_regfile|data_readRegA[19]~263_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~264_combout ;
wire \my_regfile|data_readRegA[19]~266_combout ;
wire \my_regfile|data_readRegA[19]~265_combout ;
wire \my_regfile|data_readRegA[19]~267_combout ;
wire \my_regfile|data_readRegA[19]~272_combout ;
wire \my_processor|data[19]~53_combout ;
wire \my_processor|ALUOper|Add0~38_combout ;
wire \my_processor|data_writeReg[19]~173_combout ;
wire \my_processor|data_writeReg[19]~174_combout ;
wire \my_processor|data_writeReg[19]~175_combout ;
wire \my_regfile|data_readRegB[19]~273_combout ;
wire \my_regfile|data_readRegB[19]~274_combout ;
wire \my_regfile|data_readRegB[19]~272_combout ;
wire \my_regfile|data_readRegB[19]~271_combout ;
wire \my_regfile|data_readRegB[19]~275_combout ;
wire \my_regfile|data_readRegB[19]~277_combout ;
wire \my_regfile|data_readRegB[19]~276_combout ;
wire \my_regfile|data_readRegB[19]~278_combout ;
wire \my_regfile|data_readRegB[19]~268_combout ;
wire \my_regfile|data_readRegB[19]~265_combout ;
wire \my_regfile|data_readRegB[19]~267_combout ;
wire \my_regfile|data_readRegB[19]~266_combout ;
wire \my_regfile|data_readRegB[19]~269_combout ;
wire \my_regfile|data_readRegB[19]~260_combout ;
wire \my_regfile|data_readRegB[19]~261_combout ;
wire \my_regfile|data_readRegB[19]~259_combout ;
wire \my_regfile|data_readRegB[19]~262_combout ;
wire \my_regfile|data_readRegB[19]~264_combout ;
wire \my_regfile|data_readRegB[19]~263_combout ;
wire \my_regfile|data_readRegB[19]~270_combout ;
wire \my_regfile|data_readRegB[19]~279_combout ;
wire \my_regfile|data_readRegA[19]~281_combout ;
wire \my_processor|dataA[19]~94_combout ;
wire \my_processor|dataA[19]~56_combout ;
wire \my_processor|ALUOper|ShiftRight0~53_combout ;
wire \my_processor|ALUOper|ShiftRight0~58_combout ;
wire \my_processor|ALUOper|ShiftRight0~72_combout ;
wire \my_processor|ALUOper|ShiftRight0~92_combout ;
wire \my_processor|ALUOper|ShiftRight0~93_combout ;
wire \my_processor|ALUOper|ShiftRight0~94_combout ;
wire \my_processor|data_writeReg[4]~272_combout ;
wire \my_processor|data_writeReg[4]~273_combout ;
wire \my_processor|ALUOper|Add1~8_combout ;
wire \my_processor|data_writeReg[4]~270_combout ;
wire \my_processor|data_writeReg[4]~271_combout ;
wire \my_processor|ALUOper|Add0~8_combout ;
wire \my_processor|data_writeReg[4]~274_combout ;
wire \my_processor|data_writeReg[4]~275_combout ;
wire \my_processor|data_writeReg[4]~276_combout ;
wire \my_regfile|data_readRegA[4]~589_combout ;
wire \my_regfile|data_readRegA[4]~590_combout ;
wire \my_regfile|data_readRegA[4]~588_combout ;
wire \my_regfile|data_readRegA[4]~587_combout ;
wire \my_regfile|data_readRegA[4]~591_combout ;
wire \my_regfile|data_readRegA[4]~592_combout ;
wire \my_regfile|data_readRegA[4]~593_combout ;
wire \my_regfile|data_readRegA[4]~594_combout ;
wire \my_regfile|data_readRegA[4]~580_combout ;
wire \my_regfile|data_readRegA[4]~579_combout ;
wire \my_regfile|data_readRegA[4]~577_combout ;
wire \my_regfile|data_readRegA[4]~578_combout ;
wire \my_regfile|data_readRegA[4]~575_combout ;
wire \my_regfile|data_readRegA[4]~574_combout ;
wire \my_regfile|data_readRegA[4]~576_combout ;
wire \my_regfile|data_readRegA[4]~581_combout ;
wire \my_regfile|data_readRegA[4]~582_combout ;
wire \my_regfile|data_readRegA[4]~583_combout ;
wire \my_regfile|data_readRegA[4]~584_combout ;
wire \my_regfile|data_readRegA[4]~585_combout ;
wire \my_regfile|data_readRegA[4]~586_combout ;
wire \my_regfile|data_readRegA[4]~595_combout ;
wire \my_processor|dataA[4]~72_combout ;
wire \my_processor|dataA[4]~73_combout ;
wire \my_processor|getDmemAddr|Add0~8_combout ;
wire \my_processor|address_dmem[4]~16_combout ;
wire \my_regfile|data_readRegA[3]~609_combout ;
wire \my_regfile|data_readRegA[3]~612_combout ;
wire \my_regfile|data_readRegA[3]~610_combout ;
wire \my_regfile|data_readRegA[3]~611_combout ;
wire \my_regfile|data_readRegA[3]~613_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~615_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~614_combout ;
wire \my_regfile|data_readRegA[3]~616_combout ;
wire \my_regfile|data_readRegA[3]~601_combout ;
wire \my_regfile|data_readRegA[3]~599_combout ;
wire \my_regfile|data_readRegA[3]~600_combout ;
wire \my_regfile|data_readRegA[3]~597_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~596_combout ;
wire \my_regfile|data_readRegA[3]~598_combout ;
wire \my_regfile|data_readRegA[3]~602_combout ;
wire \my_regfile|data_readRegA[3]~603_combout ;
wire \my_regfile|data_readRegA[3]~605_combout ;
wire \my_regfile|data_readRegA[3]~606_combout ;
wire \my_regfile|data_readRegA[3]~604_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegA[3]~607_combout ;
wire \my_regfile|data_readRegA[3]~608_combout ;
wire \my_regfile|data_readRegA[3]~617_combout ;
wire \my_processor|data[3]~39_combout ;
wire \my_processor|ALUOper|Add0~6_combout ;
wire \my_processor|ALUOper|Add1~6_combout ;
wire \my_processor|data_writeReg[3]~280_combout ;
wire \my_processor|ALUOper|ShiftRight0~95_combout ;
wire \my_processor|data_writeReg[3]~277_combout ;
wire \my_processor|data_writeReg[3]~278_combout ;
wire \my_processor|data_writeReg[3]~281_combout ;
wire \my_processor|data_writeReg[3]~282_combout ;
wire \my_processor|data_writeReg[3]~283_combout ;
wire \my_processor|data_writeReg[3]~284_combout ;
wire \my_processor|data_writeReg[3]~285_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegB[3]~606_combout ;
wire \my_regfile|data_readRegB[3]~604_combout ;
wire \my_regfile|data_readRegB[3]~605_combout ;
wire \my_regfile|data_readRegB[3]~607_combout ;
wire \my_regfile|data_readRegB[3]~608_combout ;
wire \my_regfile|data_readRegB[3]~601_combout ;
wire \my_regfile|data_readRegB[3]~597_combout ;
wire \my_regfile|data_readRegB[3]~596_combout ;
wire \my_regfile|data_readRegB[3]~598_combout ;
wire \my_regfile|data_readRegB[3]~599_combout ;
wire \my_regfile|data_readRegB[3]~600_combout ;
wire \my_regfile|data_readRegB[3]~602_combout ;
wire \my_regfile|data_readRegB[3]~603_combout ;
wire \my_regfile|data_readRegB[3]~614_combout ;
wire \my_regfile|data_readRegB[3]~615_combout ;
wire \my_regfile|data_readRegB[3]~616_combout ;
wire \my_regfile|data_readRegB[3]~609_combout ;
wire \my_regfile|data_readRegB[3]~612_combout ;
wire \my_regfile|data_readRegB[3]~610_combout ;
wire \my_regfile|data_readRegB[3]~611_combout ;
wire \my_regfile|data_readRegB[3]~613_combout ;
wire \my_regfile|data_readRegB[3]~617_combout ;
wire \my_processor|dataA[3]~74_combout ;
wire \my_processor|dataA[3]~75_combout ;
wire \my_processor|getDmemAddr|Add0~6_combout ;
wire \my_processor|address_dmem[3]~15_combout ;
wire \my_regfile|data_readRegA[15]~363_combout ;
wire \my_regfile|data_readRegA[15]~362_combout ;
wire \my_regfile|data_readRegA[15]~364_combout ;
wire \my_regfile|data_readRegA[15]~345_combout ;
wire \my_regfile|data_readRegA[15]~346_combout ;
wire \my_regfile|data_readRegA[15]~352_combout ;
wire \my_regfile|data_readRegA[15]~353_combout ;
wire \my_regfile|data_readRegA[15]~354_combout ;
wire \my_regfile|data_readRegA[15]~355_combout ;
wire \my_regfile|data_readRegA[15]~350_combout ;
wire \my_regfile|data_readRegA[15]~349_combout ;
wire \my_regfile|data_readRegA[15]~347_combout ;
wire \my_regfile|data_readRegA[15]~348_combout ;
wire \my_regfile|data_readRegA[15]~351_combout ;
wire \my_regfile|data_readRegA[15]~356_combout ;
wire \my_processor|data[15]~49_combout ;
wire \my_processor|ALUOper|Add0~27 ;
wire \my_processor|ALUOper|Add0~28_combout ;
wire \my_processor|data_writeReg[14]~207_combout ;
wire \my_processor|ALUOper|Add1~27 ;
wire \my_processor|ALUOper|Add1~28_combout ;
wire \my_processor|ALUOper|ShiftRight0~3_combout ;
wire \my_processor|ALUOper|ShiftLeft0~37_combout ;
wire \my_processor|ALUOper|ShiftLeft0~43_combout ;
wire \my_processor|data_writeReg[14]~205_combout ;
wire \my_processor|data_writeReg[14]~206_combout ;
wire \my_processor|data_writeReg[14]~208_combout ;
wire \my_processor|data_writeReg[14]~209_combout ;
wire \my_processor|data_writeReg[14]~210_combout ;
wire \my_regfile|data_readRegB[14]~371_combout ;
wire \my_regfile|data_readRegB[14]~373_combout ;
wire \my_regfile|data_readRegB[14]~374_combout ;
wire \my_regfile|data_readRegB[14]~372_combout ;
wire \my_regfile|data_readRegB[14]~375_combout ;
wire \my_regfile|data_readRegB[14]~378_combout ;
wire \my_regfile|data_readRegB[14]~377_combout ;
wire \my_regfile|data_readRegB[14]~379_combout ;
wire \my_regfile|data_readRegB[14]~376_combout ;
wire \my_regfile|data_readRegB[14]~380_combout ;
wire \my_regfile|data_readRegB[14]~381_combout ;
wire \my_regfile|data_readRegB[14]~382_combout ;
wire \my_regfile|data_readRegB[14]~383_combout ;
wire \my_regfile|data_readRegB[14]~369_combout ;
wire \my_regfile|data_readRegB[14]~368_combout ;
wire \my_regfile|data_readRegB[14]~366_combout ;
wire \my_regfile|data_readRegB[14]~364_combout ;
wire \my_regfile|data_readRegB[14]~365_combout ;
wire \my_regfile|data_readRegB[14]~367_combout ;
wire \my_regfile|data_readRegB[14]~370_combout ;
wire \my_regfile|data_readRegB[14]~384_combout ;
wire \my_processor|dataB[14]~17_combout ;
wire \my_processor|ALUOper|Add0~29 ;
wire \my_processor|ALUOper|Add0~30_combout ;
wire \my_processor|ALUOper|Add1~29 ;
wire \my_processor|ALUOper|Add1~30_combout ;
wire \my_processor|ALUOper|ShiftLeft0~23_combout ;
wire \my_processor|ALUOper|ShiftLeft0~31_combout ;
wire \my_processor|data_writeReg[15]~199_combout ;
wire \my_processor|data_writeReg[15]~200_combout ;
wire \my_processor|data_writeReg[15]~201_combout ;
wire \my_processor|data_writeReg[15]~202_combout ;
wire \my_processor|data_writeReg[15]~203_combout ;
wire \my_processor|data_writeReg[15]~204_combout ;
wire \my_regfile|data_readRegA[15]~357_combout ;
wire \my_regfile|data_readRegA[15]~360_combout ;
wire \my_regfile|data_readRegA[15]~359_combout ;
wire \my_regfile|data_readRegA[15]~358_combout ;
wire \my_regfile|data_readRegA[15]~361_combout ;
wire \my_regfile|data_readRegA[15]~365_combout ;
wire \my_processor|dataA[15]~97_combout ;
wire \my_processor|dataA[15]~61_combout ;
wire \my_processor|ALUOper|Add1~31 ;
wire \my_processor|ALUOper|Add1~32_combout ;
wire \my_processor|ALUOper|ShiftLeft0~104_combout ;
wire \my_processor|ALUOper|ShiftRight0~60_combout ;
wire \my_processor|data_writeReg[16]~190_combout ;
wire \my_processor|data_writeReg[16]~191_combout ;
wire \my_processor|data_writeReg[16]~193_combout ;
wire \my_processor|data[16]~50_combout ;
wire \my_regfile|data_readRegA[17]~318_combout ;
wire \my_regfile|data_readRegA[17]~316_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~315_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~317_combout ;
wire \my_regfile|data_readRegA[17]~319_combout ;
wire \my_regfile|data_readRegA[17]~308_combout ;
wire \my_regfile|data_readRegA[17]~306_combout ;
wire \my_regfile|data_readRegA[17]~307_combout ;
wire \my_regfile|data_readRegA[17]~305_combout ;
wire \my_regfile|data_readRegA[17]~309_combout ;
wire \my_regfile|data_readRegA[17]~304_combout ;
wire \my_regfile|data_readRegA[17]~303_combout ;
wire \my_regfile|data_readRegA[17]~310_combout ;
wire \my_regfile|data_readRegA[17]~312_combout ;
wire \my_regfile|data_readRegA[17]~311_combout ;
wire \my_regfile|data_readRegA[17]~313_combout ;
wire \my_regfile|data_readRegA[17]~314_combout ;
wire \my_regfile|data_readRegA[17]~320_combout ;
wire \my_regfile|data_readRegA[17]~321_combout ;
wire \my_regfile|data_readRegA[17]~322_combout ;
wire \my_processor|data[17]~51_combout ;
wire \my_processor|ALUOper|Add0~32_combout ;
wire \my_processor|data_writeReg[16]~194_combout ;
wire \my_processor|data_writeReg[16]~195_combout ;
wire \my_processor|data_writeReg[16]~196_combout ;
wire \my_regfile|data_readRegB[16]~335_combout ;
wire \my_regfile|data_readRegB[16]~334_combout ;
wire \my_regfile|data_readRegB[16]~337_combout ;
wire \my_regfile|data_readRegB[16]~336_combout ;
wire \my_regfile|data_readRegB[16]~338_combout ;
wire \my_regfile|data_readRegB[16]~339_combout ;
wire \my_regfile|data_readRegB[16]~340_combout ;
wire \my_regfile|data_readRegB[16]~341_combout ;
wire \my_regfile|data_readRegB[16]~329_combout ;
wire \my_regfile|data_readRegB[16]~331_combout ;
wire \my_regfile|data_readRegB[16]~330_combout ;
wire \my_regfile|data_readRegB[16]~332_combout ;
wire \my_regfile|data_readRegB[16]~333_combout ;
wire \my_regfile|data_readRegB[16]~326_combout ;
wire \my_regfile|data_readRegB[16]~327_combout ;
wire \my_regfile|data_readRegB[16]~324_combout ;
wire \my_regfile|data_readRegB[16]~323_combout ;
wire \my_regfile|data_readRegB[16]~322_combout ;
wire \my_regfile|data_readRegB[16]~325_combout ;
wire \my_regfile|data_readRegB[16]~328_combout ;
wire \my_regfile|data_readRegB[16]~342_combout ;
wire \my_processor|dataB[16]~15_combout ;
wire \my_processor|ALUOper|Add1~33 ;
wire \my_processor|ALUOper|Add1~34_combout ;
wire \my_processor|ALUOper|ShiftLeft0~107_combout ;
wire \my_processor|data_writeReg[17]~183_combout ;
wire \my_processor|ALUOper|ShiftRight0~56_combout ;
wire \my_processor|data_writeReg[17]~184_combout ;
wire \my_processor|data_writeReg[17]~185_combout ;
wire \my_processor|data_writeReg[17]~186_combout ;
wire \my_processor|ALUOper|Add0~34_combout ;
wire \my_processor|data_writeReg[17]~187_combout ;
wire \my_processor|data_writeReg[17]~188_combout ;
wire \my_processor|data_writeReg[17]~189_combout ;
wire \my_regfile|data_readRegB[17]~306_combout ;
wire \my_regfile|data_readRegB[17]~302_combout ;
wire \my_regfile|data_readRegB[17]~303_combout ;
wire \my_regfile|data_readRegB[17]~301_combout ;
wire \my_regfile|data_readRegB[17]~304_combout ;
wire \my_regfile|data_readRegB[17]~305_combout ;
wire \my_regfile|data_readRegB[17]~308_combout ;
wire \my_regfile|data_readRegB[17]~309_combout ;
wire \my_regfile|data_readRegB[17]~310_combout ;
wire \my_regfile|data_readRegB[17]~307_combout ;
wire \my_regfile|data_readRegB[17]~311_combout ;
wire \my_regfile|data_readRegB[17]~312_combout ;
wire \my_regfile|data_readRegB[17]~313_combout ;
wire \my_regfile|data_readRegB[17]~315_combout ;
wire \my_regfile|data_readRegB[17]~314_combout ;
wire \my_regfile|data_readRegB[17]~316_combout ;
wire \my_regfile|data_readRegB[17]~317_combout ;
wire \my_regfile|data_readRegB[17]~318_combout ;
wire \my_regfile|data_readRegB[17]~319_combout ;
wire \my_regfile|data_readRegB[17]~320_combout ;
wire \my_regfile|data_readRegB[17]~321_combout ;
wire \my_regfile|data_readRegA[17]~323_combout ;
wire \my_processor|dataA[17]~95_combout ;
wire \my_processor|dataA[17]~59_combout ;
wire \my_processor|ALUOper|ShiftLeft0~51_combout ;
wire \my_processor|ALUOper|ShiftLeft0~52_combout ;
wire \my_processor|ALUOper|ShiftLeft0~91_combout ;
wire \my_processor|data_writeReg[18]~176_combout ;
wire \my_processor|data_writeReg[18]~177_combout ;
wire \my_processor|ALUOper|Add1~36_combout ;
wire \my_processor|data_writeReg[18]~179_combout ;
wire \my_processor|ALUOper|Add0~36_combout ;
wire \my_processor|data_writeReg[18]~180_combout ;
wire \my_processor|data_writeReg[18]~181_combout ;
wire \my_processor|data_writeReg[18]~182_combout ;
wire \my_regfile|data_readRegB[18]~295_combout ;
wire \my_regfile|data_readRegB[18]~292_combout ;
wire \my_regfile|data_readRegB[18]~294_combout ;
wire \my_regfile|data_readRegB[18]~293_combout ;
wire \my_regfile|data_readRegB[18]~296_combout ;
wire \my_processor|dataA[18]~57_combout ;
wire \my_regfile|data_readRegA[18]~302_combout ;
wire \my_processor|dataA[18]~58_combout ;
wire \my_processor|ALUOper|ShiftRight0~49_combout ;
wire \my_processor|ALUOper|ShiftRight0~50_combout ;
wire \my_processor|ALUOper|ShiftRight0~51_combout ;
wire \my_processor|ALUOper|ShiftRight0~52_combout ;
wire \my_processor|ALUOper|ShiftRight0~96_combout ;
wire \my_processor|data_writeReg[2]~286_combout ;
wire \my_processor|data_writeReg[2]~287_combout ;
wire \my_processor|data_writeReg[2]~289_combout ;
wire \my_processor|data_writeReg[2]~291_combout ;
wire \my_processor|data_writeReg[2]~292_combout ;
wire \my_processor|data_writeReg[2]~293_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegB[2]~636_combout ;
wire \my_regfile|data_readRegB[2]~637_combout ;
wire \my_regfile|data_readRegB[2]~638_combout ;
wire \my_regfile|data_readRegB[2]~627_combout ;
wire \my_regfile|data_readRegB[2]~626_combout ;
wire \my_regfile|data_readRegB[2]~628_combout ;
wire \my_regfile|data_readRegB[2]~629_combout ;
wire \my_regfile|data_readRegB[2]~630_combout ;
wire \my_regfile|data_readRegB[2]~634_combout ;
wire \my_regfile|data_readRegB[2]~631_combout ;
wire \my_regfile|data_readRegB[2]~633_combout ;
wire \my_regfile|data_readRegB[2]~632_combout ;
wire \my_regfile|data_readRegB[2]~635_combout ;
wire \my_regfile|data_readRegB[2]~623_combout ;
wire \my_regfile|data_readRegB[2]~621_combout ;
wire \my_regfile|data_readRegB[2]~622_combout ;
wire \my_regfile|data_readRegB[2]~619_combout ;
wire \my_regfile|data_readRegB[2]~618_combout ;
wire \my_regfile|data_readRegB[2]~620_combout ;
wire \my_regfile|data_readRegB[2]~624_combout ;
wire \my_regfile|data_readRegB[2]~625_combout ;
wire \my_regfile|data_readRegB[2]~639_combout ;
wire \my_processor|dataA[2]~76_combout ;
wire \my_processor|dataA[2]~77_combout ;
wire \my_processor|getDmemAddr|Add0~4_combout ;
wire \my_processor|address_dmem[2]~14_combout ;
wire \my_regfile|data_readRegA[31]~16_combout ;
wire \my_regfile|data_readRegA[31]~14_combout ;
wire \my_regfile|data_readRegA[31]~17_combout ;
wire \my_regfile|data_readRegA[31]~15_combout ;
wire \my_regfile|data_readRegA[31]~18_combout ;
wire \my_regfile|data_readRegA[31]~9_combout ;
wire \my_regfile|data_readRegA[31]~10_combout ;
wire \my_regfile|data_readRegA[31]~11_combout ;
wire \my_regfile|data_readRegA[31]~12_combout ;
wire \my_regfile|data_readRegA[31]~3_combout ;
wire \my_regfile|data_readRegA[31]~2_combout ;
wire \my_regfile|data_readRegA[31]~5_combout ;
wire \my_regfile|data_readRegA[31]~4_combout ;
wire \my_regfile|data_readRegA[31]~6_combout ;
wire \my_regfile|data_readRegA[31]~7_combout ;
wire \my_regfile|data_readRegA[31]~8_combout ;
wire \my_regfile|data_readRegA[31]~13_combout ;
wire \my_processor|data[31]~65_combout ;
wire \my_processor|ALUOper|ShiftLeft0~44_combout ;
wire \my_processor|ALUOper|ShiftLeft0~46_combout ;
wire \my_processor|ALUOper|ShiftLeft0~50_combout ;
wire \my_processor|ALUOper|ShiftLeft0~56_combout ;
wire \my_processor|ALUOper|Selector1~2_combout ;
wire \my_processor|data_writeReg[30]~72_combout ;
wire \my_processor|dataB[30]~1_combout ;
wire \my_processor|ALUOper|Add0~59 ;
wire \my_processor|ALUOper|Add0~60_combout ;
wire \my_processor|data_writeReg[30]~73_combout ;
wire \my_processor|ALUOper|Add1~59 ;
wire \my_processor|ALUOper|Add1~60_combout ;
wire \my_processor|ALUOper|Selector1~0_combout ;
wire \my_processor|ALUOper|Selector1~1_combout ;
wire \my_processor|data_writeReg[30]~74_combout ;
wire \my_processor|data_writeReg[30]~75_combout ;
wire \my_processor|data_writeReg[30]~76_combout ;
wire \my_regfile|data_readRegA[30]~43_combout ;
wire \my_regfile|data_readRegA[30]~41_combout ;
wire \my_regfile|data_readRegA[30]~44_combout ;
wire \my_regfile|data_readRegA[30]~42_combout ;
wire \my_regfile|data_readRegA[30]~45_combout ;
wire \my_regfile|data_readRegA[30]~36_combout ;
wire \my_regfile|data_readRegA[30]~37_combout ;
wire \my_regfile|data_readRegA[30]~38_combout ;
wire \my_regfile|data_readRegA[30]~39_combout ;
wire \my_regfile|data_readRegA[30]~40_combout ;
wire \my_regfile|data_readRegA[30]~47_combout ;
wire \my_regfile|data_readRegA[30]~46_combout ;
wire \my_regfile|data_readRegA[30]~48_combout ;
wire \my_regfile|data_readRegA[30]~33_combout ;
wire \my_regfile|data_readRegA[30]~34_combout ;
wire \my_regfile|data_readRegA[30]~31_combout ;
wire \my_regfile|data_readRegA[30]~30_combout ;
wire \my_regfile|data_readRegA[30]~29_combout ;
wire \my_regfile|data_readRegA[30]~32_combout ;
wire \my_regfile|data_readRegA[30]~35_combout ;
wire \my_regfile|data_readRegA[30]~49_combout ;
wire \my_processor|data[30]~64_combout ;
wire \my_regfile|data_readRegB[31]~18_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegB[31]~17_combout ;
wire \my_regfile|data_readRegB[31]~19_combout ;
wire \my_regfile|data_readRegB[31]~15_combout ;
wire \my_regfile|data_readRegB[31]~13_combout ;
wire \my_regfile|data_readRegB[31]~14_combout ;
wire \my_regfile|data_readRegB[31]~12_combout ;
wire \my_regfile|data_readRegB[31]~16_combout ;
wire \my_regfile|data_readRegB[31]~4_combout ;
wire \my_regfile|data_readRegB[31]~5_combout ;
wire \my_regfile|data_readRegB[31]~9_combout ;
wire \my_regfile|data_readRegB[31]~8_combout ;
wire \my_regfile|data_readRegB[31]~7_combout ;
wire \my_regfile|data_readRegB[31]~6_combout ;
wire \my_regfile|data_readRegB[31]~10_combout ;
wire \my_regfile|data_readRegB[31]~0_combout ;
wire \my_regfile|data_readRegB[31]~2_combout ;
wire \my_regfile|data_readRegB[31]~1_combout ;
wire \my_regfile|data_readRegB[31]~3_combout ;
wire \my_regfile|data_readRegB[31]~11_combout ;
wire \my_regfile|data_readRegB[31]~20_combout ;
wire \my_processor|dataB[31]~0_combout ;
wire \my_processor|ALUOper|Add0~61 ;
wire \my_processor|ALUOper|Add0~62_combout ;
wire \my_processor|ALUOper|Selector0~9_combout ;
wire \my_processor|ALUOper|Add1~61 ;
wire \my_processor|ALUOper|Add1~62_combout ;
wire \my_processor|ALUOper|Selector0~10_combout ;
wire \my_processor|ALUOper|Selector0~11_combout ;
wire \my_processor|ALUOper|Selector0~12_combout ;
wire \my_processor|data_writeReg[31]~68_combout ;
wire \my_processor|data_writeReg[31]~71_combout ;
wire \my_regfile|data_readRegA[31]~20_combout ;
wire \my_regfile|data_readRegA[31]~19_combout ;
wire \my_regfile|data_readRegA[31]~21_combout ;
wire \my_regfile|data_readRegA[31]~22_combout ;
wire \my_processor|dataA[31]~82_combout ;
wire \my_processor|dataA[31]~44_combout ;
wire \my_processor|ALUOper|Selector0~2_combout ;
wire \my_processor|ALUOper|Selector0~3_combout ;
wire \my_processor|ALUOper|Selector0~4_combout ;
wire \my_processor|ALUOper|Selector0~5_combout ;
wire \my_processor|ALUOper|Selector0~6_combout ;
wire \my_processor|ALUOper|Selector0~7_combout ;
wire \my_processor|ALUOper|Decoder0~0_combout ;
wire \my_processor|ALUOper|Add1~63 ;
wire \my_processor|ALUOper|Add1~64_combout ;
wire \my_processor|ALUOper|Add0~63 ;
wire \my_processor|ALUOper|Add0~64_combout ;
wire \my_processor|ALUOper|Selector32~0_combout ;
wire \my_processor|ctrl_writeReg[0]~0_combout ;
wire \my_processor|data_writeReg[31]~70_combout ;
wire \my_processor|data_writeReg[31]~317_combout ;
wire \my_processor|checker|isALU~1_combout ;
wire \my_processor|checker|isALU~2_combout ;
wire \my_processor|data_writeReg[1]~303_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~659_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~658_combout ;
wire \my_regfile|data_readRegA[1]~660_combout ;
wire \my_regfile|data_readRegA[1]~648_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~650_combout ;
wire \my_regfile|data_readRegA[1]~649_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~651_combout ;
wire \my_regfile|data_readRegA[1]~652_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~654_combout ;
wire \my_regfile|data_readRegA[1]~656_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~655_combout ;
wire \my_regfile|data_readRegA[1]~653_combout ;
wire \my_regfile|data_readRegA[1]~657_combout ;
wire \my_regfile|data_readRegA[1]~645_combout ;
wire \my_regfile|data_readRegA[1]~643_combout ;
wire \my_regfile|data_readRegA[1]~644_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~641_combout ;
wire \my_regfile|regWriteCheck_loop[17].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegA[1]~640_combout ;
wire \my_regfile|data_readRegA[1]~642_combout ;
wire \my_regfile|data_readRegA[1]~646_combout ;
wire \my_regfile|data_readRegA[1]~647_combout ;
wire \my_regfile|data_readRegA[1]~661_combout ;
wire \my_processor|data[1]~37_combout ;
wire \my_processor|ALUOper|Add0~2_combout ;
wire \my_processor|data_writeReg[1]~294_combout ;
wire \my_processor|data_writeReg[1]~295_combout ;
wire \my_processor|data_writeReg[1]~296_combout ;
wire \my_processor|data_writeReg[1]~297_combout ;
wire \my_processor|data_writeReg[1]~298_combout ;
wire \my_processor|data_writeReg[1]~299_combout ;
wire \my_processor|data_writeReg[1]~300_combout ;
wire \my_processor|ALUOper|Add1~2_combout ;
wire \my_processor|ALUOper|Selector30~0_combout ;
wire \my_processor|ALUOper|Selector30~1_combout ;
wire \my_processor|data_writeReg[1]~301_combout ;
wire \my_processor|data_writeReg[1]~302_combout ;
wire \my_processor|data_writeReg[1]~304_combout ;
wire \my_processor|data_writeReg[1]~305_combout ;
wire \my_regfile|data_readRegB[1]~645_combout ;
wire \my_regfile|data_readRegB[1]~640_combout ;
wire \my_regfile|data_readRegB[1]~641_combout ;
wire \my_regfile|data_readRegB[1]~642_combout ;
wire \my_regfile|data_readRegB[1]~643_combout ;
wire \my_regfile|data_readRegB[1]~644_combout ;
wire \my_regfile|data_readRegB[1]~646_combout ;
wire \my_regfile|data_readRegB[1]~647_combout ;
wire \my_regfile|data_readRegB[1]~656_combout ;
wire \my_regfile|data_readRegB[1]~653_combout ;
wire \my_regfile|data_readRegB[1]~654_combout ;
wire \my_regfile|data_readRegB[1]~655_combout ;
wire \my_regfile|data_readRegB[1]~657_combout ;
wire \my_regfile|data_readRegB[1]~658_combout ;
wire \my_regfile|data_readRegB[1]~659_combout ;
wire \my_regfile|data_readRegB[1]~660_combout ;
wire \my_regfile|data_readRegB[1]~649_combout ;
wire \my_regfile|data_readRegB[1]~648_combout ;
wire \my_regfile|data_readRegB[1]~650_combout ;
wire \my_regfile|data_readRegB[1]~651_combout ;
wire \my_regfile|data_readRegB[1]~652_combout ;
wire \my_regfile|data_readRegB[1]~661_combout ;
wire \my_processor|dataA[1]~78_combout ;
wire \my_processor|dataA[1]~79_combout ;
wire \my_processor|getDmemAddr|Add0~2_combout ;
wire \my_processor|address_dmem[1]~13_combout ;
wire \my_processor|ALUOper|Add1~0_combout ;
wire \my_processor|ALUOper|Add0~0_combout ;
wire \my_processor|ALUOper|Selector31~0_combout ;
wire \my_processor|ALUOper|Selector31~1_combout ;
wire \my_processor|data_writeReg[0]~307_combout ;
wire \my_processor|data_writeReg[0]~308_combout ;
wire \my_processor|data_writeReg[0]~309_combout ;
wire \my_processor|data_writeReg[0]~310_combout ;
wire \my_processor|data_writeReg[0]~311_combout ;
wire \my_processor|data_writeReg[0]~312_combout ;
wire \my_processor|data_writeReg[0]~306_combout ;
wire \my_processor|data_writeReg[0]~313_combout ;
wire \my_processor|data_writeReg[0]~314_combout ;
wire \my_processor|data_writeReg[0]~315_combout ;
wire \my_regfile|data_readRegA[0]~663_combout ;
wire \my_regfile|data_readRegA[0]~664_combout ;
wire \my_regfile|data_readRegA[0]~662_combout ;
wire \my_regfile|data_readRegA[0]~665_combout ;
wire \my_regfile|data_readRegA[0]~666_combout ;
wire \my_regfile|data_readRegA[0]~667_combout ;
wire \my_regfile|data_readRegA[0]~668_combout ;
wire \my_regfile|data_readRegA[0]~681_combout ;
wire \my_regfile|data_readRegA[0]~679_combout ;
wire \my_regfile|data_readRegA[0]~675_combout ;
wire \my_regfile|data_readRegA[0]~674_combout ;
wire \my_regfile|data_readRegA[0]~677_combout ;
wire \my_regfile|data_readRegA[0]~676_combout ;
wire \my_regfile|data_readRegA[0]~678_combout ;
wire \my_regfile|data_readRegA[0]~680_combout ;
wire \my_regfile|data_readRegA[0]~682_combout ;
wire \my_regfile|data_readRegA[0]~671_combout ;
wire \my_regfile|data_readRegA[0]~670_combout ;
wire \my_regfile|data_readRegA[0]~669_combout ;
wire \my_regfile|data_readRegA[0]~672_combout ;
wire \my_regfile|data_readRegA[0]~673_combout ;
wire \my_regfile|data_readRegA[0]~683_combout ;
wire \my_processor|dataA[0]~81_combout ;
wire \my_processor|getDmemAddr|Add0~0_combout ;
wire \my_regfile|data_readRegA[6]~716_combout ;
wire \my_regfile|data_readRegA[7]~717_combout ;
wire \my_regfile|data_readRegA[8]~718_combout ;
wire \my_processor|ctrl_readRegA[0]~17_combout ;
wire \my_processor|ctrl_readRegA[1]~18_combout ;
wire \my_processor|ctrl_readRegA[2]~19_combout ;
wire \my_processor|ctrl_readRegA[3]~20_combout ;
wire \my_processor|ctrl_readRegA[4]~21_combout ;
wire \my_processor|ctrl_readRegB[0]~10_combout ;
wire \my_processor|ctrl_readRegB[1]~11_combout ;
wire \my_processor|ctrl_readRegB[2]~12_combout ;
wire \my_processor|ctrl_readRegB[3]~13_combout ;
wire \my_processor|ctrl_readRegB[4]~14_combout ;
wire \my_processor|data_writeReg[0]~321_combout ;
wire \my_processor|data_writeReg[8]~322_combout ;
wire \my_processor|data_writeReg[9]~323_combout ;
wire \my_processor|data_writeReg[10]~324_combout ;
wire \my_processor|data_writeReg[11]~325_combout ;
wire \my_processor|data_writeReg[12]~326_combout ;
wire \my_processor|data_writeReg[13]~327_combout ;
wire \my_processor|data_writeReg[14]~328_combout ;
wire \my_processor|data_writeReg[15]~329_combout ;
wire \my_processor|data_writeReg[28]~330_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_regfile|regWriteCheck_loop[7].dffei|q ;
wire [31:0] \my_processor|pc_reg|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[9].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[1].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[17].dffei|q ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_regfile|regWriteCheck_loop[21].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[5].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[10].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[11].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[12].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[13].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[14].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[15].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[16].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[4].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[6].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[8].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[3].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[2].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[19].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[18].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[20].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[22].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[23].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[24].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[25].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[26].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[27].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[28].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[29].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[30].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[31].dffei|q ;
wire [1:0] \clock_div_4|r_reg ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|getDmemAddr|Add0~0_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|getDmemAddr|Add0~2_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|getDmemAddr|Add0~4_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|getDmemAddr|Add0~6_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|getDmemAddr|Add0~8_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|getDmemAddr|Add0~10_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|getDmemAddr|Add0~12_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|getDmemAddr|Add0~14_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|getDmemAddr|Add0~16_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|getDmemAddr|Add0~18_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|getDmemAddr|Add0~20_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|getDmemAddr|Add0~22_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \data[0]~output (
	.i(\my_regfile|data_readRegA[0]~683_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \data[1]~output (
	.i(\my_regfile|data_readRegA[1]~661_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \data[2]~output (
	.i(\my_regfile|data_readRegA[2]~639_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \data[3]~output (
	.i(\my_regfile|data_readRegA[3]~617_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \data[4]~output (
	.i(\my_regfile|data_readRegA[4]~595_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \data[5]~output (
	.i(\my_regfile|data_readRegA[5]~573_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \data[6]~output (
	.i(\my_regfile|data_readRegA[6]~716_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \data[7]~output (
	.i(\my_regfile|data_readRegA[7]~717_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \data[8]~output (
	.i(\my_regfile|data_readRegA[8]~718_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \data[9]~output (
	.i(\my_regfile|data_readRegA[9]~491_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \data[10]~output (
	.i(\my_regfile|data_readRegA[10]~470_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \data[11]~output (
	.i(\my_regfile|data_readRegA[11]~449_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \data[12]~output (
	.i(\my_regfile|data_readRegA[12]~428_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \data[13]~output (
	.i(\my_regfile|data_readRegA[13]~407_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \data[14]~output (
	.i(\my_regfile|data_readRegA[14]~386_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \data[15]~output (
	.i(\my_regfile|data_readRegA[15]~365_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \data[16]~output (
	.i(\my_regfile|data_readRegA[16]~344_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data[17]~output (
	.i(\my_regfile|data_readRegA[17]~323_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \data[18]~output (
	.i(\my_regfile|data_readRegA[18]~302_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \data[19]~output (
	.i(\my_regfile|data_readRegA[19]~281_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \data[20]~output (
	.i(\my_regfile|data_readRegA[20]~260_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \data[21]~output (
	.i(\my_regfile|data_readRegA[21]~239_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \data[22]~output (
	.i(\my_regfile|data_readRegA[22]~218_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \data[23]~output (
	.i(\my_regfile|data_readRegA[23]~197_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \data[24]~output (
	.i(\my_regfile|data_readRegA[24]~176_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \data[25]~output (
	.i(\my_regfile|data_readRegA[25]~154_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \data[26]~output (
	.i(\my_regfile|data_readRegA[26]~133_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \data[27]~output (
	.i(\my_regfile|data_readRegA[27]~112_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \data[28]~output (
	.i(\my_regfile|data_readRegA[28]~91_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \data[29]~output (
	.i(\my_regfile|data_readRegA[29]~70_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \data[30]~output (
	.i(\my_regfile|data_readRegA[30]~49_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \data[31]~output (
	.i(\my_regfile|data_readRegA[31]~22_combout ),
	.oe(\my_regfile|data_readRegA[31]~719_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_processor|ctrl_readRegA[0]~17_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_processor|ctrl_readRegA[1]~18_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_processor|ctrl_readRegA[2]~19_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_processor|ctrl_readRegA[3]~20_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_processor|ctrl_readRegA[4]~21_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~10_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~11_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~12_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~13_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~14_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~11_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg[0]~321_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg[1]~304_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~292_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~284_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~275_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~268_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~261_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~254_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~322_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~323_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~324_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~325_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~326_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~327_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~328_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~329_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~195_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~188_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~181_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~174_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~167_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~160_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~153_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~146_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~135_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~127_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~119_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~111_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg[28]~330_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg[29]~90_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~75_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~68_combout ),
	.oe(\my_processor|data_writeReg[31]~317_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|data_readRegA[0]~683_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|data_readRegA[1]~661_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|data_readRegA[2]~639_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|data_readRegA[3]~617_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|data_readRegA[4]~595_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|data_readRegA[5]~573_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|data_readRegA[6]~716_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|data_readRegA[7]~717_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|data_readRegA[8]~718_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|data_readRegA[9]~491_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|data_readRegA[10]~470_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|data_readRegA[11]~449_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|data_readRegA[12]~428_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|data_readRegA[13]~407_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|data_readRegA[14]~386_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|data_readRegA[15]~365_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|data_readRegA[16]~344_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|data_readRegA[17]~323_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|data_readRegA[18]~302_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|data_readRegA[19]~281_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|data_readRegA[20]~260_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|data_readRegA[21]~239_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|data_readRegA[22]~218_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|data_readRegA[23]~197_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|data_readRegA[24]~176_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|data_readRegA[25]~154_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|data_readRegA[26]~133_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|data_readRegA[27]~112_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|data_readRegA[28]~91_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|data_readRegA[29]~70_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|data_readRegA[30]~49_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|data_readRegA[31]~22_combout ),
	.oe(\my_regfile|data_readRegA[31]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|data_readRegB[0]~683_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|data_readRegB[1]~661_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|data_readRegB[2]~639_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|data_readRegB[3]~617_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|data_readRegB[4]~595_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|data_readRegB[5]~573_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|data_readRegB[6]~552_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|data_readRegB[7]~531_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|data_readRegB[8]~510_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|data_readRegB[9]~489_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|data_readRegB[10]~468_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|data_readRegB[11]~447_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|data_readRegB[12]~426_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|data_readRegB[13]~405_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|data_readRegB[14]~384_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|data_readRegB[15]~363_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|data_readRegB[16]~342_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|data_readRegB[17]~321_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|data_readRegB[18]~300_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|data_readRegB[19]~279_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|data_readRegB[20]~258_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|data_readRegB[21]~237_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|data_readRegB[22]~216_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|data_readRegB[23]~195_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|data_readRegB[24]~174_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|data_readRegB[25]~153_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|data_readRegB[26]~132_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|data_readRegB[27]~111_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|data_readRegB[28]~90_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|data_readRegB[29]~68_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|data_readRegB[30]~47_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|data_readRegB[31]~20_combout ),
	.oe(\my_regfile|data_readRegB[31]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \dmem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \processor_clock~output (
	.i(\clock_div_4|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \regfile_clock~output (
	.i(!\clock_div_4|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc_reg|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc_reg|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc_reg|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc_reg|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc_reg|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc_reg|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc_reg|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc_reg|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc_reg|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc_reg|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc_reg|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc_reg|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \wren~output (
	.i(\my_processor|checker|isSw~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \q_dmem[0]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \q_dmem[1]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \q_dmem[2]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \q_dmem[3]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \q_dmem[4]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \q_dmem[5]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \q_dmem[6]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \q_dmem[7]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \q_dmem[8]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \q_dmem[9]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \q_dmem[10]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \q_dmem[11]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \q_dmem[12]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \q_dmem[13]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \q_dmem[14]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \q_dmem[15]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \q_dmem[16]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \q_dmem[17]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \q_dmem[18]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \q_dmem[19]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \q_dmem[20]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \q_dmem[21]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \q_dmem[22]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \q_dmem[23]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \q_dmem[24]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \q_dmem[25]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \q_dmem[26]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \q_dmem[27]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \q_dmem[28]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \q_dmem[29]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \q_dmem[30]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \q_dmem[31]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|checker|isWriteReg~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|ctrl_writeReg[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|ctrl_writeReg[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_processor|ctrl_writeReg[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_processor|ctrl_writeReg[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_processor|ctrl_writeReg[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N0
cycloneive_lcell_comb \clock_div_4|r_reg[0]~0 (
// Equation(s):
// \clock_div_4|r_reg[0]~0_combout  = !\clock_div_4|r_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_div_4|r_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_div_4|r_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|r_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \clock_div_4|r_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X60_Y72_N1
dffeas \clock_div_4|r_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_div_4|r_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_div_4|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_div_4|r_reg[0] .is_wysiwyg = "true";
defparam \clock_div_4|r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N22
cycloneive_lcell_comb \clock_div_4|clk_track~0 (
// Equation(s):
// \clock_div_4|clk_track~0_combout  = \clock_div_4|clk_track~q  $ (\clock_div_4|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_div_4|clk_track~q ),
	.datad(\clock_div_4|r_reg [0]),
	.cin(gnd),
	.combout(\clock_div_4|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|clk_track~0 .lut_mask = 16'h0FF0;
defparam \clock_div_4|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N4
cycloneive_lcell_comb \clock_div_4|clk_track~feeder (
// Equation(s):
// \clock_div_4|clk_track~feeder_combout  = \clock_div_4|clk_track~0_combout 

	.dataa(\clock_div_4|clk_track~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_div_4|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|clk_track~feeder .lut_mask = 16'hAAAA;
defparam \clock_div_4|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y72_N5
dffeas \clock_div_4|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_div_4|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_div_4|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_div_4|clk_track .is_wysiwyg = "true";
defparam \clock_div_4|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \clock_div_4|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_div_4|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_div_4|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_div_4|clk_track~clkctrl .clock_type = "global clock";
defparam \clock_div_4|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \my_processor|pc_reg|q[0]~33 (
// Equation(s):
// \my_processor|pc_reg|q[0]~33_combout  = !\my_processor|pc_reg|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|pc_reg|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|pc_reg|q[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_reg|q[0]~33 .lut_mask = 16'h0F0F;
defparam \my_processor|pc_reg|q[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N29
dffeas \my_processor|pc_reg|q[0] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[0] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \my_processor|pc_reg|q[1]~11 (
// Equation(s):
// \my_processor|pc_reg|q[1]~11_combout  = (\my_processor|pc_reg|q [0] & (\my_processor|pc_reg|q [1] $ (VCC))) # (!\my_processor|pc_reg|q [0] & (\my_processor|pc_reg|q [1] & VCC))
// \my_processor|pc_reg|q[1]~12  = CARRY((\my_processor|pc_reg|q [0] & \my_processor|pc_reg|q [1]))

	.dataa(\my_processor|pc_reg|q [0]),
	.datab(\my_processor|pc_reg|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|pc_reg|q[1]~11_combout ),
	.cout(\my_processor|pc_reg|q[1]~12 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[1]~11 .lut_mask = 16'h6688;
defparam \my_processor|pc_reg|q[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N5
dffeas \my_processor|pc_reg|q[1] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[1] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \my_processor|pc_reg|q[2]~13 (
// Equation(s):
// \my_processor|pc_reg|q[2]~13_combout  = (\my_processor|pc_reg|q [2] & (!\my_processor|pc_reg|q[1]~12 )) # (!\my_processor|pc_reg|q [2] & ((\my_processor|pc_reg|q[1]~12 ) # (GND)))
// \my_processor|pc_reg|q[2]~14  = CARRY((!\my_processor|pc_reg|q[1]~12 ) # (!\my_processor|pc_reg|q [2]))

	.dataa(\my_processor|pc_reg|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[1]~12 ),
	.combout(\my_processor|pc_reg|q[2]~13_combout ),
	.cout(\my_processor|pc_reg|q[2]~14 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[2]~13 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N7
dffeas \my_processor|pc_reg|q[2] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[2] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \my_processor|pc_reg|q[3]~15 (
// Equation(s):
// \my_processor|pc_reg|q[3]~15_combout  = (\my_processor|pc_reg|q [3] & (\my_processor|pc_reg|q[2]~14  $ (GND))) # (!\my_processor|pc_reg|q [3] & (!\my_processor|pc_reg|q[2]~14  & VCC))
// \my_processor|pc_reg|q[3]~16  = CARRY((\my_processor|pc_reg|q [3] & !\my_processor|pc_reg|q[2]~14 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[2]~14 ),
	.combout(\my_processor|pc_reg|q[3]~15_combout ),
	.cout(\my_processor|pc_reg|q[3]~16 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[3]~15 .lut_mask = 16'hC30C;
defparam \my_processor|pc_reg|q[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N9
dffeas \my_processor|pc_reg|q[3] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[3] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \my_processor|pc_reg|q[4]~17 (
// Equation(s):
// \my_processor|pc_reg|q[4]~17_combout  = (\my_processor|pc_reg|q [4] & (!\my_processor|pc_reg|q[3]~16 )) # (!\my_processor|pc_reg|q [4] & ((\my_processor|pc_reg|q[3]~16 ) # (GND)))
// \my_processor|pc_reg|q[4]~18  = CARRY((!\my_processor|pc_reg|q[3]~16 ) # (!\my_processor|pc_reg|q [4]))

	.dataa(\my_processor|pc_reg|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[3]~16 ),
	.combout(\my_processor|pc_reg|q[4]~17_combout ),
	.cout(\my_processor|pc_reg|q[4]~18 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[4]~17 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N11
dffeas \my_processor|pc_reg|q[4] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[4] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \my_processor|pc_reg|q[5]~19 (
// Equation(s):
// \my_processor|pc_reg|q[5]~19_combout  = (\my_processor|pc_reg|q [5] & (\my_processor|pc_reg|q[4]~18  $ (GND))) # (!\my_processor|pc_reg|q [5] & (!\my_processor|pc_reg|q[4]~18  & VCC))
// \my_processor|pc_reg|q[5]~20  = CARRY((\my_processor|pc_reg|q [5] & !\my_processor|pc_reg|q[4]~18 ))

	.dataa(\my_processor|pc_reg|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[4]~18 ),
	.combout(\my_processor|pc_reg|q[5]~19_combout ),
	.cout(\my_processor|pc_reg|q[5]~20 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[5]~19 .lut_mask = 16'hA50A;
defparam \my_processor|pc_reg|q[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N13
dffeas \my_processor|pc_reg|q[5] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[5] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \my_processor|pc_reg|q[6]~21 (
// Equation(s):
// \my_processor|pc_reg|q[6]~21_combout  = (\my_processor|pc_reg|q [6] & (!\my_processor|pc_reg|q[5]~20 )) # (!\my_processor|pc_reg|q [6] & ((\my_processor|pc_reg|q[5]~20 ) # (GND)))
// \my_processor|pc_reg|q[6]~22  = CARRY((!\my_processor|pc_reg|q[5]~20 ) # (!\my_processor|pc_reg|q [6]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[5]~20 ),
	.combout(\my_processor|pc_reg|q[6]~21_combout ),
	.cout(\my_processor|pc_reg|q[6]~22 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[6]~21 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_reg|q[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N15
dffeas \my_processor|pc_reg|q[6] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[6] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \my_processor|pc_reg|q[7]~23 (
// Equation(s):
// \my_processor|pc_reg|q[7]~23_combout  = (\my_processor|pc_reg|q [7] & (\my_processor|pc_reg|q[6]~22  $ (GND))) # (!\my_processor|pc_reg|q [7] & (!\my_processor|pc_reg|q[6]~22  & VCC))
// \my_processor|pc_reg|q[7]~24  = CARRY((\my_processor|pc_reg|q [7] & !\my_processor|pc_reg|q[6]~22 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[6]~22 ),
	.combout(\my_processor|pc_reg|q[7]~23_combout ),
	.cout(\my_processor|pc_reg|q[7]~24 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[7]~23 .lut_mask = 16'hC30C;
defparam \my_processor|pc_reg|q[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \my_processor|pc_reg|q[7] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[7] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \my_processor|pc_reg|q[8]~25 (
// Equation(s):
// \my_processor|pc_reg|q[8]~25_combout  = (\my_processor|pc_reg|q [8] & (!\my_processor|pc_reg|q[7]~24 )) # (!\my_processor|pc_reg|q [8] & ((\my_processor|pc_reg|q[7]~24 ) # (GND)))
// \my_processor|pc_reg|q[8]~26  = CARRY((!\my_processor|pc_reg|q[7]~24 ) # (!\my_processor|pc_reg|q [8]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[7]~24 ),
	.combout(\my_processor|pc_reg|q[8]~25_combout ),
	.cout(\my_processor|pc_reg|q[8]~26 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[8]~25 .lut_mask = 16'h3C3F;
defparam \my_processor|pc_reg|q[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \my_processor|pc_reg|q[8] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[8] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \my_processor|pc_reg|q[9]~27 (
// Equation(s):
// \my_processor|pc_reg|q[9]~27_combout  = (\my_processor|pc_reg|q [9] & (\my_processor|pc_reg|q[8]~26  $ (GND))) # (!\my_processor|pc_reg|q [9] & (!\my_processor|pc_reg|q[8]~26  & VCC))
// \my_processor|pc_reg|q[9]~28  = CARRY((\my_processor|pc_reg|q [9] & !\my_processor|pc_reg|q[8]~26 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[8]~26 ),
	.combout(\my_processor|pc_reg|q[9]~27_combout ),
	.cout(\my_processor|pc_reg|q[9]~28 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[9]~27 .lut_mask = 16'hC30C;
defparam \my_processor|pc_reg|q[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N21
dffeas \my_processor|pc_reg|q[9] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[9] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \my_processor|pc_reg|q[10]~29 (
// Equation(s):
// \my_processor|pc_reg|q[10]~29_combout  = (\my_processor|pc_reg|q [10] & (!\my_processor|pc_reg|q[9]~28 )) # (!\my_processor|pc_reg|q [10] & ((\my_processor|pc_reg|q[9]~28 ) # (GND)))
// \my_processor|pc_reg|q[10]~30  = CARRY((!\my_processor|pc_reg|q[9]~28 ) # (!\my_processor|pc_reg|q [10]))

	.dataa(\my_processor|pc_reg|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[9]~28 ),
	.combout(\my_processor|pc_reg|q[10]~29_combout ),
	.cout(\my_processor|pc_reg|q[10]~30 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[10]~29 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N23
dffeas \my_processor|pc_reg|q[10] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[10] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \my_processor|pc_reg|q[11]~31 (
// Equation(s):
// \my_processor|pc_reg|q[11]~31_combout  = \my_processor|pc_reg|q[10]~30  $ (!\my_processor|pc_reg|q [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc_reg|q [11]),
	.cin(\my_processor|pc_reg|q[10]~30 ),
	.combout(\my_processor|pc_reg|q[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_reg|q[11]~31 .lut_mask = 16'hF00F;
defparam \my_processor|pc_reg|q[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \my_processor|pc_reg|q[11] (
	.clk(\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|pc_reg|q[11]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[11] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA00028;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA00028;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \my_processor|checker|isAddi~0 (
// Equation(s):
// \my_processor|checker|isAddi~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// \my_imem|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|checker|isAddi~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isAddi~0 .lut_mask = 16'h1000;
defparam \my_processor|checker|isAddi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \my_processor|checker|isLw~0 (
// Equation(s):
// \my_processor|checker|isLw~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [28])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|checker|isLw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isLw~0 .lut_mask = 16'h0001;
defparam \my_processor|checker|isLw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \my_processor|checker|isI (
// Equation(s):
// \my_processor|checker|isI~combout  = (\my_processor|checker|isAddi~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isI~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isI .lut_mask = 16'hFCF0;
defparam \my_processor|checker|isI .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FAAA5500;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000;
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~5 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [24]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~5 .lut_mask = 16'hFA50;
defparam \my_processor|ctrl_readRegA[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~6 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~6_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[2]~5_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|ctrl_readRegA[2]~5_combout ),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~6 .lut_mask = 16'hACAF;
defparam \my_processor|ctrl_readRegA[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~1 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~1 .lut_mask = 16'hF5A0;
defparam \my_processor|ctrl_readRegA[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~2 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~2_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[4]~1_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~2 .lut_mask = 16'hACAF;
defparam \my_processor|ctrl_readRegA[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004EE4E4E4;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2280;
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~3 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~3 .lut_mask = 16'hCCF0;
defparam \my_processor|ctrl_readRegA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~4 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~4_combout  = (\my_processor|checker|isAddi~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [22])))) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[0]~3_combout )) # 
// (!\my_processor|checker|isLw~0_combout )))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_processor|ctrl_readRegA[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~4 .lut_mask = 16'hF3D1;
defparam \my_processor|ctrl_readRegA[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~9 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~9 .lut_mask = 16'hF3C0;
defparam \my_processor|ctrl_readRegA[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~10 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~10_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[1]~9_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|ctrl_readRegA[1]~9_combout ),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~10 .lut_mask = 16'hACAF;
defparam \my_processor|ctrl_readRegA[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~43 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~43_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & !\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~43 .lut_mask = 16'h00F0;
defparam \my_regfile|bca|bitcheck[25]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~7 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [25]))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~7 .lut_mask = 16'hFA50;
defparam \my_processor|ctrl_readRegA[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~8 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~8_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[3]~7_combout ) # 
// (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|ctrl_readRegA[3]~7_combout ),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~8 .lut_mask = 16'hACAF;
defparam \my_processor|ctrl_readRegA[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~23 (
// Equation(s):
// \my_regfile|data_readRegA[31]~23_combout  = (\my_regfile|bca|bitcheck[25]~43_combout  & (((\my_processor|ctrl_readRegA[4]~2_combout ) # (!\my_processor|ctrl_readRegA[3]~8_combout )) # (!\my_processor|ctrl_readRegA[2]~6_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|bca|bitcheck[25]~43_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~23 .lut_mask = 16'hD0F0;
defparam \my_regfile|data_readRegA[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~44 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~44_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~44 .lut_mask = 16'h00F0;
defparam \my_regfile|bca|bitcheck[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~26 (
// Equation(s):
// \my_regfile|data_readRegA[31]~26_combout  = (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & ((!\my_regfile|bca|bitcheck[11]~44_combout ) # (!\my_processor|ctrl_readRegA[2]~6_combout ))))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~26 .lut_mask = 16'h0444;
defparam \my_regfile|data_readRegA[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \my_regfile|bca|bitcheck[31]~36 (
// Equation(s):
// \my_regfile|bca|bitcheck[31]~36_combout  = (\my_processor|ctrl_readRegA[2]~6_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & \my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[31]~36 .lut_mask = 16'hA000;
defparam \my_regfile|bca|bitcheck[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[27]~30 (
// Equation(s):
// \my_regfile|bca|bitcheck[27]~30_combout  = (\my_processor|ctrl_readRegA[4]~2_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[2]~6_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[27]~30 .lut_mask = 16'h00A0;
defparam \my_regfile|bca|bitcheck[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~17 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~17_combout  = (!\my_processor|ctrl_readRegA[3]~8_combout  & (!\my_processor|ctrl_readRegA[2]~6_combout  & !\my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~17 .lut_mask = 16'h0011;
defparam \my_regfile|bca|bitcheck[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~25 (
// Equation(s):
// \my_regfile|data_readRegA[31]~25_combout  = (\my_regfile|bca|bitcheck[31]~36_combout ) # ((\my_regfile|bca|bitcheck[27]~30_combout ) # (\my_regfile|bca|bitcheck[3]~17_combout ))

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[31]~36_combout ),
	.datac(\my_regfile|bca|bitcheck[27]~30_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~25 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegA[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~14 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~14_combout  = (!\my_processor|ctrl_readRegA[2]~6_combout  & (!\my_processor|ctrl_readRegA[3]~8_combout  & \my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~14 .lut_mask = 16'h0500;
defparam \my_regfile|bca|bitcheck[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~25 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (!\my_imem|altsyncram_component|auto_generated|q_a [20] & \my_imem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~25 .lut_mask = 16'h0C00;
defparam \my_regfile|bca|bitcheck[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~26 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~26 .lut_mask = 16'h2020;
defparam \my_regfile|bca|bitcheck[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~11 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~11_combout  = (\my_processor|checker|isAddi~0_combout ) # (\my_processor|checker|isLw~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~11 .lut_mask = 16'hFFF0;
defparam \my_processor|ctrl_readRegA[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~27 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~27_combout  = (\my_processor|ctrl_readRegA[4]~11_combout  & ((\my_processor|checker|isI~combout  & ((\my_regfile|bca|bitcheck[23]~26_combout ))) # (!\my_processor|checker|isI~combout  & (\my_regfile|bca|bitcheck[23]~25_combout 
// ))))

	.dataa(\my_regfile|bca|bitcheck[23]~25_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~26_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~27 .lut_mask = 16'hCA00;
defparam \my_regfile|bca|bitcheck[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \my_regfile|bca|bitcheck[7]~18 (
// Equation(s):
// \my_regfile|bca|bitcheck[7]~18_combout  = (\my_processor|ctrl_readRegA[2]~6_combout  & (!\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[7]~18 .lut_mask = 16'h000A;
defparam \my_regfile|bca|bitcheck[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~24 (
// Equation(s):
// \my_regfile|data_readRegA[31]~24_combout  = (\my_regfile|bca|bitcheck[19]~14_combout ) # ((\my_regfile|bca|bitcheck[23]~27_combout ) # (\my_regfile|bca|bitcheck[7]~18_combout ))

	.dataa(\my_regfile|bca|bitcheck[19]~14_combout ),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[23]~27_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~24 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegA[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~27 (
// Equation(s):
// \my_regfile|data_readRegA[31]~27_combout  = (!\my_regfile|data_readRegA[31]~26_combout  & ((\my_regfile|bca|bitcheck[11]~44_combout ) # ((\my_regfile|data_readRegA[31]~25_combout ) # (\my_regfile|data_readRegA[31]~24_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~26_combout ),
	.datab(\my_regfile|bca|bitcheck[11]~44_combout ),
	.datac(\my_regfile|data_readRegA[31]~25_combout ),
	.datad(\my_regfile|data_readRegA[31]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~27 .lut_mask = 16'h5554;
defparam \my_regfile|data_readRegA[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A680;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~1_combout  = ((\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [12])))) # 
// (!\my_processor|ctrl_readRegA[4]~11_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~1 .lut_mask = 16'hACFF;
defparam \my_processor|ctrl_readRegB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~4_combout  = ((\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13])))) # 
// (!\my_processor|ctrl_readRegA[4]~11_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~4 .lut_mask = 16'hACFF;
defparam \my_processor|ctrl_readRegB[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~3_combout  = ((\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15])))) # 
// (!\my_processor|ctrl_readRegA[4]~11_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~3 .lut_mask = 16'hACFF;
defparam \my_processor|ctrl_readRegB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~2_combout  = ((\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14]))) # 
// (!\my_processor|ctrl_readRegA[4]~11_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~2 .lut_mask = 16'hCAFF;
defparam \my_processor|ctrl_readRegB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~0_combout  = ((\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16]))) # 
// (!\my_processor|ctrl_readRegA[4]~11_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~0 .lut_mask = 16'hCAFF;
defparam \my_processor|ctrl_readRegB[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~25 (
// Equation(s):
// \my_regfile|data_readRegB[31]~25_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[2]~2_combout  & !\my_processor|ctrl_readRegB[4]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~25 .lut_mask = 16'h00A0;
defparam \my_regfile|data_readRegB[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~52 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~52_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & !\my_processor|ctrl_readRegB[4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~52 .lut_mask = 16'h00F0;
defparam \my_regfile|bcb|bitcheck[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~23 (
// Equation(s):
// \my_regfile|data_readRegB[31]~23_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (!\my_processor|ctrl_readRegB[1]~4_combout  & ((!\my_regfile|bcb|bitcheck[11]~52_combout ) # (!\my_processor|ctrl_readRegB[2]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_regfile|bcb|bitcheck[11]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~23 .lut_mask = 16'h0222;
defparam \my_regfile|data_readRegB[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[23]~34 (
// Equation(s):
// \my_regfile|bcb|bitcheck[23]~34_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[4]~0_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[23]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[23]~34 .lut_mask = 16'h00A0;
defparam \my_regfile|bcb|bitcheck[23]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[7]~7 (
// Equation(s):
// \my_regfile|bcb|bitcheck[7]~7_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [20] & \my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[7]~7 .lut_mask = 16'h0300;
defparam \my_regfile|bcb|bitcheck[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[7]~8 (
// Equation(s):
// \my_regfile|bcb|bitcheck[7]~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [14] & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[7]~8 .lut_mask = 16'h000A;
defparam \my_regfile|bcb|bitcheck[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[7]~9 (
// Equation(s):
// \my_regfile|bcb|bitcheck[7]~9_combout  = (\my_processor|ctrl_readRegA[4]~11_combout  & ((\my_processor|checker|isI~combout  & (\my_regfile|bcb|bitcheck[7]~7_combout )) # (!\my_processor|checker|isI~combout  & ((\my_regfile|bcb|bitcheck[7]~8_combout )))))

	.dataa(\my_regfile|bcb|bitcheck[7]~7_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~8_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[7]~9 .lut_mask = 16'hAC00;
defparam \my_regfile|bcb|bitcheck[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[19]~29 (
// Equation(s):
// \my_regfile|bcb|bitcheck[19]~29_combout  = (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[4]~0_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[19]~29 .lut_mask = 16'h0050;
defparam \my_regfile|bcb|bitcheck[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~21 (
// Equation(s):
// \my_regfile|data_readRegB[31]~21_combout  = (\my_regfile|bcb|bitcheck[23]~34_combout ) # ((\my_regfile|bcb|bitcheck[7]~9_combout ) # (\my_regfile|bcb|bitcheck[19]~29_combout ))

	.dataa(\my_regfile|bcb|bitcheck[23]~34_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[7]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~21 .lut_mask = 16'hFFFA;
defparam \my_regfile|data_readRegB[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[31]~45 (
// Equation(s):
// \my_regfile|bcb|bitcheck[31]~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_imem|altsyncram_component|auto_generated|q_a [14] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[31]~45 .lut_mask = 16'hC000;
defparam \my_regfile|bcb|bitcheck[31]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[31]~44 (
// Equation(s):
// \my_regfile|bcb|bitcheck[31]~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & \my_imem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[31]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[31]~44 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[31]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[31]~46 (
// Equation(s):
// \my_regfile|bcb|bitcheck[31]~46_combout  = ((\my_processor|checker|isI~combout  & ((\my_regfile|bcb|bitcheck[31]~44_combout ))) # (!\my_processor|checker|isI~combout  & (\my_regfile|bcb|bitcheck[31]~45_combout ))) # 
// (!\my_processor|ctrl_readRegA[4]~11_combout )

	.dataa(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~11_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~44_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[31]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[31]~46 .lut_mask = 16'hF3BB;
defparam \my_regfile|bcb|bitcheck[31]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[3]~1 (
// Equation(s):
// \my_regfile|bcb|bitcheck[3]~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [14] & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[3]~1 .lut_mask = 16'h0005;
defparam \my_regfile|bcb|bitcheck[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[3]~0 (
// Equation(s):
// \my_regfile|bcb|bitcheck[3]~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (!\my_imem|altsyncram_component|auto_generated|q_a [20] & !\my_imem|altsyncram_component|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[3]~0 .lut_mask = 16'h0003;
defparam \my_regfile|bcb|bitcheck[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[3]~2 (
// Equation(s):
// \my_regfile|bcb|bitcheck[3]~2_combout  = (\my_processor|ctrl_readRegA[4]~11_combout  & ((\my_processor|checker|isI~combout  & ((\my_regfile|bcb|bitcheck[3]~0_combout ))) # (!\my_processor|checker|isI~combout  & (\my_regfile|bcb|bitcheck[3]~1_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~0_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[3]~2 .lut_mask = 16'hCA00;
defparam \my_regfile|bcb|bitcheck[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[27]~37 (
// Equation(s):
// \my_regfile|bcb|bitcheck[27]~37_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20] & \my_imem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[27]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[27]~37 .lut_mask = 16'h3000;
defparam \my_regfile|bcb|bitcheck[27]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[27]~38 (
// Equation(s):
// \my_regfile|bcb|bitcheck[27]~38_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [14] & (\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[27]~38 .lut_mask = 16'h5000;
defparam \my_regfile|bcb|bitcheck[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[27]~39 (
// Equation(s):
// \my_regfile|bcb|bitcheck[27]~39_combout  = (\my_processor|ctrl_readRegA[4]~11_combout  & ((\my_processor|checker|isI~combout  & (\my_regfile|bcb|bitcheck[27]~37_combout )) # (!\my_processor|checker|isI~combout  & ((\my_regfile|bcb|bitcheck[27]~38_combout 
// )))))

	.dataa(\my_regfile|bcb|bitcheck[27]~37_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~38_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[27]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[27]~39 .lut_mask = 16'hAC00;
defparam \my_regfile|bcb|bitcheck[27]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~22 (
// Equation(s):
// \my_regfile|data_readRegB[31]~22_combout  = (\my_regfile|bcb|bitcheck[31]~46_combout ) # ((\my_regfile|bcb|bitcheck[3]~2_combout ) # (\my_regfile|bcb|bitcheck[27]~39_combout ))

	.dataa(\my_regfile|bcb|bitcheck[31]~46_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[27]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~22 .lut_mask = 16'hFFEE;
defparam \my_regfile|data_readRegB[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~24 (
// Equation(s):
// \my_regfile|data_readRegB[31]~24_combout  = (!\my_regfile|data_readRegB[31]~23_combout  & ((\my_regfile|bcb|bitcheck[11]~52_combout ) # ((\my_regfile|data_readRegB[31]~21_combout ) # (\my_regfile|data_readRegB[31]~22_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~23_combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~52_combout ),
	.datac(\my_regfile|data_readRegB[31]~21_combout ),
	.datad(\my_regfile|data_readRegB[31]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~24 .lut_mask = 16'h5554;
defparam \my_regfile|data_readRegB[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~26 (
// Equation(s):
// \my_regfile|data_readRegB[31]~26_combout  = (\my_regfile|data_readRegB[31]~24_combout ) # ((\my_processor|ctrl_readRegB[0]~1_combout  & (!\my_processor|ctrl_readRegB[1]~4_combout  & !\my_regfile|data_readRegB[31]~25_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|data_readRegB[31]~25_combout ),
	.datad(\my_regfile|data_readRegB[31]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~26 .lut_mask = 16'hFF02;
defparam \my_regfile|data_readRegB[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \my_processor|dataA[0]~80 (
// Equation(s):
// \my_processor|dataA[0]~80_combout  = (\my_processor|checker|isI~combout  & (((!\my_regfile|data_readRegB[31]~26_combout )))) # (!\my_processor|checker|isI~combout  & (!\my_regfile|data_readRegA[31]~23_combout  & (!\my_regfile|data_readRegA[31]~27_combout 
// )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegB[31]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[0]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[0]~80 .lut_mask = 16'h01AB;
defparam \my_processor|dataA[0]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[15]~9 (
// Equation(s):
// \my_regfile|bca|bitcheck[15]~9_combout  = (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_processor|ctrl_readRegA[2]~6_combout  & \my_processor|ctrl_readRegA[3]~8_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[15]~9 .lut_mask = 16'h5000;
defparam \my_regfile|bca|bitcheck[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[12]~10 (
// Equation(s):
// \my_regfile|bca|bitcheck[12]~10_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_processor|ctrl_readRegA[1]~10_combout ) # (!\my_regfile|bca|bitcheck[15]~9_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[12]~10 .lut_mask = 16'hFAFF;
defparam \my_regfile|bca|bitcheck[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \my_processor|checker|isSw~0 (
// Equation(s):
// \my_processor|checker|isSw~0_combout  = (\my_processor|checker|isAddi~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|checker|isSw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isSw~0 .lut_mask = 16'hAA00;
defparam \my_processor|checker|isSw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~719 (
// Equation(s):
// \my_regfile|data_readRegA[31]~719_combout  = (\my_processor|checker|isAddi~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_regfile|data_readRegA[31]~23_combout ) # (\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[31]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~719 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[31]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \my_processor|data[0]~36 (
// Equation(s):
// \my_processor|data[0]~36_combout  = (\my_regfile|data_readRegA[0]~683_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~683_combout ),
	.datad(\my_regfile|data_readRegA[31]~719_combout ),
	.cin(gnd),
	.combout(\my_processor|data[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[0]~36 .lut_mask = 16'hF0FF;
defparam \my_processor|data[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \my_processor|checker|isDmem~0 (
// Equation(s):
// \my_processor|checker|isDmem~0_combout  = (\my_processor|checker|isLw~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isAddi~0_combout )))) # 
// (!\my_processor|checker|isLw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|checker|isDmem~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isDmem~0 .lut_mask = 16'hEAC0;
defparam \my_processor|checker|isDmem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \my_processor|address_dmem[0]~12 (
// Equation(s):
// \my_processor|address_dmem[0]~12_combout  = (\my_processor|getDmemAddr|Add0~0_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(\my_processor|getDmemAddr|Add0~0_combout ),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[0]~12 .lut_mask = 16'hCCFF;
defparam \my_processor|address_dmem[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064E904;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D50000;
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[2]~34 (
// Equation(s):
// \my_processor|data_writeReg[2]~34_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [6] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & ((!\my_imem|altsyncram_component|auto_generated|q_a [4]) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~34 .lut_mask = 16'h0103;
defparam \my_processor|data_writeReg[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \my_processor|checker|isALU~0 (
// Equation(s):
// \my_processor|checker|isALU~0_combout  = (\my_processor|checker|isLw~0_combout  & (\my_processor|data_writeReg[2]~34_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_processor|data_writeReg[2]~34_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|checker|isALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isALU~0 .lut_mask = 16'h0088;
defparam \my_processor|checker|isALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_processor|data_writeReg[31]~69 (
// Equation(s):
// \my_processor|data_writeReg[31]~69_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~69 .lut_mask = 16'h0001;
defparam \my_processor|data_writeReg[31]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_processor|checker|isAddi~1 (
// Equation(s):
// \my_processor|checker|isAddi~1_combout  = (\my_processor|checker|isAddi~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|checker|isAddi~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isAddi~1 .lut_mask = 16'h00CC;
defparam \my_processor|checker|isAddi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~8 (
// Equation(s):
// \my_processor|ALUOper|Selector0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [6] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # ((!\my_processor|checker|isAddi~0_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [6] & (\my_imem|altsyncram_component|auto_generated|q_a [5] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~8 .lut_mask = 16'hC8FA;
defparam \my_processor|ALUOper|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~13 (
// Equation(s):
// \my_processor|ALUOper|Selector0~13_combout  = (!\my_processor|ALUOper|Selector0~8_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|ALUOper|Selector0~8_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~13 .lut_mask = 16'h3100;
defparam \my_processor|ALUOper|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000910000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~6 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~6 .lut_mask = 16'h0011;
defparam \my_processor|ALUOper|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[1]~35 (
// Equation(s):
// \my_processor|data_writeReg[1]~35_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~35 .lut_mask = 16'h0055;
defparam \my_processor|data_writeReg[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \my_processor|checker|isLw (
// Equation(s):
// \my_processor|checker|isLw~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(gnd),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isLw~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isLw .lut_mask = 16'hCC00;
defparam \my_processor|checker|isLw .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_processor|data_writeReg[2]~78 (
// Equation(s):
// \my_processor|data_writeReg[2]~78_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~78 .lut_mask = 16'h0011;
defparam \my_processor|data_writeReg[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[2]~79 (
// Equation(s):
// \my_processor|data_writeReg[2]~79_combout  = (\my_processor|data_writeReg[2]~78_combout ) # (((!\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isAddi~0_combout )) # (!\my_processor|data_writeReg[2]~34_combout ))

	.dataa(\my_processor|data_writeReg[2]~78_combout ),
	.datab(\my_processor|data_writeReg[2]~34_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~79 .lut_mask = 16'hBFBB;
defparam \my_processor|data_writeReg[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \my_processor|aulOper[1]~1 (
// Equation(s):
// \my_processor|aulOper[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|aulOper[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[1]~1 .lut_mask = 16'hDD00;
defparam \my_processor|aulOper[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \my_processor|data_writeReg[2]~100 (
// Equation(s):
// \my_processor|data_writeReg[2]~100_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|data_writeReg[2]~79_combout  & \my_processor|aulOper[1]~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|data_writeReg[2]~79_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~100 .lut_mask = 16'h0300;
defparam \my_processor|data_writeReg[2]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \my_processor|dataB[2]~29 (
// Equation(s):
// \my_processor|dataB[2]~29_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[2]~639_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[2]~639_combout ),
	.datad(\my_regfile|data_readRegB[31]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[2]~29 .lut_mask = 16'hB8BB;
defparam \my_processor|dataB[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_dgc1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000099D00034;
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
cycloneive_lcell_comb \my_processor|dataB[1]~30 (
// Equation(s):
// \my_processor|dataB[1]~30_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[1]~661_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_regfile|data_readRegB[1]~661_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[1]~30 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[31]~51 (
// Equation(s):
// \my_regfile|bcb|bitcheck[31]~51_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout  & \my_regfile|bcb|bitcheck[31]~46_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[31]~51 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[31]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~0 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~0_combout  = (!\my_processor|checker|isLw~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(gnd),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~0 .lut_mask = 16'h2233;
defparam \my_processor|ctrl_readRegA[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \my_processor|ctrl_writeReg[2]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[2]~3_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((!\my_processor|ctrl_readRegA[4]~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[2]~3 .lut_mask = 16'h0F04;
defparam \my_processor|ctrl_writeReg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~4 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~4_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_processor|ctrl_readRegA[4]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~4 .lut_mask = 16'h3302;
defparam \my_processor|ctrl_writeReg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \my_processor|checker|isWriteReg~0 (
// Equation(s):
// \my_processor|checker|isWriteReg~0_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|checker|isLw~combout ) # ((\my_processor|checker|isAddi~1_combout ) # (\my_processor|checker|isALU~0_combout ))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|checker|isAddi~1_combout ),
	.datad(\my_processor|checker|isALU~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isWriteReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isWriteReg~0 .lut_mask = 16'h5554;
defparam \my_processor|checker|isWriteReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N14
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~1 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~1_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_processor|checker|isSw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~1 .lut_mask = 16'h0010;
defparam \my_processor|ctrl_writeReg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~28 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~28_combout  = (\my_processor|ctrl_writeReg[0]~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & !\my_processor|ctrl_readRegA[4]~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~28 .lut_mask = 16'hFF08;
defparam \my_regfile|bcw|bitcheck[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~29 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~29_combout  = (\my_processor|checker|isWriteReg~0_combout  & (!\my_processor|checker|isSw~0_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & \my_regfile|bcw|bitcheck[19]~28_combout )))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~29 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[31]~43 (
// Equation(s):
// \my_regfile|bcw|bitcheck[31]~43_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[19]~29_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[19]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[31]~43 .lut_mask = 16'hA000;
defparam \my_regfile|bcw|bitcheck[31]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[30]~49 (
// Equation(s):
// \my_regfile|bcb|bitcheck[30]~49_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # ((!\my_regfile|bcb|bitcheck[31]~46_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[30]~49 .lut_mask = 16'hCFFF;
defparam \my_regfile|bcb|bitcheck[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~0 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_processor|checker|isSw~0_combout  & !\my_processor|ctrl_readRegA[4]~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~0 .lut_mask = 16'h0004;
defparam \my_regfile|bcw|bitcheck[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~1 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~1_combout  = (\my_processor|checker|isWriteReg~0_combout  & (\my_regfile|bcw|bitcheck[17]~0_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_regfile|bcw|bitcheck[17]~0_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~1 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[29]~41 (
// Equation(s):
// \my_regfile|bcw|bitcheck[29]~41_combout  = (\my_processor|ctrl_writeReg[3]~4_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[17]~1_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[17]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[29]~41 .lut_mask = 16'hA000;
defparam \my_regfile|bcw|bitcheck[29]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~31 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~31_combout  = (\my_processor|checker|isWriteReg~0_combout  & (!\my_processor|checker|isSw~0_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & \my_regfile|bcw|bitcheck[19]~28_combout )))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_regfile|bcw|bitcheck[19]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~31 .lut_mask = 16'h0200;
defparam \my_regfile|bcw|bitcheck[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[30]~42 (
// Equation(s):
// \my_regfile|bcw|bitcheck[30]~42_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[18]~31_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[30]~42 .lut_mask = 16'h8800;
defparam \my_regfile|bcw|bitcheck[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[5]~4 (
// Equation(s):
// \my_regfile|bcb|bitcheck[5]~4_combout  = (\my_processor|ctrl_readRegB[2]~2_combout  & (\my_processor|ctrl_readRegB[0]~1_combout  & !\my_processor|ctrl_readRegB[1]~4_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[5]~4 .lut_mask = 16'h00A0;
defparam \my_regfile|bcb|bitcheck[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[29]~50 (
// Equation(s):
// \my_regfile|bcb|bitcheck[29]~50_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (\my_processor|ctrl_readRegB[4]~0_combout  & \my_regfile|bcb|bitcheck[5]~4_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[29]~50 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~681 (
// Equation(s):
// \my_regfile|data_readRegB[0]~681_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [0]) # ((!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~681 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[0]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[27]~39 (
// Equation(s):
// \my_regfile|bcw|bitcheck[27]~39_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[19]~29_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[19]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[27]~39 .lut_mask = 16'h4400;
defparam \my_regfile|bcw|bitcheck[27]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[28]~47 (
// Equation(s):
// \my_regfile|bcb|bitcheck[28]~47_combout  = ((\my_processor|ctrl_readRegB[0]~1_combout ) # (\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_regfile|bcb|bitcheck[31]~46_combout )

	.dataa(gnd),
	.datab(\my_regfile|bcb|bitcheck[31]~46_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[28]~47 .lut_mask = 16'hFFF3;
defparam \my_regfile|bcb|bitcheck[28]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~19 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~19_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_processor|checker|isSw~0_combout  & !\my_processor|ctrl_readRegA[4]~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~19 .lut_mask = 16'h0004;
defparam \my_regfile|bcw|bitcheck[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~20 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~20_combout  = (\my_processor|checker|isWriteReg~0_combout  & (\my_regfile|bcw|bitcheck[16]~19_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & !\my_processor|ctrl_writeReg[0]~1_combout )))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~19_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~20 .lut_mask = 16'h0008;
defparam \my_regfile|bcw|bitcheck[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[28]~40 (
// Equation(s):
// \my_regfile|bcw|bitcheck[28]~40_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[16]~20_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[16]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[28]~40 .lut_mask = 16'h8800;
defparam \my_regfile|bcw|bitcheck[28]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[27]~48 (
// Equation(s):
// \my_regfile|bcb|bitcheck[27]~48_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout  & \my_regfile|bcb|bitcheck[27]~39_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[27]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[27]~48 .lut_mask = 16'h8080;
defparam \my_regfile|bcb|bitcheck[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~680 (
// Equation(s):
// \my_regfile|data_readRegB[0]~680_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [0] & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~680 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~682 (
// Equation(s):
// \my_regfile|data_readRegB[0]~682_combout  = (\my_regfile|data_readRegB[0]~681_combout  & (\my_regfile|data_readRegB[0]~680_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.datac(\my_regfile|data_readRegB[0]~681_combout ),
	.datad(\my_regfile|data_readRegB[0]~680_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~682 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[0]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[0]~54 (
// Equation(s):
// \my_regfile|bcb|bitcheck[0]~54_combout  = (\my_processor|ctrl_readRegB[1]~4_combout ) # ((\my_processor|ctrl_readRegB[0]~1_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[0]~54 .lut_mask = 16'hEEFF;
defparam \my_regfile|bcb|bitcheck[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[2]~55 (
// Equation(s):
// \my_regfile|bcb|bitcheck[2]~55_combout  = ((\my_processor|ctrl_readRegB[0]~1_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout )) # (!\my_processor|ctrl_readRegB[1]~4_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[2]~55 .lut_mask = 16'hF5FF;
defparam \my_regfile|bcb|bitcheck[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~5 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~5_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [26] & !\my_processor|ctrl_readRegA[4]~0_combout ))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~5 .lut_mask = 16'h5504;
defparam \my_processor|ctrl_writeReg[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~2 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~2_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((!\my_processor|ctrl_readRegA[4]~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~2 .lut_mask = 16'h5510;
defparam \my_processor|ctrl_writeReg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[2]~9 (
// Equation(s):
// \my_regfile|bcw|bitcheck[2]~9_combout  = (\my_processor|checker|isWriteReg~0_combout  & (!\my_processor|ctrl_writeReg[4]~5_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & \my_processor|ctrl_writeReg[1]~2_combout )))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_processor|ctrl_writeReg[4]~5_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[2]~9 .lut_mask = 16'h0200;
defparam \my_regfile|bcw|bitcheck[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[2]~27 (
// Equation(s):
// \my_regfile|bcw|bitcheck[2]~27_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[2]~9_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[2]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[2]~27 .lut_mask = 16'h0500;
defparam \my_regfile|bcw|bitcheck[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[3]~11 (
// Equation(s):
// \my_regfile|bcw|bitcheck[3]~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_processor|checker|isSw~0_combout  & !\my_processor|ctrl_readRegA[4]~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[3]~11 .lut_mask = 16'h0002;
defparam \my_regfile|bcw|bitcheck[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[3]~12 (
// Equation(s):
// \my_regfile|bcw|bitcheck[3]~12_combout  = (\my_processor|checker|isWriteReg~0_combout  & (\my_regfile|bcw|bitcheck[3]~11_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|checker|isWriteReg~0_combout ),
	.datab(\my_regfile|bcw|bitcheck[3]~11_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[3]~12 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[3]~26 (
// Equation(s):
// \my_regfile|bcw|bitcheck[3]~26_combout  = (!\my_processor|ctrl_writeReg[3]~4_combout  & (!\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[3]~12_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[3]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[3]~26 .lut_mask = 16'h0500;
defparam \my_regfile|bcw|bitcheck[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~665 (
// Equation(s):
// \my_regfile|data_readRegB[0]~665_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [0]) # (!\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_regfile|bcb|bitcheck[3]~2_combout )) # (!\my_processor|ctrl_readRegB[1]~4_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~665 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[0]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~666 (
// Equation(s):
// \my_regfile|data_readRegB[0]~666_combout  = (\my_regfile|bcb|bitcheck[0]~54_combout  & (\my_regfile|data_readRegB[0]~665_combout  & ((\my_regfile|bcb|bitcheck[2]~55_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[0]~54_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~55_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[0]~665_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~666 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegB[0]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~3 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~3_combout  = (\my_processor|checker|isWriteReg~0_combout  & ((\my_processor|ctrl_readRegA[4]~0_combout ) # ((\my_processor|checker|isSw~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|checker|isWriteReg~0_combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~3 .lut_mask = 16'hF0B0;
defparam \my_regfile|bcw|bitcheck[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N22
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~4 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~4_combout  = (\my_regfile|bcw|bitcheck[1]~3_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & ((\my_processor|checker|isSw~0_combout ) # (!\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|bcw|bitcheck[1]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~4 .lut_mask = 16'h80C0;
defparam \my_regfile|bcw|bitcheck[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[5]~6 (
// Equation(s):
// \my_regfile|bcw|bitcheck[5]~6_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & !\my_processor|ctrl_writeReg[1]~2_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[5]~6 .lut_mask = 16'h0020;
defparam \my_regfile|bcw|bitcheck[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~663 (
// Equation(s):
// \my_regfile|data_readRegB[0]~663_combout  = (\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[5]~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~663 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[0]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[21]~5 (
// Equation(s):
// \my_regfile|bcb|bitcheck[21]~5_combout  = (\my_regfile|bcb|bitcheck[5]~4_combout  & (!\my_processor|ctrl_readRegB[3]~3_combout  & \my_processor|ctrl_readRegB[4]~0_combout ))

	.dataa(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[21]~5 .lut_mask = 16'h2200;
defparam \my_regfile|bcb|bitcheck[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[21]~7 (
// Equation(s):
// \my_regfile|bcw|bitcheck[21]~7_combout  = (!\my_processor|ctrl_writeReg[3]~4_combout  & (\my_regfile|bcw|bitcheck[17]~1_combout  & \my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcw|bitcheck[17]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[21]~7 .lut_mask = 16'h5000;
defparam \my_regfile|bcw|bitcheck[21]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~5 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~5_combout  = (!\my_processor|ctrl_writeReg[1]~2_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & (!\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[1]~4_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~5 .lut_mask = 16'h0100;
defparam \my_regfile|bcw|bitcheck[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~2 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~2_combout  = (!\my_processor|ctrl_writeReg[3]~4_combout  & (\my_regfile|bcw|bitcheck[17]~1_combout  & !\my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcw|bitcheck[17]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~2 .lut_mask = 16'h0050;
defparam \my_regfile|bcw|bitcheck[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[17]~3 (
// Equation(s):
// \my_regfile|bcb|bitcheck[17]~3_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (!\my_processor|ctrl_readRegB[2]~2_combout  & (!\my_processor|ctrl_readRegB[1]~4_combout  & !\my_processor|ctrl_readRegB[3]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[17]~3 .lut_mask = 16'h0002;
defparam \my_regfile|bcb|bitcheck[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~662 (
// Equation(s):
// \my_regfile|data_readRegB[0]~662_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [0]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [0]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~662 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegB[0]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~664 (
// Equation(s):
// \my_regfile|data_readRegB[0]~664_combout  = (\my_regfile|data_readRegB[0]~663_combout  & (\my_regfile|data_readRegB[0]~662_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|data_readRegB[0]~663_combout ),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[0]~662_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~664 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[0]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[7]~16 (
// Equation(s):
// \my_regfile|bcb|bitcheck[7]~16_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout  & \my_regfile|bcb|bitcheck[7]~9_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[7]~16 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~13 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~13_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_imem|altsyncram_component|auto_generated|q_a [14] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~13 .lut_mask = 16'h0500;
defparam \my_regfile|bcb|bitcheck[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~12 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & !\my_imem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~12 .lut_mask = 16'h000A;
defparam \my_regfile|bcb|bitcheck[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~14 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~14_combout  = (\my_processor|ctrl_readRegA[4]~11_combout  & ((\my_processor|checker|isI~combout  & ((\my_regfile|bcb|bitcheck[11]~12_combout ))) # (!\my_processor|checker|isI~combout  & (\my_regfile|bcb|bitcheck[11]~13_combout 
// ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~13_combout ),
	.datac(\my_regfile|bcb|bitcheck[11]~12_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~14 .lut_mask = 16'hE400;
defparam \my_regfile|bcb|bitcheck[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[8]~15 (
// Equation(s):
// \my_regfile|bcb|bitcheck[8]~15_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # (!\my_regfile|bcb|bitcheck[11]~14_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[11]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[8]~15 .lut_mask = 16'hFAFF;
defparam \my_regfile|bcb|bitcheck[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[7]~24 (
// Equation(s):
// \my_regfile|bcw|bitcheck[7]~24_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[3]~12_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[3]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[7]~24 .lut_mask = 16'h0C00;
defparam \my_regfile|bcw|bitcheck[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[8]~14 (
// Equation(s):
// \my_regfile|bcw|bitcheck[8]~14_combout  = (\my_regfile|bcw|bitcheck[1]~3_combout  & (!\my_processor|ctrl_writeReg[0]~1_combout  & ((\my_processor|checker|isSw~0_combout ) # (!\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|bcw|bitcheck[1]~3_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[8]~14 .lut_mask = 16'h008C;
defparam \my_regfile|bcw|bitcheck[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[8]~25 (
// Equation(s):
// \my_regfile|bcw|bitcheck[8]~25_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[8]~14_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datac(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[8]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[8]~25 .lut_mask = 16'h1000;
defparam \my_regfile|bcw|bitcheck[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~668 (
// Equation(s):
// \my_regfile|data_readRegB[0]~668_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [0] & ((\my_regfile|bcb|bitcheck[8]~15_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [0])))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|bcb|bitcheck[8]~15_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~668 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[0]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[4]~10 (
// Equation(s):
// \my_regfile|bcb|bitcheck[4]~10_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # (!\my_regfile|bcb|bitcheck[7]~9_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[7]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[4]~10 .lut_mask = 16'hEEFF;
defparam \my_regfile|bcb|bitcheck[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[6]~23 (
// Equation(s):
// \my_regfile|bcw|bitcheck[6]~23_combout  = (!\my_processor|ctrl_writeReg[3]~4_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[2]~9_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[2]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[6]~23 .lut_mask = 16'h3000;
defparam \my_regfile|bcw|bitcheck[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[4]~22 (
// Equation(s):
// \my_regfile|bcw|bitcheck[4]~22_combout  = (!\my_processor|ctrl_writeReg[3]~4_combout  & (!\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[8]~14_combout )))

	.dataa(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[8]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[4]~22 .lut_mask = 16'h1000;
defparam \my_regfile|bcw|bitcheck[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N11
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[6]~11 (
// Equation(s):
// \my_regfile|bcb|bitcheck[6]~11_combout  = ((\my_processor|ctrl_readRegB[0]~1_combout ) # (!\my_regfile|bcb|bitcheck[7]~9_combout )) # (!\my_processor|ctrl_readRegB[1]~4_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[6]~11 .lut_mask = 16'hF5FF;
defparam \my_regfile|bcb|bitcheck[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~667 (
// Equation(s):
// \my_regfile|data_readRegB[0]~667_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [0]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [0]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~667 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[0]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~669 (
// Equation(s):
// \my_regfile|data_readRegB[0]~669_combout  = (\my_regfile|data_readRegB[0]~666_combout  & (\my_regfile|data_readRegB[0]~664_combout  & (\my_regfile|data_readRegB[0]~668_combout  & \my_regfile|data_readRegB[0]~667_combout )))

	.dataa(\my_regfile|data_readRegB[0]~666_combout ),
	.datab(\my_regfile|data_readRegB[0]~664_combout ),
	.datac(\my_regfile|data_readRegB[0]~668_combout ),
	.datad(\my_regfile|data_readRegB[0]~667_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~669 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[26]~38 (
// Equation(s):
// \my_regfile|bcw|bitcheck[26]~38_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[18]~31_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[26]~38 .lut_mask = 16'h4400;
defparam \my_regfile|bcw|bitcheck[26]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[26]~42 (
// Equation(s):
// \my_regfile|bcb|bitcheck[26]~42_combout  = ((\my_processor|ctrl_readRegB[0]~1_combout ) # (!\my_regfile|bcb|bitcheck[27]~39_combout )) # (!\my_processor|ctrl_readRegB[1]~4_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|bcb|bitcheck[27]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[26]~42 .lut_mask = 16'hDFDF;
defparam \my_regfile|bcb|bitcheck[26]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[25]~37 (
// Equation(s):
// \my_regfile|bcw|bitcheck[25]~37_combout  = (\my_regfile|bcw|bitcheck[17]~1_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & !\my_processor|ctrl_writeReg[2]~3_combout ))

	.dataa(\my_regfile|bcw|bitcheck[17]~1_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[25]~37 .lut_mask = 16'h0088;
defparam \my_regfile|bcw|bitcheck[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~18 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [20] & !\my_imem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~18 .lut_mask = 16'h0088;
defparam \my_regfile|bcb|bitcheck[25]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~19 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [12] & (!\my_imem|altsyncram_component|auto_generated|q_a [13] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~19 .lut_mask = 16'h2020;
defparam \my_regfile|bcb|bitcheck[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~20 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~20_combout  = (\my_processor|ctrl_readRegA[4]~11_combout  & ((\my_processor|checker|isI~combout  & (\my_regfile|bcb|bitcheck[25]~18_combout )) # (!\my_processor|checker|isI~combout  & ((\my_regfile|bcb|bitcheck[25]~19_combout 
// )))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~18_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~11_combout ),
	.datad(\my_regfile|bcb|bitcheck[25]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~20 .lut_mask = 16'hD080;
defparam \my_regfile|bcb|bitcheck[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~43 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~43_combout  = (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|bcb|bitcheck[25]~20_combout  & \my_processor|ctrl_readRegB[4]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[25]~20_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~43 .lut_mask = 16'h5000;
defparam \my_regfile|bcb|bitcheck[25]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~678 (
// Equation(s):
// \my_regfile|data_readRegB[0]~678_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [0] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~678 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[0]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~32 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~32_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[18]~31_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~32 .lut_mask = 16'h1100;
defparam \my_regfile|bcw|bitcheck[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[19]~33 (
// Equation(s):
// \my_regfile|bcb|bitcheck[19]~33_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & (\my_regfile|bcb|bitcheck[19]~29_combout  & \my_processor|ctrl_readRegB[0]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[19]~29_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[19]~33 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~30 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~30_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[19]~29_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[19]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~30 .lut_mask = 16'h1100;
defparam \my_regfile|bcw|bitcheck[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[18]~32 (
// Equation(s):
// \my_regfile|bcb|bitcheck[18]~32_combout  = ((\my_processor|ctrl_readRegB[0]~1_combout ) # (!\my_regfile|bcb|bitcheck[19]~29_combout )) # (!\my_processor|ctrl_readRegB[1]~4_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[19]~29_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[18]~32 .lut_mask = 16'hFF5F;
defparam \my_regfile|bcb|bitcheck[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~675 (
// Equation(s):
// \my_regfile|data_readRegB[0]~675_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [0])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [0] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~675 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[0]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[20]~35 (
// Equation(s):
// \my_regfile|bcb|bitcheck[20]~35_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # (!\my_regfile|bcb|bitcheck[23]~34_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[23]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[20]~35 .lut_mask = 16'hFAFF;
defparam \my_regfile|bcb|bitcheck[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[22]~36 (
// Equation(s):
// \my_regfile|bcb|bitcheck[22]~36_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # ((!\my_regfile|bcb|bitcheck[23]~34_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[23]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[22]~36 .lut_mask = 16'hBBFF;
defparam \my_regfile|bcb|bitcheck[22]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[20]~33 (
// Equation(s):
// \my_regfile|bcw|bitcheck[20]~33_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (\my_regfile|bcw|bitcheck[16]~20_combout  & !\my_processor|ctrl_writeReg[3]~4_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~20_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[20]~33 .lut_mask = 16'h0088;
defparam \my_regfile|bcw|bitcheck[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[22]~34 (
// Equation(s):
// \my_regfile|bcw|bitcheck[22]~34_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[18]~31_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[18]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[22]~34 .lut_mask = 16'h0A00;
defparam \my_regfile|bcw|bitcheck[22]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~676 (
// Equation(s):
// \my_regfile|data_readRegB[0]~676_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [0])))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [0] & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~676 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[0]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[24]~36 (
// Equation(s):
// \my_regfile|bcw|bitcheck[24]~36_combout  = (\my_processor|ctrl_writeReg[3]~4_combout  & (!\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[16]~20_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datab(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[16]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[24]~36 .lut_mask = 16'h2200;
defparam \my_regfile|bcw|bitcheck[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[23]~41 (
// Equation(s):
// \my_regfile|bcb|bitcheck[23]~41_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout  & \my_regfile|bcb|bitcheck[23]~34_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[23]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[23]~41 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[23]~35 (
// Equation(s):
// \my_regfile|bcw|bitcheck[23]~35_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[19]~29_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[19]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[23]~35 .lut_mask = 16'h0A00;
defparam \my_regfile|bcw|bitcheck[23]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[24]~40 (
// Equation(s):
// \my_regfile|bcb|bitcheck[24]~40_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # (!\my_regfile|bcb|bitcheck[27]~39_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[27]~39_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[24]~40 .lut_mask = 16'hFFAF;
defparam \my_regfile|bcb|bitcheck[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~677 (
// Equation(s):
// \my_regfile|data_readRegB[0]~677_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [0])) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [0] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~677 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[0]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~679 (
// Equation(s):
// \my_regfile|data_readRegB[0]~679_combout  = (\my_regfile|data_readRegB[0]~678_combout  & (\my_regfile|data_readRegB[0]~675_combout  & (\my_regfile|data_readRegB[0]~676_combout  & \my_regfile|data_readRegB[0]~677_combout )))

	.dataa(\my_regfile|data_readRegB[0]~678_combout ),
	.datab(\my_regfile|data_readRegB[0]~675_combout ),
	.datac(\my_regfile|data_readRegB[0]~676_combout ),
	.datad(\my_regfile|data_readRegB[0]~677_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~679 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[9]~21 (
// Equation(s):
// \my_regfile|bcb|bitcheck[9]~21_combout  = (!\my_processor|ctrl_readRegB[2]~2_combout  & (\my_regfile|bcb|bitcheck[25]~20_combout  & !\my_processor|ctrl_readRegB[4]~0_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[25]~20_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[9]~21 .lut_mask = 16'h0050;
defparam \my_regfile|bcb|bitcheck[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[10]~10 (
// Equation(s):
// \my_regfile|bcw|bitcheck[10]~10_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_regfile|bcw|bitcheck[2]~9_combout  & \my_processor|ctrl_writeReg[3]~4_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[2]~9_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[10]~10 .lut_mask = 16'h4400;
defparam \my_regfile|bcw|bitcheck[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[9]~8 (
// Equation(s):
// \my_regfile|bcw|bitcheck[9]~8_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & !\my_processor|ctrl_writeReg[1]~2_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[9]~8 .lut_mask = 16'h0040;
defparam \my_regfile|bcw|bitcheck[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[10]~17 (
// Equation(s):
// \my_regfile|bcb|bitcheck[10]~17_combout  = ((\my_processor|ctrl_readRegB[0]~1_combout ) # (!\my_regfile|bcb|bitcheck[11]~14_combout )) # (!\my_processor|ctrl_readRegB[1]~4_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[11]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[10]~17 .lut_mask = 16'hF5FF;
defparam \my_regfile|bcb|bitcheck[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~670 (
// Equation(s):
// \my_regfile|data_readRegB[0]~670_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [0]) # (\my_regfile|bcb|bitcheck[10]~17_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [0]) # ((\my_regfile|bcb|bitcheck[10]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~670 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[0]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[15]~22 (
// Equation(s):
// \my_regfile|bcb|bitcheck[15]~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & !\my_imem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[15]~22 .lut_mask = 16'h00A0;
defparam \my_regfile|bcb|bitcheck[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[15]~23 (
// Equation(s):
// \my_regfile|bcb|bitcheck[15]~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [14] & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[15]~23 .lut_mask = 16'h2200;
defparam \my_regfile|bcb|bitcheck[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[15]~24 (
// Equation(s):
// \my_regfile|bcb|bitcheck[15]~24_combout  = (\my_processor|ctrl_readRegA[4]~11_combout  & ((\my_processor|checker|isI~combout  & (\my_regfile|bcb|bitcheck[15]~22_combout )) # (!\my_processor|checker|isI~combout  & ((\my_regfile|bcb|bitcheck[15]~23_combout 
// )))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~22_combout ),
	.datac(\my_regfile|bcb|bitcheck[15]~23_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[15]~24 .lut_mask = 16'hD800;
defparam \my_regfile|bcb|bitcheck[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[14]~27 (
// Equation(s):
// \my_regfile|bcb|bitcheck[14]~27_combout  = ((\my_processor|ctrl_readRegB[0]~1_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_regfile|bcb|bitcheck[15]~24_combout )

	.dataa(gnd),
	.datab(\my_regfile|bcb|bitcheck[15]~24_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[14]~27 .lut_mask = 16'hF3FF;
defparam \my_regfile|bcb|bitcheck[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[13]~16 (
// Equation(s):
// \my_regfile|bcw|bitcheck[13]~16_combout  = (!\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[1]~4_combout )))

	.dataa(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[13]~16 .lut_mask = 16'h4000;
defparam \my_regfile|bcw|bitcheck[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[14]~17 (
// Equation(s):
// \my_regfile|bcw|bitcheck[14]~17_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (\my_regfile|bcw|bitcheck[2]~9_combout  & \my_processor|ctrl_writeReg[3]~4_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[2]~9_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[14]~17 .lut_mask = 16'h8800;
defparam \my_regfile|bcw|bitcheck[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[13]~28 (
// Equation(s):
// \my_regfile|bcb|bitcheck[13]~28_combout  = (\my_processor|ctrl_readRegB[3]~3_combout  & (!\my_processor|ctrl_readRegB[4]~0_combout  & \my_regfile|bcb|bitcheck[5]~4_combout ))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[13]~28 .lut_mask = 16'h0A00;
defparam \my_regfile|bcb|bitcheck[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~672 (
// Equation(s):
// \my_regfile|data_readRegB[0]~672_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [0]) # ((!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~672 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[0]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~315_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~315_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[15]~18 (
// Equation(s):
// \my_regfile|bcw|bitcheck[15]~18_combout  = (\my_processor|ctrl_writeReg[3]~4_combout  & (\my_processor|ctrl_writeReg[2]~3_combout  & \my_regfile|bcw|bitcheck[3]~12_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[3]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[15]~18 .lut_mask = 16'hA000;
defparam \my_regfile|bcw|bitcheck[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[15]~31 (
// Equation(s):
// \my_regfile|bcb|bitcheck[15]~31_combout  = (\my_regfile|bcb|bitcheck[15]~24_combout  & (\my_processor|ctrl_readRegB[0]~1_combout  & \my_processor|ctrl_readRegB[1]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|bcb|bitcheck[15]~24_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[15]~31 .lut_mask = 16'hC000;
defparam \my_regfile|bcb|bitcheck[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~21 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~21_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[16]~20_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[16]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~21 .lut_mask = 16'h1100;
defparam \my_regfile|bcw|bitcheck[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N0
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[16]~30 (
// Equation(s):
// \my_regfile|bcb|bitcheck[16]~30_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # (!\my_regfile|bcb|bitcheck[19]~29_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[16]~30 .lut_mask = 16'hFCFF;
defparam \my_regfile|bcb|bitcheck[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~673 (
// Equation(s):
// \my_regfile|data_readRegB[0]~673_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [0]) # (\my_regfile|bcb|bitcheck[16]~30_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [0]) # (\my_regfile|bcb|bitcheck[16]~30_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~673 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[0]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~26 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~26_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout  & \my_regfile|bcb|bitcheck[11]~14_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcb|bitcheck[11]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~26 .lut_mask = 16'h8800;
defparam \my_regfile|bcb|bitcheck[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[12]~15 (
// Equation(s):
// \my_regfile|bcw|bitcheck[12]~15_combout  = (\my_processor|ctrl_writeReg[2]~3_combout  & (!\my_processor|ctrl_writeReg[1]~2_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[8]~14_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~2_combout ),
	.datac(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[8]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[12]~15 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[12]~25 (
// Equation(s):
// \my_regfile|bcb|bitcheck[12]~25_combout  = (\my_processor|ctrl_readRegB[1]~4_combout ) # ((\my_processor|ctrl_readRegB[0]~1_combout ) # (!\my_regfile|bcb|bitcheck[15]~24_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~24_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[12]~25 .lut_mask = 16'hFFBB;
defparam \my_regfile|bcb|bitcheck[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~671 (
// Equation(s):
// \my_regfile|data_readRegB[0]~671_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [0]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [0]) # ((\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~671 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[0]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~674 (
// Equation(s):
// \my_regfile|data_readRegB[0]~674_combout  = (\my_regfile|data_readRegB[0]~670_combout  & (\my_regfile|data_readRegB[0]~672_combout  & (\my_regfile|data_readRegB[0]~673_combout  & \my_regfile|data_readRegB[0]~671_combout )))

	.dataa(\my_regfile|data_readRegB[0]~670_combout ),
	.datab(\my_regfile|data_readRegB[0]~672_combout ),
	.datac(\my_regfile|data_readRegB[0]~673_combout ),
	.datad(\my_regfile|data_readRegB[0]~671_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~674 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~683 (
// Equation(s):
// \my_regfile|data_readRegB[0]~683_combout  = (\my_regfile|data_readRegB[0]~682_combout  & (\my_regfile|data_readRegB[0]~669_combout  & (\my_regfile|data_readRegB[0]~679_combout  & \my_regfile|data_readRegB[0]~674_combout )))

	.dataa(\my_regfile|data_readRegB[0]~682_combout ),
	.datab(\my_regfile|data_readRegB[0]~669_combout ),
	.datac(\my_regfile|data_readRegB[0]~679_combout ),
	.datad(\my_regfile|data_readRegB[0]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~683 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \my_processor|dataB[0]~31 (
// Equation(s):
// \my_processor|dataB[0]~31_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [0])))) # (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[0]~683_combout ) # 
// ((!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[0]~683_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_regfile|data_readRegB[31]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[0]~31 .lut_mask = 16'hE4F5;
defparam \my_processor|dataB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~0 (
// Equation(s):
// \my_processor|ALUOper|Add0~0_combout  = (\my_processor|dataA[0]~81_combout  & (\my_processor|dataB[0]~31_combout  $ (VCC))) # (!\my_processor|dataA[0]~81_combout  & (\my_processor|dataB[0]~31_combout  & VCC))
// \my_processor|ALUOper|Add0~1  = CARRY((\my_processor|dataA[0]~81_combout  & \my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataA[0]~81_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Add0~0_combout ),
	.cout(\my_processor|ALUOper|Add0~1 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|ALUOper|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add0~2 (
// Equation(s):
// \my_processor|ALUOper|Add0~2_combout  = (\my_processor|dataB[1]~30_combout  & ((\my_processor|dataA[1]~79_combout  & (\my_processor|ALUOper|Add0~1  & VCC)) # (!\my_processor|dataA[1]~79_combout  & (!\my_processor|ALUOper|Add0~1 )))) # 
// (!\my_processor|dataB[1]~30_combout  & ((\my_processor|dataA[1]~79_combout  & (!\my_processor|ALUOper|Add0~1 )) # (!\my_processor|dataA[1]~79_combout  & ((\my_processor|ALUOper|Add0~1 ) # (GND)))))
// \my_processor|ALUOper|Add0~3  = CARRY((\my_processor|dataB[1]~30_combout  & (!\my_processor|dataA[1]~79_combout  & !\my_processor|ALUOper|Add0~1 )) # (!\my_processor|dataB[1]~30_combout  & ((!\my_processor|ALUOper|Add0~1 ) # 
// (!\my_processor|dataA[1]~79_combout ))))

	.dataa(\my_processor|dataB[1]~30_combout ),
	.datab(\my_processor|dataA[1]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~1 ),
	.combout(\my_processor|ALUOper|Add0~2_combout ),
	.cout(\my_processor|ALUOper|Add0~3 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add0~4 (
// Equation(s):
// \my_processor|ALUOper|Add0~4_combout  = ((\my_processor|dataA[2]~77_combout  $ (\my_processor|dataB[2]~29_combout  $ (!\my_processor|ALUOper|Add0~3 )))) # (GND)
// \my_processor|ALUOper|Add0~5  = CARRY((\my_processor|dataA[2]~77_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|ALUOper|Add0~3 ))) # (!\my_processor|dataA[2]~77_combout  & (\my_processor|dataB[2]~29_combout  & 
// !\my_processor|ALUOper|Add0~3 )))

	.dataa(\my_processor|dataA[2]~77_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~3 ),
	.combout(\my_processor|ALUOper|Add0~4_combout ),
	.cout(\my_processor|ALUOper|Add0~5 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \my_processor|aulOper[0]~0 (
// Equation(s):
// \my_processor|aulOper[0]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|aulOper[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[0]~0 .lut_mask = 16'hF050;
defparam \my_processor|aulOper[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \my_processor|data_writeReg[2]~101 (
// Equation(s):
// \my_processor|data_writeReg[2]~101_combout  = (\my_processor|data_writeReg[2]~79_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|aulOper[0]~0_combout  & \my_processor|aulOper[1]~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|data_writeReg[2]~79_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~101 .lut_mask = 16'hF4F0;
defparam \my_processor|data_writeReg[2]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \my_processor|data_writeReg[2]~290 (
// Equation(s):
// \my_processor|data_writeReg[2]~290_combout  = (\my_processor|data_writeReg[2]~100_combout  & ((\my_processor|dataA[2]~77_combout  & ((\my_processor|data_writeReg[2]~101_combout ) # (\my_processor|dataB[2]~29_combout ))) # 
// (!\my_processor|dataA[2]~77_combout  & (\my_processor|data_writeReg[2]~101_combout  & \my_processor|dataB[2]~29_combout )))) # (!\my_processor|data_writeReg[2]~100_combout  & (((\my_processor|data_writeReg[2]~101_combout ))))

	.dataa(\my_processor|data_writeReg[2]~100_combout ),
	.datab(\my_processor|dataA[2]~77_combout ),
	.datac(\my_processor|data_writeReg[2]~101_combout ),
	.datad(\my_processor|dataB[2]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~290 .lut_mask = 16'hF8D0;
defparam \my_processor|data_writeReg[2]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \my_processor|data_writeReg[2]~105 (
// Equation(s):
// \my_processor|data_writeReg[2]~105_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|checker|isAddi~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|aulOper[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|checker|isAddi~1_combout ),
	.datad(\my_processor|aulOper[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~105 .lut_mask = 16'h080C;
defparam \my_processor|data_writeReg[2]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \my_processor|aulOper[2]~2 (
// Equation(s):
// \my_processor|aulOper[2]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aulOper[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[2]~2 .lut_mask = 16'hC0CC;
defparam \my_processor|aulOper[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \my_processor|data_writeReg[2]~279 (
// Equation(s):
// \my_processor|data_writeReg[2]~279_combout  = ((!\my_processor|aulOper[0]~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|aulOper[2]~2_combout )

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~279 .lut_mask = 16'h5577;
defparam \my_processor|data_writeReg[2]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~0 (
// Equation(s):
// \my_processor|ALUOper|Add1~0_combout  = (\my_processor|dataB[0]~31_combout  & (\my_processor|dataA[0]~81_combout  $ (VCC))) # (!\my_processor|dataB[0]~31_combout  & ((\my_processor|dataA[0]~81_combout ) # (GND)))
// \my_processor|ALUOper|Add1~1  = CARRY((\my_processor|dataA[0]~81_combout ) # (!\my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataB[0]~31_combout ),
	.datab(\my_processor|dataA[0]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Add1~0_combout ),
	.cout(\my_processor|ALUOper|Add1~1 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~0 .lut_mask = 16'h66DD;
defparam \my_processor|ALUOper|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add1~2 (
// Equation(s):
// \my_processor|ALUOper|Add1~2_combout  = (\my_processor|dataA[1]~79_combout  & ((\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add1~1 )) # (!\my_processor|dataB[1]~30_combout  & (\my_processor|ALUOper|Add1~1  & VCC)))) # 
// (!\my_processor|dataA[1]~79_combout  & ((\my_processor|dataB[1]~30_combout  & ((\my_processor|ALUOper|Add1~1 ) # (GND))) # (!\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add1~1 ))))
// \my_processor|ALUOper|Add1~3  = CARRY((\my_processor|dataA[1]~79_combout  & (\my_processor|dataB[1]~30_combout  & !\my_processor|ALUOper|Add1~1 )) # (!\my_processor|dataA[1]~79_combout  & ((\my_processor|dataB[1]~30_combout ) # 
// (!\my_processor|ALUOper|Add1~1 ))))

	.dataa(\my_processor|dataA[1]~79_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~1 ),
	.combout(\my_processor|ALUOper|Add1~2_combout ),
	.cout(\my_processor|ALUOper|Add1~3 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~2 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add1~4 (
// Equation(s):
// \my_processor|ALUOper|Add1~4_combout  = ((\my_processor|dataB[2]~29_combout  $ (\my_processor|dataA[2]~77_combout  $ (\my_processor|ALUOper|Add1~3 )))) # (GND)
// \my_processor|ALUOper|Add1~5  = CARRY((\my_processor|dataB[2]~29_combout  & (\my_processor|dataA[2]~77_combout  & !\my_processor|ALUOper|Add1~3 )) # (!\my_processor|dataB[2]~29_combout  & ((\my_processor|dataA[2]~77_combout ) # 
// (!\my_processor|ALUOper|Add1~3 ))))

	.dataa(\my_processor|dataB[2]~29_combout ),
	.datab(\my_processor|dataA[2]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~3 ),
	.combout(\my_processor|ALUOper|Add1~4_combout ),
	.cout(\my_processor|ALUOper|Add1~5 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~4 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~33 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~33_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[0]~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|dataA[2]~77_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[2]~77_combout ),
	.datad(\my_processor|dataA[0]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~33 .lut_mask = 16'h5410;
defparam \my_processor|ALUOper|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~34 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~34_combout  = (\my_processor|ALUOper|ShiftLeft0~33_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[1]~79_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[1]~79_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~34 .lut_mask = 16'hFF20;
defparam \my_processor|ALUOper|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~106 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~106_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftLeft0~34_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~106 .lut_mask = 16'h0300;
defparam \my_processor|ALUOper|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[2]~288 (
// Equation(s):
// \my_processor|data_writeReg[2]~288_combout  = (\my_processor|data_writeReg[2]~105_combout  & (\my_processor|data_writeReg[2]~279_combout  & ((\my_processor|ALUOper|ShiftLeft0~106_combout )))) # (!\my_processor|data_writeReg[2]~105_combout  & 
// (((\my_processor|ALUOper|Add1~4_combout )) # (!\my_processor|data_writeReg[2]~279_combout )))

	.dataa(\my_processor|data_writeReg[2]~105_combout ),
	.datab(\my_processor|data_writeReg[2]~279_combout ),
	.datac(\my_processor|ALUOper|Add1~4_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~288 .lut_mask = 16'hD951;
defparam \my_processor|data_writeReg[2]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~28 (
// Equation(s):
// \my_regfile|data_readRegA[31]~28_combout  = (\my_regfile|data_readRegA[31]~23_combout ) # (\my_regfile|data_readRegA[31]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[31]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~28 .lut_mask = 16'hFFF0;
defparam \my_regfile|data_readRegA[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_processor|data_writeReg[2]~81 (
// Equation(s):
// \my_processor|data_writeReg[2]~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~81 .lut_mask = 16'h00A2;
defparam \my_processor|data_writeReg[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~297 (
// Equation(s):
// \my_regfile|data_readRegB[18]~297_combout  = (\my_regfile|bcb|bitcheck[27]~48_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [18] & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [18])))) # 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [18]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~297 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N23
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~298 (
// Equation(s):
// \my_regfile|data_readRegB[18]~298_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~298 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~299 (
// Equation(s):
// \my_regfile|data_readRegB[18]~299_combout  = (\my_regfile|data_readRegB[18]~297_combout  & (\my_regfile|data_readRegB[18]~298_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|data_readRegB[18]~297_combout ),
	.datab(\my_regfile|data_readRegB[18]~298_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~299 .lut_mask = 16'h8808;
defparam \my_regfile|data_readRegB[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~280 (
// Equation(s):
// \my_regfile|data_readRegB[18]~280_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [18])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [18])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~280 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[11]~13 (
// Equation(s):
// \my_regfile|bcw|bitcheck[11]~13_combout  = (!\my_processor|ctrl_writeReg[2]~3_combout  & (\my_processor|ctrl_writeReg[3]~4_combout  & \my_regfile|bcw|bitcheck[3]~12_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~3_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bcw|bitcheck[3]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[11]~13 .lut_mask = 16'h4400;
defparam \my_regfile|bcw|bitcheck[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~283 (
// Equation(s):
// \my_regfile|data_readRegB[18]~283_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [18] & 
// (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~283 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~282 (
// Equation(s):
// \my_regfile|data_readRegB[18]~282_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [18] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [18])))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [18]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~282 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~284 (
// Equation(s):
// \my_regfile|data_readRegB[18]~284_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [18] & 
// (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~284 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~285 (
// Equation(s):
// \my_regfile|data_readRegB[18]~285_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [18]) # (\my_regfile|bcb|bitcheck[16]~30_combout )))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [18]) # ((\my_regfile|bcb|bitcheck[16]~30_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~285 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~286 (
// Equation(s):
// \my_regfile|data_readRegB[18]~286_combout  = (\my_regfile|data_readRegB[18]~283_combout  & (\my_regfile|data_readRegB[18]~282_combout  & (\my_regfile|data_readRegB[18]~284_combout  & \my_regfile|data_readRegB[18]~285_combout )))

	.dataa(\my_regfile|data_readRegB[18]~283_combout ),
	.datab(\my_regfile|data_readRegB[18]~282_combout ),
	.datac(\my_regfile|data_readRegB[18]~284_combout ),
	.datad(\my_regfile|data_readRegB[18]~285_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~286 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N11
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[5]~6 (
// Equation(s):
// \my_regfile|bcb|bitcheck[5]~6_combout  = (\my_regfile|bcb|bitcheck[5]~4_combout  & (!\my_processor|ctrl_readRegB[4]~0_combout  & !\my_processor|ctrl_readRegB[3]~3_combout ))

	.dataa(gnd),
	.datab(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[5]~6 .lut_mask = 16'h000C;
defparam \my_regfile|bcb|bitcheck[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~281 (
// Equation(s):
// \my_regfile|data_readRegB[18]~281_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~281 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~288 (
// Equation(s):
// \my_regfile|data_readRegB[18]~288_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~288 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N5
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N31
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~289 (
// Equation(s):
// \my_regfile|data_readRegB[18]~289_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [18]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [18])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~289 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~287 (
// Equation(s):
// \my_regfile|data_readRegB[18]~287_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [18]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [18] & 
// (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [18]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.datac(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~287 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~290 (
// Equation(s):
// \my_regfile|data_readRegB[18]~290_combout  = (\my_regfile|data_readRegB[18]~288_combout  & (\my_regfile|data_readRegB[18]~287_combout  & ((\my_regfile|data_readRegB[18]~289_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[18]~288_combout ),
	.datac(\my_regfile|data_readRegB[18]~289_combout ),
	.datad(\my_regfile|data_readRegB[18]~287_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~290 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~291 (
// Equation(s):
// \my_regfile|data_readRegB[18]~291_combout  = (\my_regfile|data_readRegB[18]~280_combout  & (\my_regfile|data_readRegB[18]~286_combout  & (\my_regfile|data_readRegB[18]~281_combout  & \my_regfile|data_readRegB[18]~290_combout )))

	.dataa(\my_regfile|data_readRegB[18]~280_combout ),
	.datab(\my_regfile|data_readRegB[18]~286_combout ),
	.datac(\my_regfile|data_readRegB[18]~281_combout ),
	.datad(\my_regfile|data_readRegB[18]~290_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~291 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~300 (
// Equation(s):
// \my_regfile|data_readRegB[18]~300_combout  = (\my_regfile|data_readRegB[18]~299_combout  & (\my_regfile|data_readRegB[18]~291_combout  & \my_regfile|data_readRegB[18]~296_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[18]~299_combout ),
	.datac(\my_regfile|data_readRegB[18]~291_combout ),
	.datad(\my_regfile|data_readRegB[18]~296_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~300 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneive_lcell_comb \my_processor|dataB[18]~13 (
// Equation(s):
// \my_processor|dataB[18]~13_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[18]~300_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[18]~300_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[18]~13 .lut_mask = 16'hAAF3;
defparam \my_processor|dataB[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \my_processor|data_writeReg[4]~87 (
// Equation(s):
// \my_processor|data_writeReg[4]~87_combout  = (!\my_processor|checker|isAddi~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_processor|aulOper[1]~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|checker|isAddi~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~87 .lut_mask = 16'h3222;
defparam \my_processor|data_writeReg[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \my_processor|data_writeReg[18]~178 (
// Equation(s):
// \my_processor|data_writeReg[18]~178_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[18]~13_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # (\my_processor|dataA[18]~58_combout ))) # 
// (!\my_processor|dataB[18]~13_combout  & (\my_processor|data_writeReg[4]~87_combout  & \my_processor|dataA[18]~58_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[4]~87_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[18]~13_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|dataA[18]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~178 .lut_mask = 16'hF8D0;
defparam \my_processor|data_writeReg[18]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[19]~138 (
// Equation(s):
// \my_processor|data_writeReg[19]~138_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~138 .lut_mask = 16'hEAEE;
defparam \my_processor|data_writeReg[19]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \my_processor|data_writeReg[19]~137 (
// Equation(s):
// \my_processor|data_writeReg[19]~137_combout  = (\my_processor|aulOper[0]~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~137 .lut_mask = 16'hDDCC;
defparam \my_processor|data_writeReg[19]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N10
cycloneive_lcell_comb \my_processor|dataB[17]~14 (
// Equation(s):
// \my_processor|dataB[17]~14_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[17]~321_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[17]~321_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[17]~14 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~316 (
// Equation(s):
// \my_processor|data_writeReg[29]~316_combout  = (!\my_processor|data_writeReg[2]~79_combout  & (!\my_processor|ctrl_writeReg[0]~0_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|data_writeReg[2]~79_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~316 .lut_mask = 16'h0015;
defparam \my_processor|data_writeReg[29]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[31]~42 (
// Equation(s):
// \my_regfile|bca|bitcheck[31]~42_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|bca|bitcheck[31]~36_combout  & \my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[31]~36_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[31]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[31]~42 .lut_mask = 16'hA000;
defparam \my_regfile|bca|bitcheck[31]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[29]~40 (
// Equation(s):
// \my_regfile|bca|bitcheck[29]~40_combout  = (\my_processor|ctrl_readRegA[4]~2_combout  & \my_processor|ctrl_readRegA[3]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[29]~40 .lut_mask = 16'hF000;
defparam \my_regfile|bca|bitcheck[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \my_regfile|bca|bitcheck[29]~41 (
// Equation(s):
// \my_regfile|bca|bitcheck[29]~41_combout  = (\my_processor|ctrl_readRegA[2]~6_combout  & (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[29]~40_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[29]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[29]~41 .lut_mask = 16'h2000;
defparam \my_regfile|bca|bitcheck[29]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[30]~39 (
// Equation(s):
// \my_regfile|bca|bitcheck[30]~39_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_processor|ctrl_readRegA[1]~10_combout )) # (!\my_regfile|bca|bitcheck[31]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[31]~36_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[30]~39 .lut_mask = 16'hFF77;
defparam \my_regfile|bca|bitcheck[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~342 (
// Equation(s):
// \my_regfile|data_readRegA[16]~342_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [16]) # (\my_regfile|bca|bitcheck[30]~39_combout )))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [16]) # ((\my_regfile|bca|bitcheck[30]~39_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~342 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[27]~38 (
// Equation(s):
// \my_regfile|bca|bitcheck[27]~38_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[27]~30_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[27]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[27]~38 .lut_mask = 16'h8800;
defparam \my_regfile|bca|bitcheck[27]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[28]~37 (
// Equation(s):
// \my_regfile|bca|bitcheck[28]~37_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[31]~36_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[31]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[28]~37 .lut_mask = 16'hEEFF;
defparam \my_regfile|bca|bitcheck[28]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~341 (
// Equation(s):
// \my_regfile|data_readRegA[16]~341_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [16]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [16]) # ((\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~341 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~343 (
// Equation(s):
// \my_regfile|data_readRegA[16]~343_combout  = (\my_regfile|data_readRegA[16]~342_combout  & (\my_regfile|data_readRegA[16]~341_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [16]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|data_readRegA[16]~342_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.datad(\my_regfile|data_readRegA[16]~341_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~343 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[26]~33 (
// Equation(s):
// \my_regfile|bca|bitcheck[26]~33_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[27]~30_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[27]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[26]~33 .lut_mask = 16'hDDFF;
defparam \my_regfile|bca|bitcheck[26]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~34 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~34_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[2]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~34 .lut_mask = 16'h00F0;
defparam \my_regfile|bca|bitcheck[25]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~35 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~35_combout  = (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & (\my_processor|ctrl_readRegA[4]~2_combout  & \my_regfile|bca|bitcheck[25]~34_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~35 .lut_mask = 16'h4000;
defparam \my_regfile|bca|bitcheck[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~339 (
// Equation(s):
// \my_regfile|data_readRegA[16]~339_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [16])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [16]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~339 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \my_regfile|bca|bitcheck[22]~29 (
// Equation(s):
// \my_regfile|bca|bitcheck[22]~29_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((!\my_regfile|bca|bitcheck[23]~27_combout ) # (!\my_processor|ctrl_readRegA[1]~10_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[23]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[22]~29 .lut_mask = 16'hBBFF;
defparam \my_regfile|bca|bitcheck[22]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[20]~28 (
// Equation(s):
// \my_regfile|bca|bitcheck[20]~28_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[23]~27_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[20]~28 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~337 (
// Equation(s):
// \my_regfile|data_readRegA[16]~337_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [16] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~337 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~32 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~32_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|bca|bitcheck[23]~27_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[23]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~32 .lut_mask = 16'h8800;
defparam \my_regfile|bca|bitcheck[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[24]~31 (
// Equation(s):
// \my_regfile|bca|bitcheck[24]~31_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[27]~30_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[24]~31 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~338 (
// Equation(s):
// \my_regfile|data_readRegA[16]~338_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [16]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [16]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~338 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[18]~23 (
// Equation(s):
// \my_regfile|bca|bitcheck[18]~23_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[19]~14_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[18]~23 .lut_mask = 16'hF5FF;
defparam \my_regfile|bca|bitcheck[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~24 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~24_combout  = (\my_regfile|bca|bitcheck[19]~14_combout  & (\my_processor|ctrl_readRegA[1]~10_combout  & \my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[19]~14_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~24 .lut_mask = 16'hC000;
defparam \my_regfile|bca|bitcheck[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~336 (
// Equation(s):
// \my_regfile|data_readRegA[16]~336_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [16]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [16]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~336 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[16]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~340 (
// Equation(s):
// \my_regfile|data_readRegA[16]~340_combout  = (\my_regfile|data_readRegA[16]~339_combout  & (\my_regfile|data_readRegA[16]~337_combout  & (\my_regfile|data_readRegA[16]~338_combout  & \my_regfile|data_readRegA[16]~336_combout )))

	.dataa(\my_regfile|data_readRegA[16]~339_combout ),
	.datab(\my_regfile|data_readRegA[16]~337_combout ),
	.datac(\my_regfile|data_readRegA[16]~338_combout ),
	.datad(\my_regfile|data_readRegA[16]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~340 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[17]~0 (
// Equation(s):
// \my_regfile|bca|bitcheck[17]~0_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (!\my_processor|ctrl_readRegA[1]~10_combout  & (!\my_processor|ctrl_readRegA[2]~6_combout  & !\my_processor|ctrl_readRegA[3]~8_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[17]~0 .lut_mask = 16'h0002;
defparam \my_regfile|bca|bitcheck[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~324 (
// Equation(s):
// \my_regfile|data_readRegA[16]~324_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [16]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [16]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~324 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[6]~20 (
// Equation(s):
// \my_regfile|bca|bitcheck[6]~20_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[7]~18_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[6]~20 .lut_mask = 16'hF3FF;
defparam \my_regfile|bca|bitcheck[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \my_regfile|bca|bitcheck[4]~19 (
// Equation(s):
// \my_regfile|bca|bitcheck[4]~19_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_processor|ctrl_readRegA[1]~10_combout ) # (!\my_regfile|bca|bitcheck[7]~18_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[4]~19 .lut_mask = 16'hEEFF;
defparam \my_regfile|bca|bitcheck[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~331 (
// Equation(s):
// \my_regfile|data_readRegA[16]~331_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [16]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [16]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~331 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N15
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N17
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~333 (
// Equation(s):
// \my_regfile|data_readRegA[16]~333_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [16])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [16]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout ))))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~333 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegA[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[7]~22 (
// Equation(s):
// \my_regfile|bca|bitcheck[7]~22_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[7]~18_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[7]~22 .lut_mask = 16'hC000;
defparam \my_regfile|bca|bitcheck[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~5 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~5_combout  = (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[2]~6_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~5 .lut_mask = 16'h0050;
defparam \my_regfile|bca|bitcheck[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[8]~21 (
// Equation(s):
// \my_regfile|bca|bitcheck[8]~21_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[11]~5_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[8]~21 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~332 (
// Equation(s):
// \my_regfile|data_readRegA[16]~332_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [16]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [16]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~332 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~334 (
// Equation(s):
// \my_regfile|data_readRegA[16]~334_combout  = (\my_regfile|data_readRegA[16]~331_combout  & (\my_regfile|data_readRegA[16]~332_combout  & ((\my_regfile|data_readRegA[16]~333_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[16]~331_combout ),
	.datac(\my_regfile|data_readRegA[16]~333_combout ),
	.datad(\my_regfile|data_readRegA[16]~332_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~334 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \my_regfile|bca|bitcheck[5]~3 (
// Equation(s):
// \my_regfile|bca|bitcheck[5]~3_combout  = (\my_processor|ctrl_readRegA[2]~6_combout  & (!\my_processor|ctrl_readRegA[1]~10_combout  & \my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[5]~3 .lut_mask = 16'h0C00;
defparam \my_regfile|bca|bitcheck[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[5]~4 (
// Equation(s):
// \my_regfile|bca|bitcheck[5]~4_combout  = (!\my_processor|ctrl_readRegA[3]~8_combout  & (!\my_processor|ctrl_readRegA[4]~2_combout  & \my_regfile|bca|bitcheck[5]~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[5]~4 .lut_mask = 16'h0300;
defparam \my_regfile|bca|bitcheck[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[21]~1 (
// Equation(s):
// \my_regfile|bca|bitcheck[21]~1_combout  = (\my_processor|ctrl_readRegA[4]~2_combout  & !\my_processor|ctrl_readRegA[3]~8_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[21]~1 .lut_mask = 16'h0A0A;
defparam \my_regfile|bca|bitcheck[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \my_regfile|bca|bitcheck[21]~2 (
// Equation(s):
// \my_regfile|bca|bitcheck[21]~2_combout  = (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[2]~6_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[21]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[21]~2 .lut_mask = 16'h4000;
defparam \my_regfile|bca|bitcheck[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~325 (
// Equation(s):
// \my_regfile|data_readRegA[16]~325_combout  = (\my_regfile|bca|bitcheck[5]~4_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [16]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [16]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~325 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~196_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~196_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N21
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~11 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~11_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_regfile|bca|bitcheck[11]~5_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~11 .lut_mask = 16'hA000;
defparam \my_regfile|bca|bitcheck[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~327 (
// Equation(s):
// \my_regfile|data_readRegA[16]~327_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [16]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [16]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~327 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \my_regfile|bca|bitcheck[14]~12 (
// Equation(s):
// \my_regfile|bca|bitcheck[14]~12_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[15]~9_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[14]~12 .lut_mask = 16'hF3FF;
defparam \my_regfile|bca|bitcheck[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \my_regfile|bca|bitcheck[13]~13 (
// Equation(s):
// \my_regfile|bca|bitcheck[13]~13_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & (!\my_processor|ctrl_readRegA[4]~2_combout  & \my_regfile|bca|bitcheck[5]~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[13]~13 .lut_mask = 16'h0C00;
defparam \my_regfile|bca|bitcheck[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~328 (
// Equation(s):
// \my_regfile|data_readRegA[16]~328_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [16] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~328 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \my_regfile|bca|bitcheck[15]~16 (
// Equation(s):
// \my_regfile|bca|bitcheck[15]~16_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|bca|bitcheck[15]~9_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[15]~16 .lut_mask = 16'hA000;
defparam \my_regfile|bca|bitcheck[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~196_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~196_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[16]~15 (
// Equation(s):
// \my_regfile|bca|bitcheck[16]~15_combout  = (\my_processor|ctrl_readRegA[1]~10_combout ) # ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[19]~14_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[16]~15 .lut_mask = 16'hFAFF;
defparam \my_regfile|bca|bitcheck[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~329 (
// Equation(s):
// \my_regfile|data_readRegA[16]~329_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [16])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [16]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~329 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N5
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[9]~7 (
// Equation(s):
// \my_regfile|bca|bitcheck[9]~7_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & !\my_processor|ctrl_readRegA[4]~2_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[9]~7 .lut_mask = 16'h0C0C;
defparam \my_regfile|bca|bitcheck[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \my_regfile|bca|bitcheck[9]~8 (
// Equation(s):
// \my_regfile|bca|bitcheck[9]~8_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (!\my_processor|ctrl_readRegA[1]~10_combout  & (!\my_processor|ctrl_readRegA[2]~6_combout  & \my_regfile|bca|bitcheck[9]~7_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[9]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[9]~8 .lut_mask = 16'h0200;
defparam \my_regfile|bca|bitcheck[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[10]~6 (
// Equation(s):
// \my_regfile|bca|bitcheck[10]~6_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # (!\my_regfile|bca|bitcheck[11]~5_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[11]~5_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[10]~6 .lut_mask = 16'hFF5F;
defparam \my_regfile|bca|bitcheck[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~326 (
// Equation(s):
// \my_regfile|data_readRegA[16]~326_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [16]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [16]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~326 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~330 (
// Equation(s):
// \my_regfile|data_readRegA[16]~330_combout  = (\my_regfile|data_readRegA[16]~327_combout  & (\my_regfile|data_readRegA[16]~328_combout  & (\my_regfile|data_readRegA[16]~329_combout  & \my_regfile|data_readRegA[16]~326_combout )))

	.dataa(\my_regfile|data_readRegA[16]~327_combout ),
	.datab(\my_regfile|data_readRegA[16]~328_combout ),
	.datac(\my_regfile|data_readRegA[16]~329_combout ),
	.datad(\my_regfile|data_readRegA[16]~326_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~330 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~335 (
// Equation(s):
// \my_regfile|data_readRegA[16]~335_combout  = (\my_regfile|data_readRegA[16]~324_combout  & (\my_regfile|data_readRegA[16]~334_combout  & (\my_regfile|data_readRegA[16]~325_combout  & \my_regfile|data_readRegA[16]~330_combout )))

	.dataa(\my_regfile|data_readRegA[16]~324_combout ),
	.datab(\my_regfile|data_readRegA[16]~334_combout ),
	.datac(\my_regfile|data_readRegA[16]~325_combout ),
	.datad(\my_regfile|data_readRegA[16]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~335 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~344 (
// Equation(s):
// \my_regfile|data_readRegA[16]~344_combout  = (\my_regfile|data_readRegA[16]~343_combout  & (\my_regfile|data_readRegA[16]~340_combout  & \my_regfile|data_readRegA[16]~335_combout ))

	.dataa(\my_regfile|data_readRegA[16]~343_combout ),
	.datab(\my_regfile|data_readRegA[16]~340_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[16]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~344 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \my_processor|dataA[16]~96 (
// Equation(s):
// \my_processor|dataA[16]~96_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[16]~344_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[16]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[16]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[16]~96 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[16]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \my_processor|dataA[16]~60 (
// Equation(s):
// \my_processor|dataA[16]~60_combout  = (\my_processor|dataA[16]~96_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[16]~342_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[16]~342_combout ),
	.datad(\my_processor|dataA[16]~96_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[16]~60 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \my_processor|data_writeReg[16]~192 (
// Equation(s):
// \my_processor|data_writeReg[16]~192_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataA[16]~60_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # (\my_processor|dataB[16]~15_combout ))) # 
// (!\my_processor|dataA[16]~60_combout  & (\my_processor|data_writeReg[4]~87_combout  & \my_processor|dataB[16]~15_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[4]~87_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataA[16]~60_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|dataB[16]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~192 .lut_mask = 16'hF8D0;
defparam \my_processor|data_writeReg[16]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~361 (
// Equation(s):
// \my_regfile|data_readRegB[15]~361_combout  = (\my_regfile|bcb|bitcheck[29]~50_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [15] & ((\my_regfile|bcb|bitcheck[30]~49_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [15])))) # 
// (!\my_regfile|bcb|bitcheck[29]~50_combout  & ((\my_regfile|bcb|bitcheck[30]~49_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [15]))))

	.dataa(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datab(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~361 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[15]~204_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~360 (
// Equation(s):
// \my_regfile|data_readRegB[15]~360_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~360 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~362 (
// Equation(s):
// \my_regfile|data_readRegB[15]~362_combout  = (\my_regfile|data_readRegB[15]~361_combout  & (\my_regfile|data_readRegB[15]~360_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|data_readRegB[15]~361_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.datad(\my_regfile|data_readRegB[15]~360_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~362 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~355 (
// Equation(s):
// \my_regfile|data_readRegB[15]~355_combout  = (\my_regfile|bcb|bitcheck[18]~32_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [15])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|bcb|bitcheck[18]~32_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~355 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~356 (
// Equation(s):
// \my_regfile|data_readRegB[15]~356_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [15]) # ((\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [15] & 
// (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [15]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.datac(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~356 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~358 (
// Equation(s):
// \my_regfile|data_readRegB[15]~358_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~358 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~357 (
// Equation(s):
// \my_regfile|data_readRegB[15]~357_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [15]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [15]) # ((\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~357 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~359 (
// Equation(s):
// \my_regfile|data_readRegB[15]~359_combout  = (\my_regfile|data_readRegB[15]~355_combout  & (\my_regfile|data_readRegB[15]~356_combout  & (\my_regfile|data_readRegB[15]~358_combout  & \my_regfile|data_readRegB[15]~357_combout )))

	.dataa(\my_regfile|data_readRegB[15]~355_combout ),
	.datab(\my_regfile|data_readRegB[15]~356_combout ),
	.datac(\my_regfile|data_readRegB[15]~358_combout ),
	.datad(\my_regfile|data_readRegB[15]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~359 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~347 (
// Equation(s):
// \my_regfile|data_readRegB[15]~347_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [15] & (((\my_regfile|bcb|bitcheck[4]~10_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [15] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datac(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~347 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~343 (
// Equation(s):
// \my_regfile|data_readRegB[15]~343_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [15])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [15])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~343 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N7
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N1
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~345 (
// Equation(s):
// \my_regfile|data_readRegB[15]~345_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [15])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [15]))))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~345 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~344 (
// Equation(s):
// \my_regfile|data_readRegB[15]~344_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [15])) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~344 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~346 (
// Equation(s):
// \my_regfile|data_readRegB[15]~346_combout  = (\my_regfile|data_readRegB[15]~343_combout  & (\my_regfile|data_readRegB[15]~344_combout  & ((\my_regfile|data_readRegB[15]~345_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[15]~343_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[15]~345_combout ),
	.datad(\my_regfile|data_readRegB[15]~344_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~346 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~348 (
// Equation(s):
// \my_regfile|data_readRegB[15]~348_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [15])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [15] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~348 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~352 (
// Equation(s):
// \my_regfile|data_readRegB[15]~352_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [15]) # (\my_regfile|bcb|bitcheck[16]~30_combout )))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [15]) # ((\my_regfile|bcb|bitcheck[16]~30_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~352 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~350 (
// Equation(s):
// \my_regfile|data_readRegB[15]~350_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [15]) # ((!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.datac(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~350 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N11
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~349 (
// Equation(s):
// \my_regfile|data_readRegB[15]~349_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~349 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~351 (
// Equation(s):
// \my_regfile|data_readRegB[15]~351_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [15]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [15]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~351 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~353 (
// Equation(s):
// \my_regfile|data_readRegB[15]~353_combout  = (\my_regfile|data_readRegB[15]~352_combout  & (\my_regfile|data_readRegB[15]~350_combout  & (\my_regfile|data_readRegB[15]~349_combout  & \my_regfile|data_readRegB[15]~351_combout )))

	.dataa(\my_regfile|data_readRegB[15]~352_combout ),
	.datab(\my_regfile|data_readRegB[15]~350_combout ),
	.datac(\my_regfile|data_readRegB[15]~349_combout ),
	.datad(\my_regfile|data_readRegB[15]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~353 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~354 (
// Equation(s):
// \my_regfile|data_readRegB[15]~354_combout  = (\my_regfile|data_readRegB[15]~347_combout  & (\my_regfile|data_readRegB[15]~346_combout  & (\my_regfile|data_readRegB[15]~348_combout  & \my_regfile|data_readRegB[15]~353_combout )))

	.dataa(\my_regfile|data_readRegB[15]~347_combout ),
	.datab(\my_regfile|data_readRegB[15]~346_combout ),
	.datac(\my_regfile|data_readRegB[15]~348_combout ),
	.datad(\my_regfile|data_readRegB[15]~353_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~354 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~363 (
// Equation(s):
// \my_regfile|data_readRegB[15]~363_combout  = (\my_regfile|data_readRegB[15]~362_combout  & (\my_regfile|data_readRegB[15]~359_combout  & \my_regfile|data_readRegB[15]~354_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[15]~362_combout ),
	.datac(\my_regfile|data_readRegB[15]~359_combout ),
	.datad(\my_regfile|data_readRegB[15]~354_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~363 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_processor|dataB[15]~16 (
// Equation(s):
// \my_processor|dataB[15]~16_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[15]~363_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[15]~363_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[15]~16 .lut_mask = 16'hCFC5;
defparam \my_processor|dataB[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[14]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~383 (
// Equation(s):
// \my_regfile|data_readRegA[14]~383_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [14]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [14]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~383 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~384 (
// Equation(s):
// \my_regfile|data_readRegA[14]~384_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [14] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [14])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [14]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~384 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~385 (
// Equation(s):
// \my_regfile|data_readRegA[14]~385_combout  = (\my_regfile|data_readRegA[14]~383_combout  & (\my_regfile|data_readRegA[14]~384_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [14]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.datac(\my_regfile|data_readRegA[14]~383_combout ),
	.datad(\my_regfile|data_readRegA[14]~384_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~385 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[14]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~210_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~379 (
// Equation(s):
// \my_regfile|data_readRegA[14]~379_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [14])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [14] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [14]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~379 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~380 (
// Equation(s):
// \my_regfile|data_readRegA[14]~380_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [14]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [14]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~380 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[14]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N9
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~378 (
// Equation(s):
// \my_regfile|data_readRegA[14]~378_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [14]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [14]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~378 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[14]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~381 (
// Equation(s):
// \my_regfile|data_readRegA[14]~381_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [14]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [14]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~381 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[14]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~382 (
// Equation(s):
// \my_regfile|data_readRegA[14]~382_combout  = (\my_regfile|data_readRegA[14]~379_combout  & (\my_regfile|data_readRegA[14]~380_combout  & (\my_regfile|data_readRegA[14]~378_combout  & \my_regfile|data_readRegA[14]~381_combout )))

	.dataa(\my_regfile|data_readRegA[14]~379_combout ),
	.datab(\my_regfile|data_readRegA[14]~380_combout ),
	.datac(\my_regfile|data_readRegA[14]~378_combout ),
	.datad(\my_regfile|data_readRegA[14]~381_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~382 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N31
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~366 (
// Equation(s):
// \my_regfile|data_readRegA[14]~366_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [14])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [14])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~366 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~367 (
// Equation(s):
// \my_regfile|data_readRegA[14]~367_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [14]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [14])) # (!\my_regfile|bca|bitcheck[5]~4_combout )))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~367 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~210_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~371 (
// Equation(s):
// \my_regfile|data_readRegA[14]~371_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [14]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [14] & 
// (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [14]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~371 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~370 (
// Equation(s):
// \my_regfile|data_readRegA[14]~370_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [14]) # (\my_regfile|bca|bitcheck[14]~12_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [14]) # (\my_regfile|bca|bitcheck[14]~12_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~370 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~369 (
// Equation(s):
// \my_regfile|data_readRegA[14]~369_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [14]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [14]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~369 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~368 (
// Equation(s):
// \my_regfile|data_readRegA[14]~368_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [14] & ((\my_regfile|bca|bitcheck[10]~6_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [14])))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|bca|bitcheck[10]~6_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [14]))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~368 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~372 (
// Equation(s):
// \my_regfile|data_readRegA[14]~372_combout  = (\my_regfile|data_readRegA[14]~371_combout  & (\my_regfile|data_readRegA[14]~370_combout  & (\my_regfile|data_readRegA[14]~369_combout  & \my_regfile|data_readRegA[14]~368_combout )))

	.dataa(\my_regfile|data_readRegA[14]~371_combout ),
	.datab(\my_regfile|data_readRegA[14]~370_combout ),
	.datac(\my_regfile|data_readRegA[14]~369_combout ),
	.datad(\my_regfile|data_readRegA[14]~368_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~372 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~373 (
// Equation(s):
// \my_regfile|data_readRegA[14]~373_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & (((\my_regfile|regWriteCheck_loop[6].dffei|q [14]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [14]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~373 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~374 (
// Equation(s):
// \my_regfile|data_readRegA[14]~374_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [14]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [14]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~374 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N13
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N11
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~375 (
// Equation(s):
// \my_regfile|data_readRegA[14]~375_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [14]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [14])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~375 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~376 (
// Equation(s):
// \my_regfile|data_readRegA[14]~376_combout  = (\my_regfile|data_readRegA[14]~373_combout  & (\my_regfile|data_readRegA[14]~374_combout  & ((\my_regfile|data_readRegA[14]~375_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[14]~373_combout ),
	.datac(\my_regfile|data_readRegA[14]~374_combout ),
	.datad(\my_regfile|data_readRegA[14]~375_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~376 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~377 (
// Equation(s):
// \my_regfile|data_readRegA[14]~377_combout  = (\my_regfile|data_readRegA[14]~366_combout  & (\my_regfile|data_readRegA[14]~367_combout  & (\my_regfile|data_readRegA[14]~372_combout  & \my_regfile|data_readRegA[14]~376_combout )))

	.dataa(\my_regfile|data_readRegA[14]~366_combout ),
	.datab(\my_regfile|data_readRegA[14]~367_combout ),
	.datac(\my_regfile|data_readRegA[14]~372_combout ),
	.datad(\my_regfile|data_readRegA[14]~376_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~377 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_processor|data[14]~48 (
// Equation(s):
// \my_processor|data[14]~48_combout  = ((\my_regfile|data_readRegA[14]~385_combout  & (\my_regfile|data_readRegA[14]~382_combout  & \my_regfile|data_readRegA[14]~377_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[14]~385_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[14]~382_combout ),
	.datad(\my_regfile|data_readRegA[14]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|data[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[14]~48 .lut_mask = 16'hB333;
defparam \my_processor|data[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~627 (
// Equation(s):
// \my_regfile|data_readRegA[2]~627_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [2] & ((\my_regfile|bca|bitcheck[12]~10_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|bca|bitcheck[12]~10_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~627 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~626 (
// Equation(s):
// \my_regfile|data_readRegA[2]~626_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [2] & ((\my_regfile|bca|bitcheck[10]~6_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [2])))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|bca|bitcheck[10]~6_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [2]))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~626 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~628 (
// Equation(s):
// \my_regfile|data_readRegA[2]~628_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [2] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [2])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [2]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~628 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~629 (
// Equation(s):
// \my_regfile|data_readRegA[2]~629_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [2]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [2]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~629 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~630 (
// Equation(s):
// \my_regfile|data_readRegA[2]~630_combout  = (\my_regfile|data_readRegA[2]~627_combout  & (\my_regfile|data_readRegA[2]~626_combout  & (\my_regfile|data_readRegA[2]~628_combout  & \my_regfile|data_readRegA[2]~629_combout )))

	.dataa(\my_regfile|data_readRegA[2]~627_combout ),
	.datab(\my_regfile|data_readRegA[2]~626_combout ),
	.datac(\my_regfile|data_readRegA[2]~628_combout ),
	.datad(\my_regfile|data_readRegA[2]~629_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~630 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~621 (
// Equation(s):
// \my_regfile|data_readRegA[2]~621_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [2]) # (!\my_regfile|bca|bitcheck[3]~17_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )) # (!\my_processor|ctrl_readRegA[0]~4_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~621 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[0]~45 (
// Equation(s):
// \my_regfile|bca|bitcheck[0]~45_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_processor|ctrl_readRegA[1]~10_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[0]~45 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[2]~46 (
// Equation(s):
// \my_regfile|bca|bitcheck[2]~46_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # ((!\my_regfile|bca|bitcheck[3]~17_combout ) # (!\my_processor|ctrl_readRegA[1]~10_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[2]~46 .lut_mask = 16'hCFFF;
defparam \my_regfile|bca|bitcheck[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~622 (
// Equation(s):
// \my_regfile|data_readRegA[2]~622_combout  = (\my_regfile|data_readRegA[2]~621_combout  & (\my_regfile|bca|bitcheck[0]~45_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [2]) # (\my_regfile|bca|bitcheck[2]~46_combout ))))

	.dataa(\my_regfile|data_readRegA[2]~621_combout ),
	.datab(\my_regfile|bca|bitcheck[0]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[2]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~622 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~624 (
// Equation(s):
// \my_regfile|data_readRegA[2]~624_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [2]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [2]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~624 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~619 (
// Equation(s):
// \my_regfile|data_readRegA[2]~619_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # (((\my_regfile|regWriteCheck_loop[5].dffei|q [2]) # (\my_processor|ctrl_readRegA[3]~8_combout )) # (!\my_regfile|bca|bitcheck[5]~3_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~619 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegA[2]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~618 (
// Equation(s):
// \my_regfile|data_readRegA[2]~618_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [2])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [2])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~618 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~620 (
// Equation(s):
// \my_regfile|data_readRegA[2]~620_combout  = (\my_regfile|data_readRegA[2]~619_combout  & (\my_regfile|data_readRegA[2]~618_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [2]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|data_readRegA[2]~619_combout ),
	.datab(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.datad(\my_regfile|data_readRegA[2]~618_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~620 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~623 (
// Equation(s):
// \my_regfile|data_readRegA[2]~623_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [2]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [2]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~623 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~625 (
// Equation(s):
// \my_regfile|data_readRegA[2]~625_combout  = (\my_regfile|data_readRegA[2]~622_combout  & (\my_regfile|data_readRegA[2]~624_combout  & (\my_regfile|data_readRegA[2]~620_combout  & \my_regfile|data_readRegA[2]~623_combout )))

	.dataa(\my_regfile|data_readRegA[2]~622_combout ),
	.datab(\my_regfile|data_readRegA[2]~624_combout ),
	.datac(\my_regfile|data_readRegA[2]~620_combout ),
	.datad(\my_regfile|data_readRegA[2]~623_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~625 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~636 (
// Equation(s):
// \my_regfile|data_readRegA[2]~636_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [2])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [2]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~636 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[2]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~637 (
// Equation(s):
// \my_regfile|data_readRegA[2]~637_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [2])) # (!\my_regfile|bca|bitcheck[29]~41_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [2]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~637 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[2]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~638 (
// Equation(s):
// \my_regfile|data_readRegA[2]~638_combout  = (\my_regfile|data_readRegA[2]~636_combout  & (\my_regfile|data_readRegA[2]~637_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [2]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|data_readRegA[2]~636_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.datad(\my_regfile|data_readRegA[2]~637_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~638 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~633 (
// Equation(s):
// \my_regfile|data_readRegA[2]~633_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [2]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [2]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~633 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[2]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~634 (
// Equation(s):
// \my_regfile|data_readRegA[2]~634_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [2]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [2]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~634 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[2]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~631 (
// Equation(s):
// \my_regfile|data_readRegA[2]~631_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [2]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [2]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~631 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[2]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[2]~293_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~632 (
// Equation(s):
// \my_regfile|data_readRegA[2]~632_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [2] & 
// (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~632 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[2]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~635 (
// Equation(s):
// \my_regfile|data_readRegA[2]~635_combout  = (\my_regfile|data_readRegA[2]~633_combout  & (\my_regfile|data_readRegA[2]~634_combout  & (\my_regfile|data_readRegA[2]~631_combout  & \my_regfile|data_readRegA[2]~632_combout )))

	.dataa(\my_regfile|data_readRegA[2]~633_combout ),
	.datab(\my_regfile|data_readRegA[2]~634_combout ),
	.datac(\my_regfile|data_readRegA[2]~631_combout ),
	.datad(\my_regfile|data_readRegA[2]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~635 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~639 (
// Equation(s):
// \my_regfile|data_readRegA[2]~639_combout  = (\my_regfile|data_readRegA[2]~630_combout  & (\my_regfile|data_readRegA[2]~625_combout  & (\my_regfile|data_readRegA[2]~638_combout  & \my_regfile|data_readRegA[2]~635_combout )))

	.dataa(\my_regfile|data_readRegA[2]~630_combout ),
	.datab(\my_regfile|data_readRegA[2]~625_combout ),
	.datac(\my_regfile|data_readRegA[2]~638_combout ),
	.datad(\my_regfile|data_readRegA[2]~635_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~639 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N24
cycloneive_lcell_comb \my_processor|data[2]~38 (
// Equation(s):
// \my_processor|data[2]~38_combout  = (\my_regfile|data_readRegA[2]~639_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[2]~639_combout ),
	.datad(\my_regfile|data_readRegA[31]~719_combout ),
	.cin(gnd),
	.combout(\my_processor|data[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[2]~38 .lut_mask = 16'hF0FF;
defparam \my_processor|data[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~57 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~58_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[16]~60_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[16]~60_combout ),
	.datad(\my_processor|dataA[18]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~57 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneive_lcell_comb \my_processor|dataB[19]~12 (
// Equation(s):
// \my_processor|dataB[19]~12_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[19]~279_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[19]~279_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[19]~12 .lut_mask = 16'hF3D1;
defparam \my_processor|dataB[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add1~34 (
// Equation(s):
// \my_processor|ALUOper|Add1~34_combout  = (\my_processor|dataA[17]~59_combout  & ((\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add1~33 )) # (!\my_processor|dataB[17]~14_combout  & (\my_processor|ALUOper|Add1~33  & VCC)))) # 
// (!\my_processor|dataA[17]~59_combout  & ((\my_processor|dataB[17]~14_combout  & ((\my_processor|ALUOper|Add1~33 ) # (GND))) # (!\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add1~33 ))))
// \my_processor|ALUOper|Add1~35  = CARRY((\my_processor|dataA[17]~59_combout  & (\my_processor|dataB[17]~14_combout  & !\my_processor|ALUOper|Add1~33 )) # (!\my_processor|dataA[17]~59_combout  & ((\my_processor|dataB[17]~14_combout ) # 
// (!\my_processor|ALUOper|Add1~33 ))))

	.dataa(\my_processor|dataA[17]~59_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~33 ),
	.combout(\my_processor|ALUOper|Add1~34_combout ),
	.cout(\my_processor|ALUOper|Add1~35 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~34 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add1~36 (
// Equation(s):
// \my_processor|ALUOper|Add1~36_combout  = ((\my_processor|dataA[18]~58_combout  $ (\my_processor|dataB[18]~13_combout  $ (\my_processor|ALUOper|Add1~35 )))) # (GND)
// \my_processor|ALUOper|Add1~37  = CARRY((\my_processor|dataA[18]~58_combout  & ((!\my_processor|ALUOper|Add1~35 ) # (!\my_processor|dataB[18]~13_combout ))) # (!\my_processor|dataA[18]~58_combout  & (!\my_processor|dataB[18]~13_combout  & 
// !\my_processor|ALUOper|Add1~35 )))

	.dataa(\my_processor|dataA[18]~58_combout ),
	.datab(\my_processor|dataB[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~35 ),
	.combout(\my_processor|ALUOper|Add1~36_combout ),
	.cout(\my_processor|ALUOper|Add1~37 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~36 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add1~38 (
// Equation(s):
// \my_processor|ALUOper|Add1~38_combout  = (\my_processor|dataA[19]~56_combout  & ((\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add1~37 )) # (!\my_processor|dataB[19]~12_combout  & (\my_processor|ALUOper|Add1~37  & VCC)))) # 
// (!\my_processor|dataA[19]~56_combout  & ((\my_processor|dataB[19]~12_combout  & ((\my_processor|ALUOper|Add1~37 ) # (GND))) # (!\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add1~37 ))))
// \my_processor|ALUOper|Add1~39  = CARRY((\my_processor|dataA[19]~56_combout  & (\my_processor|dataB[19]~12_combout  & !\my_processor|ALUOper|Add1~37 )) # (!\my_processor|dataA[19]~56_combout  & ((\my_processor|dataB[19]~12_combout ) # 
// (!\my_processor|ALUOper|Add1~37 ))))

	.dataa(\my_processor|dataA[19]~56_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~37 ),
	.combout(\my_processor|ALUOper|Add1~38_combout ),
	.cout(\my_processor|ALUOper|Add1~39 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~38 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[8]~246_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~509 (
// Equation(s):
// \my_regfile|data_readRegA[8]~509_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [8]) # (!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [8]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~509 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[8]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~510 (
// Equation(s):
// \my_regfile|data_readRegA[8]~510_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [8]) # (\my_regfile|bca|bitcheck[30]~39_combout )))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [8]) # ((\my_regfile|bca|bitcheck[30]~39_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[30]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~510 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[8]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~511 (
// Equation(s):
// \my_regfile|data_readRegA[8]~511_combout  = (\my_regfile|data_readRegA[8]~509_combout  & (\my_regfile|data_readRegA[8]~510_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [8]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.datac(\my_regfile|data_readRegA[8]~509_combout ),
	.datad(\my_regfile|data_readRegA[8]~510_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~511 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[8]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~492 (
// Equation(s):
// \my_regfile|data_readRegA[8]~492_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [8]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [8]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~492 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~493 (
// Equation(s):
// \my_regfile|data_readRegA[8]~493_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [8]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [8])) # (!\my_regfile|bca|bitcheck[5]~4_combout )))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~493 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~501 (
// Equation(s):
// \my_regfile|data_readRegA[8]~501_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [8]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [8] & \my_processor|ctrl_readRegA[1]~10_combout ))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~501 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegA[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~499 (
// Equation(s):
// \my_regfile|data_readRegA[8]~499_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [8]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [8]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~499 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~500 (
// Equation(s):
// \my_regfile|data_readRegA[8]~500_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [8]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [8]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~500 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~502 (
// Equation(s):
// \my_regfile|data_readRegA[8]~502_combout  = (\my_regfile|data_readRegA[8]~499_combout  & (\my_regfile|data_readRegA[8]~500_combout  & ((\my_regfile|data_readRegA[8]~501_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[8]~501_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[8]~499_combout ),
	.datad(\my_regfile|data_readRegA[8]~500_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~502 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~496 (
// Equation(s):
// \my_regfile|data_readRegA[8]~496_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [8]) # (\my_regfile|bca|bitcheck[14]~12_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [8]) # (\my_regfile|bca|bitcheck[14]~12_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~496 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~495 (
// Equation(s):
// \my_regfile|data_readRegA[8]~495_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [8]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~495 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~494 (
// Equation(s):
// \my_regfile|data_readRegA[8]~494_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [8] & ((\my_regfile|bca|bitcheck[10]~6_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [8])))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|bca|bitcheck[10]~6_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [8]))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~494 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~497 (
// Equation(s):
// \my_regfile|data_readRegA[8]~497_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [8]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [8]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~497 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~498 (
// Equation(s):
// \my_regfile|data_readRegA[8]~498_combout  = (\my_regfile|data_readRegA[8]~496_combout  & (\my_regfile|data_readRegA[8]~495_combout  & (\my_regfile|data_readRegA[8]~494_combout  & \my_regfile|data_readRegA[8]~497_combout )))

	.dataa(\my_regfile|data_readRegA[8]~496_combout ),
	.datab(\my_regfile|data_readRegA[8]~495_combout ),
	.datac(\my_regfile|data_readRegA[8]~494_combout ),
	.datad(\my_regfile|data_readRegA[8]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~498 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~503 (
// Equation(s):
// \my_regfile|data_readRegA[8]~503_combout  = (\my_regfile|data_readRegA[8]~492_combout  & (\my_regfile|data_readRegA[8]~493_combout  & (\my_regfile|data_readRegA[8]~502_combout  & \my_regfile|data_readRegA[8]~498_combout )))

	.dataa(\my_regfile|data_readRegA[8]~492_combout ),
	.datab(\my_regfile|data_readRegA[8]~493_combout ),
	.datac(\my_regfile|data_readRegA[8]~502_combout ),
	.datad(\my_regfile|data_readRegA[8]~498_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~503 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \my_processor|data[8]~67 (
// Equation(s):
// \my_processor|data[8]~67_combout  = ((\my_regfile|data_readRegA[8]~511_combout  & (\my_regfile|data_readRegA[8]~508_combout  & \my_regfile|data_readRegA[8]~503_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[8]~511_combout ),
	.datab(\my_regfile|data_readRegA[8]~508_combout ),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[8]~503_combout ),
	.cin(gnd),
	.combout(\my_processor|data[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~67 .lut_mask = 16'h8F0F;
defparam \my_processor|data[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~571 (
// Equation(s):
// \my_regfile|data_readRegA[5]~571_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [5] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [5])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [5]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~571 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[5]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~570 (
// Equation(s):
// \my_regfile|data_readRegA[5]~570_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~570 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[5]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~572 (
// Equation(s):
// \my_regfile|data_readRegA[5]~572_combout  = (\my_regfile|data_readRegA[5]~571_combout  & (\my_regfile|data_readRegA[5]~570_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [5]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.datab(\my_regfile|data_readRegA[5]~571_combout ),
	.datac(\my_regfile|data_readRegA[5]~570_combout ),
	.datad(\my_regfile|bca|bitcheck[31]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~572 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegA[5]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~566 (
// Equation(s):
// \my_regfile|data_readRegA[5]~566_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [5]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [5]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~566 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~565 (
// Equation(s):
// \my_regfile|data_readRegA[5]~565_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [5])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [5]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~565 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~568 (
// Equation(s):
// \my_regfile|data_readRegA[5]~568_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [5])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [5]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~568 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[5]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~567 (
// Equation(s):
// \my_regfile|data_readRegA[5]~567_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [5]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [5]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~567 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[5]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~569 (
// Equation(s):
// \my_regfile|data_readRegA[5]~569_combout  = (\my_regfile|data_readRegA[5]~566_combout  & (\my_regfile|data_readRegA[5]~565_combout  & (\my_regfile|data_readRegA[5]~568_combout  & \my_regfile|data_readRegA[5]~567_combout )))

	.dataa(\my_regfile|data_readRegA[5]~566_combout ),
	.datab(\my_regfile|data_readRegA[5]~565_combout ),
	.datac(\my_regfile|data_readRegA[5]~568_combout ),
	.datad(\my_regfile|data_readRegA[5]~567_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~569 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~557 (
// Equation(s):
// \my_regfile|data_readRegA[5]~557_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [5]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [5]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~557 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~558 (
// Equation(s):
// \my_regfile|data_readRegA[5]~558_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [5])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [5]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~558 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~47 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~47_combout  = (\my_regfile|bca|bitcheck[3]~17_combout  & (\my_processor|ctrl_readRegA[0]~4_combout  & \my_processor|ctrl_readRegA[1]~10_combout ))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~47 .lut_mask = 16'h8080;
defparam \my_regfile|bca|bitcheck[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~555 (
// Equation(s):
// \my_regfile|data_readRegA[5]~555_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # (((\my_regfile|regWriteCheck_loop[2].dffei|q [5] & \my_processor|ctrl_readRegA[1]~10_combout )) # (!\my_regfile|bca|bitcheck[3]~17_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~555 .lut_mask = 16'hFBBB;
defparam \my_regfile|data_readRegA[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~556 (
// Equation(s):
// \my_regfile|data_readRegA[5]~556_combout  = (\my_regfile|data_readRegA[5]~555_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [5]) # (!\my_regfile|bca|bitcheck[3]~47_combout )))

	.dataa(gnd),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[3]~47_combout ),
	.datad(\my_regfile|data_readRegA[5]~555_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~556 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegA[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~552 (
// Equation(s):
// \my_regfile|data_readRegA[5]~552_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [5])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [5])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~552 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[5]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~553 (
// Equation(s):
// \my_regfile|data_readRegA[5]~553_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [5]) # ((\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # (!\my_regfile|bca|bitcheck[5]~3_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~553 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~554 (
// Equation(s):
// \my_regfile|data_readRegA[5]~554_combout  = (\my_regfile|data_readRegA[5]~552_combout  & (\my_regfile|data_readRegA[5]~553_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [5]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.datac(\my_regfile|data_readRegA[5]~552_combout ),
	.datad(\my_regfile|data_readRegA[5]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~554 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~559 (
// Equation(s):
// \my_regfile|data_readRegA[5]~559_combout  = (\my_regfile|data_readRegA[5]~557_combout  & (\my_regfile|data_readRegA[5]~558_combout  & (\my_regfile|data_readRegA[5]~556_combout  & \my_regfile|data_readRegA[5]~554_combout )))

	.dataa(\my_regfile|data_readRegA[5]~557_combout ),
	.datab(\my_regfile|data_readRegA[5]~558_combout ),
	.datac(\my_regfile|data_readRegA[5]~556_combout ),
	.datad(\my_regfile|data_readRegA[5]~554_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~559 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~561 (
// Equation(s):
// \my_regfile|data_readRegA[5]~561_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [5]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [5]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~561 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~269_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~563 (
// Equation(s):
// \my_regfile|data_readRegA[5]~563_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [5]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [5]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~563 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N21
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~562 (
// Equation(s):
// \my_regfile|data_readRegA[5]~562_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [5]) # (!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[14]~12_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [5]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~562 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N29
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~269_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~560 (
// Equation(s):
// \my_regfile|data_readRegA[5]~560_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [5])) # (!\my_regfile|bca|bitcheck[9]~8_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[10]~6_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [5]) # (!\my_regfile|bca|bitcheck[9]~8_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~560 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~564 (
// Equation(s):
// \my_regfile|data_readRegA[5]~564_combout  = (\my_regfile|data_readRegA[5]~561_combout  & (\my_regfile|data_readRegA[5]~563_combout  & (\my_regfile|data_readRegA[5]~562_combout  & \my_regfile|data_readRegA[5]~560_combout )))

	.dataa(\my_regfile|data_readRegA[5]~561_combout ),
	.datab(\my_regfile|data_readRegA[5]~563_combout ),
	.datac(\my_regfile|data_readRegA[5]~562_combout ),
	.datad(\my_regfile|data_readRegA[5]~560_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~564 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~573 (
// Equation(s):
// \my_regfile|data_readRegA[5]~573_combout  = (\my_regfile|data_readRegA[5]~572_combout  & (\my_regfile|data_readRegA[5]~569_combout  & (\my_regfile|data_readRegA[5]~559_combout  & \my_regfile|data_readRegA[5]~564_combout )))

	.dataa(\my_regfile|data_readRegA[5]~572_combout ),
	.datab(\my_regfile|data_readRegA[5]~569_combout ),
	.datac(\my_regfile|data_readRegA[5]~559_combout ),
	.datad(\my_regfile|data_readRegA[5]~564_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~573 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \my_processor|dataA[5]~103 (
// Equation(s):
// \my_processor|dataA[5]~103_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[5]~573_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[5]~573_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[5]~103 .lut_mask = 16'h5501;
defparam \my_processor|dataA[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \my_processor|dataA[5]~71 (
// Equation(s):
// \my_processor|dataA[5]~71_combout  = (\my_processor|dataA[5]~103_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[5]~573_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[5]~573_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_processor|dataA[5]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[5]~71 .lut_mask = 16'hFF8C;
defparam \my_processor|dataA[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \my_processor|data_writeReg[4]~247 (
// Equation(s):
// \my_processor|data_writeReg[4]~247_combout  = (\my_processor|aulOper[1]~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((!\my_processor|data_writeReg[4]~87_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))) # 
// (!\my_processor|aulOper[1]~1_combout  & (((!\my_processor|data_writeReg[4]~87_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|data_writeReg[4]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~247 .lut_mask = 16'h0DDD;
defparam \my_processor|data_writeReg[4]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~57 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~57_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[0]~81_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[1]~79_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[0]~81_combout ),
	.datad(\my_processor|dataA[1]~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~57 .lut_mask = 16'h3120;
defparam \my_processor|ALUOper|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~35 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[3]~75_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[5]~71_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[5]~71_combout ),
	.datad(\my_processor|dataA[3]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~35 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~58 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[2]~77_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[4]~73_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[2]~77_combout ),
	.datad(\my_processor|dataA[4]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~58 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~59 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~58_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~35_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~59 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~102 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~102_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~57_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~59_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~102 .lut_mask = 16'h5140;
defparam \my_processor|ALUOper|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~583 (
// Equation(s):
// \my_regfile|data_readRegB[4]~583_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~583 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~585 (
// Equation(s):
// \my_regfile|data_readRegB[4]~585_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [4])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~585 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~582 (
// Equation(s):
// \my_regfile|data_readRegB[4]~582_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~582 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N31
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N21
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~584 (
// Equation(s):
// \my_regfile|data_readRegB[4]~584_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [4] & ((\my_regfile|bcb|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [4])))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|bcb|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [4]))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~584 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~586 (
// Equation(s):
// \my_regfile|data_readRegB[4]~586_combout  = (\my_regfile|data_readRegB[4]~583_combout  & (\my_regfile|data_readRegB[4]~585_combout  & (\my_regfile|data_readRegB[4]~582_combout  & \my_regfile|data_readRegB[4]~584_combout )))

	.dataa(\my_regfile|data_readRegB[4]~583_combout ),
	.datab(\my_regfile|data_readRegB[4]~585_combout ),
	.datac(\my_regfile|data_readRegB[4]~582_combout ),
	.datad(\my_regfile|data_readRegB[4]~584_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~586 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~592 (
// Equation(s):
// \my_regfile|data_readRegB[4]~592_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[28]~47_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~592 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[4]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~593 (
// Equation(s):
// \my_regfile|data_readRegB[4]~593_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [4])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~593 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[4]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~594 (
// Equation(s):
// \my_regfile|data_readRegB[4]~594_combout  = (\my_regfile|data_readRegB[4]~592_combout  & (\my_regfile|data_readRegB[4]~593_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.datab(\my_regfile|data_readRegB[4]~592_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datad(\my_regfile|data_readRegB[4]~593_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~594 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[4]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~575 (
// Equation(s):
// \my_regfile|data_readRegB[4]~575_combout  = (\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[5]~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~575 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegB[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N23
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~574 (
// Equation(s):
// \my_regfile|data_readRegB[4]~574_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [4])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [4])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~574 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~576 (
// Equation(s):
// \my_regfile|data_readRegB[4]~576_combout  = (\my_regfile|data_readRegB[4]~575_combout  & (\my_regfile|data_readRegB[4]~574_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datab(\my_regfile|data_readRegB[4]~575_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[4]~574_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~576 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~580 (
// Equation(s):
// \my_regfile|data_readRegB[4]~580_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [4]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [4]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~580 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~579 (
// Equation(s):
// \my_regfile|data_readRegB[4]~579_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[4].dffei|q [4]) # (\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [4]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~579 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
cycloneive_lcell_comb \my_regfile|bcb|bitcheck[3]~53 (
// Equation(s):
// \my_regfile|bcb|bitcheck[3]~53_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout  & \my_regfile|bcb|bitcheck[3]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[3]~53 .lut_mask = 16'hA000;
defparam \my_regfile|bcb|bitcheck[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~577 (
// Equation(s):
// \my_regfile|data_readRegB[4]~577_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # (((\my_processor|ctrl_readRegB[1]~4_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [4])) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~577 .lut_mask = 16'hECFF;
defparam \my_regfile|data_readRegB[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~578 (
// Equation(s):
// \my_regfile|data_readRegB[4]~578_combout  = (\my_regfile|data_readRegB[4]~577_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[3]~53_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~53_combout ),
	.datad(\my_regfile|data_readRegB[4]~577_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~578 .lut_mask = 16'hAF00;
defparam \my_regfile|data_readRegB[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~581 (
// Equation(s):
// \my_regfile|data_readRegB[4]~581_combout  = (\my_regfile|data_readRegB[4]~576_combout  & (\my_regfile|data_readRegB[4]~580_combout  & (\my_regfile|data_readRegB[4]~579_combout  & \my_regfile|data_readRegB[4]~578_combout )))

	.dataa(\my_regfile|data_readRegB[4]~576_combout ),
	.datab(\my_regfile|data_readRegB[4]~580_combout ),
	.datac(\my_regfile|data_readRegB[4]~579_combout ),
	.datad(\my_regfile|data_readRegB[4]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~581 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~590 (
// Equation(s):
// \my_regfile|data_readRegB[4]~590_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [4] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~590 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[4]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~276_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~276_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~587 (
// Equation(s):
// \my_regfile|data_readRegB[4]~587_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [4] & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [4])))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [4]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~587 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~589 (
// Equation(s):
// \my_regfile|data_readRegB[4]~589_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [4]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [4]) # ((\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~589 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[4]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y31_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~588 (
// Equation(s):
// \my_regfile|data_readRegB[4]~588_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [4]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [4]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~588 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[4]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~591 (
// Equation(s):
// \my_regfile|data_readRegB[4]~591_combout  = (\my_regfile|data_readRegB[4]~590_combout  & (\my_regfile|data_readRegB[4]~587_combout  & (\my_regfile|data_readRegB[4]~589_combout  & \my_regfile|data_readRegB[4]~588_combout )))

	.dataa(\my_regfile|data_readRegB[4]~590_combout ),
	.datab(\my_regfile|data_readRegB[4]~587_combout ),
	.datac(\my_regfile|data_readRegB[4]~589_combout ),
	.datad(\my_regfile|data_readRegB[4]~588_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~591 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~595 (
// Equation(s):
// \my_regfile|data_readRegB[4]~595_combout  = (\my_regfile|data_readRegB[4]~586_combout  & (\my_regfile|data_readRegB[4]~594_combout  & (\my_regfile|data_readRegB[4]~581_combout  & \my_regfile|data_readRegB[4]~591_combout )))

	.dataa(\my_regfile|data_readRegB[4]~586_combout ),
	.datab(\my_regfile|data_readRegB[4]~594_combout ),
	.datac(\my_regfile|data_readRegB[4]~581_combout ),
	.datad(\my_regfile|data_readRegB[4]~591_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~595 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_processor|dataB[4]~27 (
// Equation(s):
// \my_processor|dataB[4]~27_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[4]~595_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_regfile|data_readRegB[4]~595_combout ),
	.datad(\my_regfile|data_readRegB[31]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[4]~27 .lut_mask = 16'hD8DD;
defparam \my_processor|dataB[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \my_processor|dataB[3]~28 (
// Equation(s):
// \my_processor|dataB[3]~28_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [3])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[3]~617_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[3]~617_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[3]~28 .lut_mask = 16'hCFC5;
defparam \my_processor|dataB[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add1~6 (
// Equation(s):
// \my_processor|ALUOper|Add1~6_combout  = (\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~75_combout  & (!\my_processor|ALUOper|Add1~5 )) # (!\my_processor|dataA[3]~75_combout  & ((\my_processor|ALUOper|Add1~5 ) # (GND))))) # 
// (!\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~75_combout  & (\my_processor|ALUOper|Add1~5  & VCC)) # (!\my_processor|dataA[3]~75_combout  & (!\my_processor|ALUOper|Add1~5 ))))
// \my_processor|ALUOper|Add1~7  = CARRY((\my_processor|dataB[3]~28_combout  & ((!\my_processor|ALUOper|Add1~5 ) # (!\my_processor|dataA[3]~75_combout ))) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|dataA[3]~75_combout  & 
// !\my_processor|ALUOper|Add1~5 )))

	.dataa(\my_processor|dataB[3]~28_combout ),
	.datab(\my_processor|dataA[3]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~5 ),
	.combout(\my_processor|ALUOper|Add1~6_combout ),
	.cout(\my_processor|ALUOper|Add1~7 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~6 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add1~8 (
// Equation(s):
// \my_processor|ALUOper|Add1~8_combout  = ((\my_processor|dataA[4]~73_combout  $ (\my_processor|dataB[4]~27_combout  $ (\my_processor|ALUOper|Add1~7 )))) # (GND)
// \my_processor|ALUOper|Add1~9  = CARRY((\my_processor|dataA[4]~73_combout  & ((!\my_processor|ALUOper|Add1~7 ) # (!\my_processor|dataB[4]~27_combout ))) # (!\my_processor|dataA[4]~73_combout  & (!\my_processor|dataB[4]~27_combout  & 
// !\my_processor|ALUOper|Add1~7 )))

	.dataa(\my_processor|dataA[4]~73_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~7 ),
	.combout(\my_processor|ALUOper|Add1~8_combout ),
	.cout(\my_processor|ALUOper|Add1~9 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~8 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add1~10 (
// Equation(s):
// \my_processor|ALUOper|Add1~10_combout  = (\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~71_combout  & (!\my_processor|ALUOper|Add1~9 )) # (!\my_processor|dataA[5]~71_combout  & ((\my_processor|ALUOper|Add1~9 ) # (GND))))) # 
// (!\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~71_combout  & (\my_processor|ALUOper|Add1~9  & VCC)) # (!\my_processor|dataA[5]~71_combout  & (!\my_processor|ALUOper|Add1~9 ))))
// \my_processor|ALUOper|Add1~11  = CARRY((\my_processor|dataB[5]~26_combout  & ((!\my_processor|ALUOper|Add1~9 ) # (!\my_processor|dataA[5]~71_combout ))) # (!\my_processor|dataB[5]~26_combout  & (!\my_processor|dataA[5]~71_combout  & 
// !\my_processor|ALUOper|Add1~9 )))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|dataA[5]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~9 ),
	.combout(\my_processor|ALUOper|Add1~10_combout ),
	.cout(\my_processor|ALUOper|Add1~11 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~10 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_processor|data_writeReg[5]~263 (
// Equation(s):
// \my_processor|data_writeReg[5]~263_combout  = (\my_processor|data_writeReg[4]~247_combout  & ((\my_processor|data_writeReg[4]~87_combout  & (\my_processor|ALUOper|ShiftLeft0~102_combout )) # (!\my_processor|data_writeReg[4]~87_combout  & 
// ((\my_processor|ALUOper|Add1~10_combout ))))) # (!\my_processor|data_writeReg[4]~247_combout  & (!\my_processor|data_writeReg[4]~87_combout ))

	.dataa(\my_processor|data_writeReg[4]~247_combout ),
	.datab(\my_processor|data_writeReg[4]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.datad(\my_processor|ALUOper|Add1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~263 .lut_mask = 16'hB391;
defparam \my_processor|data_writeReg[5]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_processor|data_writeReg[5]~264 (
// Equation(s):
// \my_processor|data_writeReg[5]~264_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~71_combout ) # (!\my_processor|data_writeReg[5]~263_combout ))) # 
// (!\my_processor|dataB[5]~26_combout  & (\my_processor|dataA[5]~71_combout  & !\my_processor|data_writeReg[5]~263_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[5]~263_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[5]~26_combout ),
	.datac(\my_processor|dataA[5]~71_combout ),
	.datad(\my_processor|data_writeReg[5]~263_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~264 .lut_mask = 16'hD5A8;
defparam \my_processor|data_writeReg[5]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[4]~102 (
// Equation(s):
// \my_processor|data_writeReg[4]~102_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~102 .lut_mask = 16'hAAFA;
defparam \my_processor|data_writeReg[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[10]~234_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~234_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~467 (
// Equation(s):
// \my_regfile|data_readRegA[10]~467_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [10] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [10])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & (((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [10]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~467 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[10]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~468 (
// Equation(s):
// \my_regfile|data_readRegA[10]~468_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [10] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [10])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [10]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~468 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[10]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~469 (
// Equation(s):
// \my_regfile|data_readRegA[10]~469_combout  = (\my_regfile|data_readRegA[10]~467_combout  & (\my_regfile|data_readRegA[10]~468_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [10]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[10]~467_combout ),
	.datad(\my_regfile|data_readRegA[10]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~469 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[10]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~463 (
// Equation(s):
// \my_regfile|data_readRegA[10]~463_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [10]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [10]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~463 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[10]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~464 (
// Equation(s):
// \my_regfile|data_readRegA[10]~464_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [10]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [10]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~464 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[10]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~462 (
// Equation(s):
// \my_regfile|data_readRegA[10]~462_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [10]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [10]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~462 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[10]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~465 (
// Equation(s):
// \my_regfile|data_readRegA[10]~465_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [10]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [10]) # ((\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~465 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~466 (
// Equation(s):
// \my_regfile|data_readRegA[10]~466_combout  = (\my_regfile|data_readRegA[10]~463_combout  & (\my_regfile|data_readRegA[10]~464_combout  & (\my_regfile|data_readRegA[10]~462_combout  & \my_regfile|data_readRegA[10]~465_combout )))

	.dataa(\my_regfile|data_readRegA[10]~463_combout ),
	.datab(\my_regfile|data_readRegA[10]~464_combout ),
	.datac(\my_regfile|data_readRegA[10]~462_combout ),
	.datad(\my_regfile|data_readRegA[10]~465_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~466 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~451 (
// Equation(s):
// \my_regfile|data_readRegA[10]~451_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # ((!\my_regfile|bca|bitcheck[5]~4_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # (!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~451 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N3
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~450 (
// Equation(s):
// \my_regfile|data_readRegA[10]~450_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [10]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [10]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~450 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~459 (
// Equation(s):
// \my_regfile|data_readRegA[10]~459_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [10])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [10])))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~459 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegA[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~458 (
// Equation(s):
// \my_regfile|data_readRegA[10]~458_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [10])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [10]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~458 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~457 (
// Equation(s):
// \my_regfile|data_readRegA[10]~457_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [10]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [10]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~457 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~460 (
// Equation(s):
// \my_regfile|data_readRegA[10]~460_combout  = (\my_regfile|data_readRegA[10]~458_combout  & (\my_regfile|data_readRegA[10]~457_combout  & ((\my_regfile|data_readRegA[10]~459_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[10]~459_combout ),
	.datab(\my_regfile|data_readRegA[10]~458_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datad(\my_regfile|data_readRegA[10]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~460 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~453 (
// Equation(s):
// \my_regfile|data_readRegA[10]~453_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [10]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [10]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~453 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[10]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~452 (
// Equation(s):
// \my_regfile|data_readRegA[10]~452_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [10]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [10]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~452 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~455 (
// Equation(s):
// \my_regfile|data_readRegA[10]~455_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [10] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [10])))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [10]))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~455 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N15
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N1
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~454 (
// Equation(s):
// \my_regfile|data_readRegA[10]~454_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [10] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~454 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~456 (
// Equation(s):
// \my_regfile|data_readRegA[10]~456_combout  = (\my_regfile|data_readRegA[10]~453_combout  & (\my_regfile|data_readRegA[10]~452_combout  & (\my_regfile|data_readRegA[10]~455_combout  & \my_regfile|data_readRegA[10]~454_combout )))

	.dataa(\my_regfile|data_readRegA[10]~453_combout ),
	.datab(\my_regfile|data_readRegA[10]~452_combout ),
	.datac(\my_regfile|data_readRegA[10]~455_combout ),
	.datad(\my_regfile|data_readRegA[10]~454_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~456 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~461 (
// Equation(s):
// \my_regfile|data_readRegA[10]~461_combout  = (\my_regfile|data_readRegA[10]~451_combout  & (\my_regfile|data_readRegA[10]~450_combout  & (\my_regfile|data_readRegA[10]~460_combout  & \my_regfile|data_readRegA[10]~456_combout )))

	.dataa(\my_regfile|data_readRegA[10]~451_combout ),
	.datab(\my_regfile|data_readRegA[10]~450_combout ),
	.datac(\my_regfile|data_readRegA[10]~460_combout ),
	.datad(\my_regfile|data_readRegA[10]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~461 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \my_processor|data[10]~44 (
// Equation(s):
// \my_processor|data[10]~44_combout  = ((\my_regfile|data_readRegA[10]~469_combout  & (\my_regfile|data_readRegA[10]~466_combout  & \my_regfile|data_readRegA[10]~461_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[10]~469_combout ),
	.datab(\my_regfile|data_readRegA[10]~466_combout ),
	.datac(\my_regfile|data_readRegA[10]~461_combout ),
	.datad(\my_regfile|data_readRegA[31]~719_combout ),
	.cin(gnd),
	.combout(\my_processor|data[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~44 .lut_mask = 16'h80FF;
defparam \my_processor|data[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~32 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~32_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~32 .lut_mask = 16'h0033;
defparam \my_processor|ALUOper|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~40 (
// Equation(s):
// \my_regfile|data_readRegB[30]~40_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [30]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [30]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~40 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~41 (
// Equation(s):
// \my_regfile|data_readRegB[30]~41_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [30]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [30]) # ((\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~41 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~39 (
// Equation(s):
// \my_regfile|data_readRegB[30]~39_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [30]) # (\my_regfile|bcb|bitcheck[18]~32_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [30]) # ((\my_regfile|bcb|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~39 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~42 (
// Equation(s):
// \my_regfile|data_readRegB[30]~42_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~42 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~43 (
// Equation(s):
// \my_regfile|data_readRegB[30]~43_combout  = (\my_regfile|data_readRegB[30]~40_combout  & (\my_regfile|data_readRegB[30]~41_combout  & (\my_regfile|data_readRegB[30]~39_combout  & \my_regfile|data_readRegB[30]~42_combout )))

	.dataa(\my_regfile|data_readRegB[30]~40_combout ),
	.datab(\my_regfile|data_readRegB[30]~41_combout ),
	.datac(\my_regfile|data_readRegB[30]~39_combout ),
	.datad(\my_regfile|data_readRegB[30]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~43 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N19
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~31 (
// Equation(s):
// \my_regfile|data_readRegB[30]~31_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [30] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [30]) # (\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [30] & 
// (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [30]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~31 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~32 (
// Equation(s):
// \my_regfile|data_readRegB[30]~32_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [30]) # ((!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~32 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N17
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N25
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~29 (
// Equation(s):
// \my_regfile|data_readRegB[30]~29_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [30]) # (!\my_processor|ctrl_readRegB[1]~4_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [30] & ((\my_processor|ctrl_readRegB[1]~4_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~29 .lut_mask = 16'hE2CC;
defparam \my_regfile|data_readRegB[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~28 (
// Equation(s):
// \my_regfile|data_readRegB[30]~28_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [30])) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~28 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~27 (
// Equation(s):
// \my_regfile|data_readRegB[30]~27_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [30]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [30]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~27 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~30 (
// Equation(s):
// \my_regfile|data_readRegB[30]~30_combout  = (\my_regfile|data_readRegB[30]~28_combout  & (\my_regfile|data_readRegB[30]~27_combout  & ((\my_regfile|data_readRegB[30]~29_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[30]~29_combout ),
	.datac(\my_regfile|data_readRegB[30]~28_combout ),
	.datad(\my_regfile|data_readRegB[30]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~30 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N17
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~33 (
// Equation(s):
// \my_regfile|data_readRegB[30]~33_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [30] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~33 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~36 (
// Equation(s):
// \my_regfile|data_readRegB[30]~36_combout  = (\my_regfile|bcb|bitcheck[16]~30_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [30])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|bcb|bitcheck[16]~30_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~36 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N1
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N23
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~34 (
// Equation(s):
// \my_regfile|data_readRegB[30]~34_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [30] & ((\my_regfile|bcb|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|bcb|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~34 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N29
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~35 (
// Equation(s):
// \my_regfile|data_readRegB[30]~35_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [30] & ((\my_regfile|bcb|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [30])))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|bcb|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [30]))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~35 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~37 (
// Equation(s):
// \my_regfile|data_readRegB[30]~37_combout  = (\my_regfile|data_readRegB[30]~33_combout  & (\my_regfile|data_readRegB[30]~36_combout  & (\my_regfile|data_readRegB[30]~34_combout  & \my_regfile|data_readRegB[30]~35_combout )))

	.dataa(\my_regfile|data_readRegB[30]~33_combout ),
	.datab(\my_regfile|data_readRegB[30]~36_combout ),
	.datac(\my_regfile|data_readRegB[30]~34_combout ),
	.datad(\my_regfile|data_readRegB[30]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~37 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~38 (
// Equation(s):
// \my_regfile|data_readRegB[30]~38_combout  = (\my_regfile|data_readRegB[30]~31_combout  & (\my_regfile|data_readRegB[30]~32_combout  & (\my_regfile|data_readRegB[30]~30_combout  & \my_regfile|data_readRegB[30]~37_combout )))

	.dataa(\my_regfile|data_readRegB[30]~31_combout ),
	.datab(\my_regfile|data_readRegB[30]~32_combout ),
	.datac(\my_regfile|data_readRegB[30]~30_combout ),
	.datad(\my_regfile|data_readRegB[30]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~38 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N19
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~45 (
// Equation(s):
// \my_regfile|data_readRegB[30]~45_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [30])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~45 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~44 (
// Equation(s):
// \my_regfile|data_readRegB[30]~44_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [30]) # ((!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [30] & 
// (\my_regfile|bcb|bitcheck[28]~47_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.datac(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~44 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~46 (
// Equation(s):
// \my_regfile|data_readRegB[30]~46_combout  = (\my_regfile|data_readRegB[30]~45_combout  & (\my_regfile|data_readRegB[30]~44_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.datac(\my_regfile|data_readRegB[30]~45_combout ),
	.datad(\my_regfile|data_readRegB[30]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~46 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~47 (
// Equation(s):
// \my_regfile|data_readRegB[30]~47_combout  = (\my_regfile|data_readRegB[30]~43_combout  & (\my_regfile|data_readRegB[30]~38_combout  & \my_regfile|data_readRegB[30]~46_combout ))

	.dataa(\my_regfile|data_readRegB[30]~43_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[30]~38_combout ),
	.datad(\my_regfile|data_readRegB[30]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~47 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneive_lcell_comb \my_processor|dataA[30]~83 (
// Equation(s):
// \my_processor|dataA[30]~83_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[30]~49_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[30]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[30]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[30]~83 .lut_mask = 16'h5501;
defparam \my_processor|dataA[30]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N18
cycloneive_lcell_comb \my_processor|dataA[30]~45 (
// Equation(s):
// \my_processor|dataA[30]~45_combout  = (\my_processor|dataA[30]~83_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[30]~47_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[30]~47_combout ),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_processor|dataA[30]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[30]~45 .lut_mask = 16'hFF8A;
defparam \my_processor|dataA[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~2 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|dataA[31]~44_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~32_combout  & 
// (\my_processor|dataA[30]~45_combout )) # (!\my_processor|ALUOper|ShiftLeft0~32_combout  & ((\my_processor|dataA[31]~44_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.datac(\my_processor|dataA[30]~45_combout ),
	.datad(\my_processor|dataA[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~2 .lut_mask = 16'hFB40;
defparam \my_processor|ALUOper|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \my_processor|data[24]~58 (
// Equation(s):
// \my_processor|data[24]~58_combout  = (\my_regfile|data_readRegA[24]~176_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[24]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|data[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[24]~58 .lut_mask = 16'hFF33;
defparam \my_processor|data[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \my_processor|dataB[7]~24 (
// Equation(s):
// \my_processor|dataB[7]~24_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [7])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[7]~531_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[7]~531_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[7]~24 .lut_mask = 16'hCFC5;
defparam \my_processor|dataB[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \my_processor|dataB[6]~25 (
// Equation(s):
// \my_processor|dataB[6]~25_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[6]~552_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_regfile|data_readRegB[6]~552_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[6]~25 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add1~12 (
// Equation(s):
// \my_processor|ALUOper|Add1~12_combout  = ((\my_processor|dataB[6]~25_combout  $ (\my_processor|dataA[6]~70_combout  $ (\my_processor|ALUOper|Add1~11 )))) # (GND)
// \my_processor|ALUOper|Add1~13  = CARRY((\my_processor|dataB[6]~25_combout  & (\my_processor|dataA[6]~70_combout  & !\my_processor|ALUOper|Add1~11 )) # (!\my_processor|dataB[6]~25_combout  & ((\my_processor|dataA[6]~70_combout ) # 
// (!\my_processor|ALUOper|Add1~11 ))))

	.dataa(\my_processor|dataB[6]~25_combout ),
	.datab(\my_processor|dataA[6]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~11 ),
	.combout(\my_processor|ALUOper|Add1~12_combout ),
	.cout(\my_processor|ALUOper|Add1~13 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~12 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add1~14 (
// Equation(s):
// \my_processor|ALUOper|Add1~14_combout  = (\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~105_combout  & (!\my_processor|ALUOper|Add1~13 )) # (!\my_processor|dataA[7]~105_combout  & ((\my_processor|ALUOper|Add1~13 ) # (GND))))) # 
// (!\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~105_combout  & (\my_processor|ALUOper|Add1~13  & VCC)) # (!\my_processor|dataA[7]~105_combout  & (!\my_processor|ALUOper|Add1~13 ))))
// \my_processor|ALUOper|Add1~15  = CARRY((\my_processor|dataB[7]~24_combout  & ((!\my_processor|ALUOper|Add1~13 ) # (!\my_processor|dataA[7]~105_combout ))) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|dataA[7]~105_combout  & 
// !\my_processor|ALUOper|Add1~13 )))

	.dataa(\my_processor|dataB[7]~24_combout ),
	.datab(\my_processor|dataA[7]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~13 ),
	.combout(\my_processor|ALUOper|Add1~14_combout ),
	.cout(\my_processor|ALUOper|Add1~15 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~14 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~21 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[0]~81_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[1]~79_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[0]~81_combout ),
	.datad(\my_processor|dataA[1]~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~21 .lut_mask = 16'hA280;
defparam \my_processor|ALUOper|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~22 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~22_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[2]~77_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[3]~75_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[2]~77_combout ),
	.datad(\my_processor|dataA[3]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~22 .lut_mask = 16'h3120;
defparam \my_processor|ALUOper|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~89 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~89_combout  = (\my_processor|ALUOper|ShiftLeft0~21_combout ) # (\my_processor|ALUOper|ShiftLeft0~22_combout )

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~89 .lut_mask = 16'hFCFC;
defparam \my_processor|ALUOper|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~18 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[4]~73_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[6]~70_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[6]~70_combout ),
	.datad(\my_processor|dataA[4]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~18 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~19 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[5]~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[7]~105_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[5]~71_combout ),
	.datad(\my_processor|dataA[7]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~19 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~20 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~19_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~20 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~100 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~100_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~89_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~20_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~100 .lut_mask = 16'h0B08;
defparam \my_processor|ALUOper|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \my_processor|data_writeReg[7]~248 (
// Equation(s):
// \my_processor|data_writeReg[7]~248_combout  = (\my_processor|data_writeReg[4]~87_combout  & (\my_processor|data_writeReg[4]~247_combout  & ((\my_processor|ALUOper|ShiftLeft0~100_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (((\my_processor|ALUOper|Add1~14_combout )) # (!\my_processor|data_writeReg[4]~247_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[4]~247_combout ),
	.datac(\my_processor|ALUOper|Add1~14_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~248 .lut_mask = 16'hD951;
defparam \my_processor|data_writeReg[7]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[7]~249 (
// Equation(s):
// \my_processor|data_writeReg[7]~249_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~105_combout ) # (!\my_processor|data_writeReg[7]~248_combout ))) # 
// (!\my_processor|dataB[7]~24_combout  & (\my_processor|dataA[7]~105_combout  & !\my_processor|data_writeReg[7]~248_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[7]~248_combout ))))

	.dataa(\my_processor|dataB[7]~24_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|dataA[7]~105_combout ),
	.datad(\my_processor|data_writeReg[7]~248_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~249 .lut_mask = 16'hB3C8;
defparam \my_processor|data_writeReg[7]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~423 (
// Equation(s):
// \my_regfile|data_readRegA[12]~423_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [12] & ((\my_regfile|bca|bitcheck[26]~33_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & ((\my_regfile|bca|bitcheck[26]~33_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~423 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~222_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~222_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~421 (
// Equation(s):
// \my_regfile|data_readRegA[12]~421_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [12] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [12] & 
// (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~421 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[12]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~420 (
// Equation(s):
// \my_regfile|data_readRegA[12]~420_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [12]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [12]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~420 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[12]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~222_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~422 (
// Equation(s):
// \my_regfile|data_readRegA[12]~422_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [12])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [12]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~422 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[12]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~424 (
// Equation(s):
// \my_regfile|data_readRegA[12]~424_combout  = (\my_regfile|data_readRegA[12]~423_combout  & (\my_regfile|data_readRegA[12]~421_combout  & (\my_regfile|data_readRegA[12]~420_combout  & \my_regfile|data_readRegA[12]~422_combout )))

	.dataa(\my_regfile|data_readRegA[12]~423_combout ),
	.datab(\my_regfile|data_readRegA[12]~421_combout ),
	.datac(\my_regfile|data_readRegA[12]~420_combout ),
	.datad(\my_regfile|data_readRegA[12]~422_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~424 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~409 (
// Equation(s):
// \my_regfile|data_readRegA[12]~409_combout  = (\my_regfile|bca|bitcheck[5]~4_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [12]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [12]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~409 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~222_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~408 (
// Equation(s):
// \my_regfile|data_readRegA[12]~408_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [12])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [12])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~408 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~412 (
// Equation(s):
// \my_regfile|data_readRegA[12]~412_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [12] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~412 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~411 (
// Equation(s):
// \my_regfile|data_readRegA[12]~411_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [12]) # (\my_regfile|bca|bitcheck[12]~10_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & (((\my_regfile|regWriteCheck_loop[12].dffei|q [12]) # (\my_regfile|bca|bitcheck[12]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~411 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~413 (
// Equation(s):
// \my_regfile|data_readRegA[12]~413_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [12])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [12]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~413 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N13
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N19
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~410 (
// Equation(s):
// \my_regfile|data_readRegA[12]~410_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [12]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [12]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~410 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~414 (
// Equation(s):
// \my_regfile|data_readRegA[12]~414_combout  = (\my_regfile|data_readRegA[12]~412_combout  & (\my_regfile|data_readRegA[12]~411_combout  & (\my_regfile|data_readRegA[12]~413_combout  & \my_regfile|data_readRegA[12]~410_combout )))

	.dataa(\my_regfile|data_readRegA[12]~412_combout ),
	.datab(\my_regfile|data_readRegA[12]~411_combout ),
	.datac(\my_regfile|data_readRegA[12]~413_combout ),
	.datad(\my_regfile|data_readRegA[12]~410_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~414 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~417 (
// Equation(s):
// \my_regfile|data_readRegA[12]~417_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [12])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [12])))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~417 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegA[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~415 (
// Equation(s):
// \my_regfile|data_readRegA[12]~415_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & (((\my_regfile|regWriteCheck_loop[6].dffei|q [12]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [12]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~415 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~222_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~222_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~416 (
// Equation(s):
// \my_regfile|data_readRegA[12]~416_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [12]) # (!\my_regfile|bca|bitcheck[7]~22_combout )))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [12]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~416 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~418 (
// Equation(s):
// \my_regfile|data_readRegA[12]~418_combout  = (\my_regfile|data_readRegA[12]~415_combout  & (\my_regfile|data_readRegA[12]~416_combout  & ((\my_regfile|data_readRegA[12]~417_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[12]~417_combout ),
	.datac(\my_regfile|data_readRegA[12]~415_combout ),
	.datad(\my_regfile|data_readRegA[12]~416_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~418 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~419 (
// Equation(s):
// \my_regfile|data_readRegA[12]~419_combout  = (\my_regfile|data_readRegA[12]~409_combout  & (\my_regfile|data_readRegA[12]~408_combout  & (\my_regfile|data_readRegA[12]~414_combout  & \my_regfile|data_readRegA[12]~418_combout )))

	.dataa(\my_regfile|data_readRegA[12]~409_combout ),
	.datab(\my_regfile|data_readRegA[12]~408_combout ),
	.datac(\my_regfile|data_readRegA[12]~414_combout ),
	.datad(\my_regfile|data_readRegA[12]~418_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~419 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \my_processor|data[12]~46 (
// Equation(s):
// \my_processor|data[12]~46_combout  = ((\my_regfile|data_readRegA[12]~424_combout  & (\my_regfile|data_readRegA[12]~427_combout  & \my_regfile|data_readRegA[12]~419_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[12]~424_combout ),
	.datac(\my_regfile|data_readRegA[12]~427_combout ),
	.datad(\my_regfile|data_readRegA[12]~419_combout ),
	.cin(gnd),
	.combout(\my_processor|data[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[12]~46 .lut_mask = 16'hD555;
defparam \my_processor|data[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~508 (
// Equation(s):
// \my_regfile|data_readRegB[8]~508_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [8]) # ((!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~508 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[8]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~507 (
// Equation(s):
// \my_regfile|data_readRegB[8]~507_combout  = (\my_regfile|bcb|bitcheck[27]~48_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [8] & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [8])))) # 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [8]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~507 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[8]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~509 (
// Equation(s):
// \my_regfile|data_readRegB[8]~509_combout  = (\my_regfile|data_readRegB[8]~508_combout  & (\my_regfile|data_readRegB[8]~507_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|data_readRegB[8]~508_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.datac(\my_regfile|data_readRegB[8]~507_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~509 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[8]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~494 (
// Equation(s):
// \my_regfile|data_readRegB[8]~494_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [8]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [8]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~494 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[8]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~495 (
// Equation(s):
// \my_regfile|data_readRegB[8]~495_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [8]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [8]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~495 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[8]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~496 (
// Equation(s):
// \my_regfile|data_readRegB[8]~496_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [8] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~496 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[8]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~499 (
// Equation(s):
// \my_regfile|data_readRegB[8]~499_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [8])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [8] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~499 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[8]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~498 (
// Equation(s):
// \my_regfile|data_readRegB[8]~498_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~498 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[8]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~497 (
// Equation(s):
// \my_regfile|data_readRegB[8]~497_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [8]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [8]) # ((\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~497 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[8]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~500 (
// Equation(s):
// \my_regfile|data_readRegB[8]~500_combout  = (\my_regfile|data_readRegB[8]~496_combout  & (\my_regfile|data_readRegB[8]~499_combout  & (\my_regfile|data_readRegB[8]~498_combout  & \my_regfile|data_readRegB[8]~497_combout )))

	.dataa(\my_regfile|data_readRegB[8]~496_combout ),
	.datab(\my_regfile|data_readRegB[8]~499_combout ),
	.datac(\my_regfile|data_readRegB[8]~498_combout ),
	.datad(\my_regfile|data_readRegB[8]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~500 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~490 (
// Equation(s):
// \my_regfile|data_readRegB[8]~490_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [8]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [8]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~490 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegB[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~492 (
// Equation(s):
// \my_regfile|data_readRegB[8]~492_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [8]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [8])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~492 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[8]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~491 (
// Equation(s):
// \my_regfile|data_readRegB[8]~491_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [8])) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~491 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[8]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~493 (
// Equation(s):
// \my_regfile|data_readRegB[8]~493_combout  = (\my_regfile|data_readRegB[8]~490_combout  & (\my_regfile|data_readRegB[8]~491_combout  & ((\my_regfile|data_readRegB[8]~492_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[8]~490_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[8]~492_combout ),
	.datad(\my_regfile|data_readRegB[8]~491_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~493 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[8]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~501 (
// Equation(s):
// \my_regfile|data_readRegB[8]~501_combout  = (\my_regfile|data_readRegB[8]~494_combout  & (\my_regfile|data_readRegB[8]~495_combout  & (\my_regfile|data_readRegB[8]~500_combout  & \my_regfile|data_readRegB[8]~493_combout )))

	.dataa(\my_regfile|data_readRegB[8]~494_combout ),
	.datab(\my_regfile|data_readRegB[8]~495_combout ),
	.datac(\my_regfile|data_readRegB[8]~500_combout ),
	.datad(\my_regfile|data_readRegB[8]~493_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~501 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N19
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~505 (
// Equation(s):
// \my_regfile|data_readRegB[8]~505_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [8])) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~505 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[8]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~502 (
// Equation(s):
// \my_regfile|data_readRegB[8]~502_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [8]) # (\my_regfile|bcb|bitcheck[18]~32_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [8]) # (\my_regfile|bcb|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~502 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[8]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~503 (
// Equation(s):
// \my_regfile|data_readRegB[8]~503_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [8] & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [8] & 
// (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~503 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[8]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~246_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~246_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~504 (
// Equation(s):
// \my_regfile|data_readRegB[8]~504_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [8]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [8]) # (\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~504 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[8]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~506 (
// Equation(s):
// \my_regfile|data_readRegB[8]~506_combout  = (\my_regfile|data_readRegB[8]~505_combout  & (\my_regfile|data_readRegB[8]~502_combout  & (\my_regfile|data_readRegB[8]~503_combout  & \my_regfile|data_readRegB[8]~504_combout )))

	.dataa(\my_regfile|data_readRegB[8]~505_combout ),
	.datab(\my_regfile|data_readRegB[8]~502_combout ),
	.datac(\my_regfile|data_readRegB[8]~503_combout ),
	.datad(\my_regfile|data_readRegB[8]~504_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~506 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~510 (
// Equation(s):
// \my_regfile|data_readRegB[8]~510_combout  = (\my_regfile|data_readRegB[8]~509_combout  & (\my_regfile|data_readRegB[8]~501_combout  & \my_regfile|data_readRegB[8]~506_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[8]~509_combout ),
	.datac(\my_regfile|data_readRegB[8]~501_combout ),
	.datad(\my_regfile|data_readRegB[8]~506_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~510 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[8]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_processor|dataB[8]~23 (
// Equation(s):
// \my_processor|dataB[8]~23_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [8])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[8]~510_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegB[8]~510_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[8]~23 .lut_mask = 16'hF3D1;
defparam \my_processor|dataB[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~0 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~0_combout  = (\my_processor|dataA[0]~81_combout  & (\my_processor|dataB[0]~31_combout  $ (VCC))) # (!\my_processor|dataA[0]~81_combout  & (\my_processor|dataB[0]~31_combout  & VCC))
// \my_processor|getDmemAddr|Add0~1  = CARRY((\my_processor|dataA[0]~81_combout  & \my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataA[0]~81_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|getDmemAddr|Add0~0_combout ),
	.cout(\my_processor|getDmemAddr|Add0~1 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|getDmemAddr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~2 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~2_combout  = (\my_processor|dataA[1]~79_combout  & ((\my_processor|dataB[1]~30_combout  & (\my_processor|getDmemAddr|Add0~1  & VCC)) # (!\my_processor|dataB[1]~30_combout  & (!\my_processor|getDmemAddr|Add0~1 )))) # 
// (!\my_processor|dataA[1]~79_combout  & ((\my_processor|dataB[1]~30_combout  & (!\my_processor|getDmemAddr|Add0~1 )) # (!\my_processor|dataB[1]~30_combout  & ((\my_processor|getDmemAddr|Add0~1 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~3  = CARRY((\my_processor|dataA[1]~79_combout  & (!\my_processor|dataB[1]~30_combout  & !\my_processor|getDmemAddr|Add0~1 )) # (!\my_processor|dataA[1]~79_combout  & ((!\my_processor|getDmemAddr|Add0~1 ) # 
// (!\my_processor|dataB[1]~30_combout ))))

	.dataa(\my_processor|dataA[1]~79_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~1 ),
	.combout(\my_processor|getDmemAddr|Add0~2_combout ),
	.cout(\my_processor|getDmemAddr|Add0~3 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~4 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~4_combout  = ((\my_processor|dataA[2]~77_combout  $ (\my_processor|dataB[2]~29_combout  $ (!\my_processor|getDmemAddr|Add0~3 )))) # (GND)
// \my_processor|getDmemAddr|Add0~5  = CARRY((\my_processor|dataA[2]~77_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|getDmemAddr|Add0~3 ))) # (!\my_processor|dataA[2]~77_combout  & (\my_processor|dataB[2]~29_combout  & 
// !\my_processor|getDmemAddr|Add0~3 )))

	.dataa(\my_processor|dataA[2]~77_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~3 ),
	.combout(\my_processor|getDmemAddr|Add0~4_combout ),
	.cout(\my_processor|getDmemAddr|Add0~5 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~6 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~6_combout  = (\my_processor|dataA[3]~75_combout  & ((\my_processor|dataB[3]~28_combout  & (\my_processor|getDmemAddr|Add0~5  & VCC)) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|getDmemAddr|Add0~5 )))) # 
// (!\my_processor|dataA[3]~75_combout  & ((\my_processor|dataB[3]~28_combout  & (!\my_processor|getDmemAddr|Add0~5 )) # (!\my_processor|dataB[3]~28_combout  & ((\my_processor|getDmemAddr|Add0~5 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~7  = CARRY((\my_processor|dataA[3]~75_combout  & (!\my_processor|dataB[3]~28_combout  & !\my_processor|getDmemAddr|Add0~5 )) # (!\my_processor|dataA[3]~75_combout  & ((!\my_processor|getDmemAddr|Add0~5 ) # 
// (!\my_processor|dataB[3]~28_combout ))))

	.dataa(\my_processor|dataA[3]~75_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~5 ),
	.combout(\my_processor|getDmemAddr|Add0~6_combout ),
	.cout(\my_processor|getDmemAddr|Add0~7 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~8 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~8_combout  = ((\my_processor|dataA[4]~73_combout  $ (\my_processor|dataB[4]~27_combout  $ (!\my_processor|getDmemAddr|Add0~7 )))) # (GND)
// \my_processor|getDmemAddr|Add0~9  = CARRY((\my_processor|dataA[4]~73_combout  & ((\my_processor|dataB[4]~27_combout ) # (!\my_processor|getDmemAddr|Add0~7 ))) # (!\my_processor|dataA[4]~73_combout  & (\my_processor|dataB[4]~27_combout  & 
// !\my_processor|getDmemAddr|Add0~7 )))

	.dataa(\my_processor|dataA[4]~73_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~7 ),
	.combout(\my_processor|getDmemAddr|Add0~8_combout ),
	.cout(\my_processor|getDmemAddr|Add0~9 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~10 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~10_combout  = (\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~71_combout  & (\my_processor|getDmemAddr|Add0~9  & VCC)) # (!\my_processor|dataA[5]~71_combout  & (!\my_processor|getDmemAddr|Add0~9 )))) # 
// (!\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~71_combout  & (!\my_processor|getDmemAddr|Add0~9 )) # (!\my_processor|dataA[5]~71_combout  & ((\my_processor|getDmemAddr|Add0~9 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~11  = CARRY((\my_processor|dataB[5]~26_combout  & (!\my_processor|dataA[5]~71_combout  & !\my_processor|getDmemAddr|Add0~9 )) # (!\my_processor|dataB[5]~26_combout  & ((!\my_processor|getDmemAddr|Add0~9 ) # 
// (!\my_processor|dataA[5]~71_combout ))))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|dataA[5]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~9 ),
	.combout(\my_processor|getDmemAddr|Add0~10_combout ),
	.cout(\my_processor|getDmemAddr|Add0~11 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~12 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~12_combout  = ((\my_processor|dataA[6]~70_combout  $ (\my_processor|dataB[6]~25_combout  $ (!\my_processor|getDmemAddr|Add0~11 )))) # (GND)
// \my_processor|getDmemAddr|Add0~13  = CARRY((\my_processor|dataA[6]~70_combout  & ((\my_processor|dataB[6]~25_combout ) # (!\my_processor|getDmemAddr|Add0~11 ))) # (!\my_processor|dataA[6]~70_combout  & (\my_processor|dataB[6]~25_combout  & 
// !\my_processor|getDmemAddr|Add0~11 )))

	.dataa(\my_processor|dataA[6]~70_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~11 ),
	.combout(\my_processor|getDmemAddr|Add0~12_combout ),
	.cout(\my_processor|getDmemAddr|Add0~13 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~14 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~14_combout  = (\my_processor|dataA[7]~105_combout  & ((\my_processor|dataB[7]~24_combout  & (\my_processor|getDmemAddr|Add0~13  & VCC)) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|getDmemAddr|Add0~13 )))) # 
// (!\my_processor|dataA[7]~105_combout  & ((\my_processor|dataB[7]~24_combout  & (!\my_processor|getDmemAddr|Add0~13 )) # (!\my_processor|dataB[7]~24_combout  & ((\my_processor|getDmemAddr|Add0~13 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~15  = CARRY((\my_processor|dataA[7]~105_combout  & (!\my_processor|dataB[7]~24_combout  & !\my_processor|getDmemAddr|Add0~13 )) # (!\my_processor|dataA[7]~105_combout  & ((!\my_processor|getDmemAddr|Add0~13 ) # 
// (!\my_processor|dataB[7]~24_combout ))))

	.dataa(\my_processor|dataA[7]~105_combout ),
	.datab(\my_processor|dataB[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~13 ),
	.combout(\my_processor|getDmemAddr|Add0~14_combout ),
	.cout(\my_processor|getDmemAddr|Add0~15 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~16 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~16_combout  = ((\my_processor|dataA[8]~107_combout  $ (\my_processor|dataB[8]~23_combout  $ (!\my_processor|getDmemAddr|Add0~15 )))) # (GND)
// \my_processor|getDmemAddr|Add0~17  = CARRY((\my_processor|dataA[8]~107_combout  & ((\my_processor|dataB[8]~23_combout ) # (!\my_processor|getDmemAddr|Add0~15 ))) # (!\my_processor|dataA[8]~107_combout  & (\my_processor|dataB[8]~23_combout  & 
// !\my_processor|getDmemAddr|Add0~15 )))

	.dataa(\my_processor|dataA[8]~107_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~15 ),
	.combout(\my_processor|getDmemAddr|Add0~16_combout ),
	.cout(\my_processor|getDmemAddr|Add0~17 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \my_processor|address_dmem[8]~20 (
// Equation(s):
// \my_processor|address_dmem[8]~20_combout  = (\my_processor|getDmemAddr|Add0~16_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|checker|isDmem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|getDmemAddr|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[8]~20 .lut_mask = 16'hFF55;
defparam \my_processor|address_dmem[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \my_processor|dataB[10]~21 (
// Equation(s):
// \my_processor|dataB[10]~21_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[10]~468_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_regfile|data_readRegB[10]~468_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[10]~21 .lut_mask = 16'hBB8B;
defparam \my_processor|dataB[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \my_processor|dataB[9]~22 (
// Equation(s):
// \my_processor|dataB[9]~22_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [9])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[9]~489_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegB[9]~489_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[9]~22 .lut_mask = 16'hCCF5;
defparam \my_processor|dataB[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~18 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~18_combout  = (\my_processor|dataA[9]~68_combout  & ((\my_processor|dataB[9]~22_combout  & (\my_processor|getDmemAddr|Add0~17  & VCC)) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|getDmemAddr|Add0~17 )))) # 
// (!\my_processor|dataA[9]~68_combout  & ((\my_processor|dataB[9]~22_combout  & (!\my_processor|getDmemAddr|Add0~17 )) # (!\my_processor|dataB[9]~22_combout  & ((\my_processor|getDmemAddr|Add0~17 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~19  = CARRY((\my_processor|dataA[9]~68_combout  & (!\my_processor|dataB[9]~22_combout  & !\my_processor|getDmemAddr|Add0~17 )) # (!\my_processor|dataA[9]~68_combout  & ((!\my_processor|getDmemAddr|Add0~17 ) # 
// (!\my_processor|dataB[9]~22_combout ))))

	.dataa(\my_processor|dataA[9]~68_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~17 ),
	.combout(\my_processor|getDmemAddr|Add0~18_combout ),
	.cout(\my_processor|getDmemAddr|Add0~19 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~20 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~20_combout  = ((\my_processor|dataB[10]~21_combout  $ (\my_processor|dataA[10]~67_combout  $ (!\my_processor|getDmemAddr|Add0~19 )))) # (GND)
// \my_processor|getDmemAddr|Add0~21  = CARRY((\my_processor|dataB[10]~21_combout  & ((\my_processor|dataA[10]~67_combout ) # (!\my_processor|getDmemAddr|Add0~19 ))) # (!\my_processor|dataB[10]~21_combout  & (\my_processor|dataA[10]~67_combout  & 
// !\my_processor|getDmemAddr|Add0~19 )))

	.dataa(\my_processor|dataB[10]~21_combout ),
	.datab(\my_processor|dataA[10]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~19 ),
	.combout(\my_processor|getDmemAddr|Add0~20_combout ),
	.cout(\my_processor|getDmemAddr|Add0~21 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \my_processor|address_dmem[10]~22 (
// Equation(s):
// \my_processor|address_dmem[10]~22_combout  = (\my_processor|getDmemAddr|Add0~20_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_processor|getDmemAddr|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[10]~22 .lut_mask = 16'hFF0F;
defparam \my_processor|address_dmem[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~442 (
// Equation(s):
// \my_regfile|data_readRegA[11]~442_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [11])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [11] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [11]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~442 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~444 (
// Equation(s):
// \my_regfile|data_readRegA[11]~444_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [11]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~444 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~441 (
// Equation(s):
// \my_regfile|data_readRegA[11]~441_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [11])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [11]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~441 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~443 (
// Equation(s):
// \my_regfile|data_readRegA[11]~443_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [11]) # ((\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [11]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~443 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[11]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~445 (
// Equation(s):
// \my_regfile|data_readRegA[11]~445_combout  = (\my_regfile|data_readRegA[11]~442_combout  & (\my_regfile|data_readRegA[11]~444_combout  & (\my_regfile|data_readRegA[11]~441_combout  & \my_regfile|data_readRegA[11]~443_combout )))

	.dataa(\my_regfile|data_readRegA[11]~442_combout ),
	.datab(\my_regfile|data_readRegA[11]~444_combout ),
	.datac(\my_regfile|data_readRegA[11]~441_combout ),
	.datad(\my_regfile|data_readRegA[11]~443_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~445 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~446 (
// Equation(s):
// \my_regfile|data_readRegA[11]~446_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [11] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~446 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~447 (
// Equation(s):
// \my_regfile|data_readRegA[11]~447_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[29]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [11]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~447 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[11]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~448 (
// Equation(s):
// \my_regfile|data_readRegA[11]~448_combout  = (\my_regfile|data_readRegA[11]~446_combout  & (\my_regfile|data_readRegA[11]~447_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [11]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.datac(\my_regfile|data_readRegA[11]~446_combout ),
	.datad(\my_regfile|data_readRegA[11]~447_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~448 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[11]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~430 (
// Equation(s):
// \my_regfile|data_readRegA[11]~430_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[5]~4_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # (!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~430 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N31
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~429 (
// Equation(s):
// \my_regfile|data_readRegA[11]~429_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [11]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [11]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~429 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~438 (
// Equation(s):
// \my_regfile|data_readRegA[11]~438_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [11])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [11])))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~438 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegA[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~436 (
// Equation(s):
// \my_regfile|data_readRegA[11]~436_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [11]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [11]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~436 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~437 (
// Equation(s):
// \my_regfile|data_readRegA[11]~437_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [11])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [11]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~437 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~439 (
// Equation(s):
// \my_regfile|data_readRegA[11]~439_combout  = (\my_regfile|data_readRegA[11]~436_combout  & (\my_regfile|data_readRegA[11]~437_combout  & ((\my_regfile|data_readRegA[11]~438_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~438_combout ),
	.datab(\my_regfile|data_readRegA[11]~436_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datad(\my_regfile|data_readRegA[11]~437_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~439 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~434 (
// Equation(s):
// \my_regfile|data_readRegA[11]~434_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [11] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [11])))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [11]))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~434 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~432 (
// Equation(s):
// \my_regfile|data_readRegA[11]~432_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [11]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~432 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~433 (
// Equation(s):
// \my_regfile|data_readRegA[11]~433_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [11] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~433 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N9
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N31
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~431 (
// Equation(s):
// \my_regfile|data_readRegA[11]~431_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [11]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [11]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~431 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~435 (
// Equation(s):
// \my_regfile|data_readRegA[11]~435_combout  = (\my_regfile|data_readRegA[11]~434_combout  & (\my_regfile|data_readRegA[11]~432_combout  & (\my_regfile|data_readRegA[11]~433_combout  & \my_regfile|data_readRegA[11]~431_combout )))

	.dataa(\my_regfile|data_readRegA[11]~434_combout ),
	.datab(\my_regfile|data_readRegA[11]~432_combout ),
	.datac(\my_regfile|data_readRegA[11]~433_combout ),
	.datad(\my_regfile|data_readRegA[11]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~435 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~440 (
// Equation(s):
// \my_regfile|data_readRegA[11]~440_combout  = (\my_regfile|data_readRegA[11]~430_combout  & (\my_regfile|data_readRegA[11]~429_combout  & (\my_regfile|data_readRegA[11]~439_combout  & \my_regfile|data_readRegA[11]~435_combout )))

	.dataa(\my_regfile|data_readRegA[11]~430_combout ),
	.datab(\my_regfile|data_readRegA[11]~429_combout ),
	.datac(\my_regfile|data_readRegA[11]~439_combout ),
	.datad(\my_regfile|data_readRegA[11]~435_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~440 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \my_processor|data[11]~45 (
// Equation(s):
// \my_processor|data[11]~45_combout  = ((\my_regfile|data_readRegA[11]~445_combout  & (\my_regfile|data_readRegA[11]~448_combout  & \my_regfile|data_readRegA[11]~440_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[11]~445_combout ),
	.datab(\my_regfile|data_readRegA[11]~448_combout ),
	.datac(\my_regfile|data_readRegA[11]~440_combout ),
	.datad(\my_regfile|data_readRegA[31]~719_combout ),
	.cin(gnd),
	.combout(\my_processor|data[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[11]~45 .lut_mask = 16'h80FF;
defparam \my_processor|data[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[11]~45_combout ,\my_processor|data[10]~44_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[2]~318 (
// Equation(s):
// \my_processor|data_writeReg[2]~318_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|checker|isLw~0_combout )))

	.dataa(gnd),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~318 .lut_mask = 16'h003F;
defparam \my_processor|data_writeReg[2]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~439 (
// Equation(s):
// \my_regfile|data_readRegB[11]~439_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [11])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [11] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~439 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~440 (
// Equation(s):
// \my_regfile|data_readRegB[11]~440_combout  = (\my_regfile|bcb|bitcheck[22]~36_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [11]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|bcb|bitcheck[22]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [11]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~440 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~441 (
// Equation(s):
// \my_regfile|data_readRegB[11]~441_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [11]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [11]) # ((\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~441 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~442 (
// Equation(s):
// \my_regfile|data_readRegB[11]~442_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [11] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~442 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~443 (
// Equation(s):
// \my_regfile|data_readRegB[11]~443_combout  = (\my_regfile|data_readRegB[11]~439_combout  & (\my_regfile|data_readRegB[11]~440_combout  & (\my_regfile|data_readRegB[11]~441_combout  & \my_regfile|data_readRegB[11]~442_combout )))

	.dataa(\my_regfile|data_readRegB[11]~439_combout ),
	.datab(\my_regfile|data_readRegB[11]~440_combout ),
	.datac(\my_regfile|data_readRegB[11]~441_combout ),
	.datad(\my_regfile|data_readRegB[11]~442_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~443 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~427 (
// Equation(s):
// \my_regfile|data_readRegB[11]~427_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [11]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [11]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~427 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~435 (
// Equation(s):
// \my_regfile|data_readRegB[11]~435_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [11]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [11]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~435 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~436 (
// Equation(s):
// \my_regfile|data_readRegB[11]~436_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [11]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [11])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~436 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~434 (
// Equation(s):
// \my_regfile|data_readRegB[11]~434_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[4].dffei|q [11]) # (\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [11] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [11]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~434 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~437 (
// Equation(s):
// \my_regfile|data_readRegB[11]~437_combout  = (\my_regfile|data_readRegB[11]~435_combout  & (\my_regfile|data_readRegB[11]~434_combout  & ((\my_regfile|data_readRegB[11]~436_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[11]~435_combout ),
	.datac(\my_regfile|data_readRegB[11]~436_combout ),
	.datad(\my_regfile|data_readRegB[11]~434_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~437 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~428 (
// Equation(s):
// \my_regfile|data_readRegB[11]~428_combout  = (\my_regfile|bcb|bitcheck[21]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))) # 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [11])) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))

	.dataa(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~428 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~431 (
// Equation(s):
// \my_regfile|data_readRegB[11]~431_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [11]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [11]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~431 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~430 (
// Equation(s):
// \my_regfile|data_readRegB[11]~430_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~430 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~432 (
// Equation(s):
// \my_regfile|data_readRegB[11]~432_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [11])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [11] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~432 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~429 (
// Equation(s):
// \my_regfile|data_readRegB[11]~429_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [11] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~429 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~433 (
// Equation(s):
// \my_regfile|data_readRegB[11]~433_combout  = (\my_regfile|data_readRegB[11]~431_combout  & (\my_regfile|data_readRegB[11]~430_combout  & (\my_regfile|data_readRegB[11]~432_combout  & \my_regfile|data_readRegB[11]~429_combout )))

	.dataa(\my_regfile|data_readRegB[11]~431_combout ),
	.datab(\my_regfile|data_readRegB[11]~430_combout ),
	.datac(\my_regfile|data_readRegB[11]~432_combout ),
	.datad(\my_regfile|data_readRegB[11]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~433 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~438 (
// Equation(s):
// \my_regfile|data_readRegB[11]~438_combout  = (\my_regfile|data_readRegB[11]~427_combout  & (\my_regfile|data_readRegB[11]~437_combout  & (\my_regfile|data_readRegB[11]~428_combout  & \my_regfile|data_readRegB[11]~433_combout )))

	.dataa(\my_regfile|data_readRegB[11]~427_combout ),
	.datab(\my_regfile|data_readRegB[11]~437_combout ),
	.datac(\my_regfile|data_readRegB[11]~428_combout ),
	.datad(\my_regfile|data_readRegB[11]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~438 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~447 (
// Equation(s):
// \my_regfile|data_readRegB[11]~447_combout  = (\my_regfile|data_readRegB[11]~446_combout  & (\my_regfile|data_readRegB[11]~443_combout  & \my_regfile|data_readRegB[11]~438_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[11]~446_combout ),
	.datac(\my_regfile|data_readRegB[11]~443_combout ),
	.datad(\my_regfile|data_readRegB[11]~438_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~447 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[11]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \my_processor|dataB[11]~20 (
// Equation(s):
// \my_processor|dataB[11]~20_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[11]~447_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_regfile|data_readRegB[11]~447_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[11]~20 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add0~6 (
// Equation(s):
// \my_processor|ALUOper|Add0~6_combout  = (\my_processor|dataA[3]~75_combout  & ((\my_processor|dataB[3]~28_combout  & (\my_processor|ALUOper|Add0~5  & VCC)) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add0~5 )))) # 
// (!\my_processor|dataA[3]~75_combout  & ((\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add0~5 )) # (!\my_processor|dataB[3]~28_combout  & ((\my_processor|ALUOper|Add0~5 ) # (GND)))))
// \my_processor|ALUOper|Add0~7  = CARRY((\my_processor|dataA[3]~75_combout  & (!\my_processor|dataB[3]~28_combout  & !\my_processor|ALUOper|Add0~5 )) # (!\my_processor|dataA[3]~75_combout  & ((!\my_processor|ALUOper|Add0~5 ) # 
// (!\my_processor|dataB[3]~28_combout ))))

	.dataa(\my_processor|dataA[3]~75_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~5 ),
	.combout(\my_processor|ALUOper|Add0~6_combout ),
	.cout(\my_processor|ALUOper|Add0~7 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add0~8 (
// Equation(s):
// \my_processor|ALUOper|Add0~8_combout  = ((\my_processor|dataB[4]~27_combout  $ (\my_processor|dataA[4]~73_combout  $ (!\my_processor|ALUOper|Add0~7 )))) # (GND)
// \my_processor|ALUOper|Add0~9  = CARRY((\my_processor|dataB[4]~27_combout  & ((\my_processor|dataA[4]~73_combout ) # (!\my_processor|ALUOper|Add0~7 ))) # (!\my_processor|dataB[4]~27_combout  & (\my_processor|dataA[4]~73_combout  & 
// !\my_processor|ALUOper|Add0~7 )))

	.dataa(\my_processor|dataB[4]~27_combout ),
	.datab(\my_processor|dataA[4]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~7 ),
	.combout(\my_processor|ALUOper|Add0~8_combout ),
	.cout(\my_processor|ALUOper|Add0~9 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add0~10 (
// Equation(s):
// \my_processor|ALUOper|Add0~10_combout  = (\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~71_combout  & (\my_processor|ALUOper|Add0~9  & VCC)) # (!\my_processor|dataA[5]~71_combout  & (!\my_processor|ALUOper|Add0~9 )))) # 
// (!\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~71_combout  & (!\my_processor|ALUOper|Add0~9 )) # (!\my_processor|dataA[5]~71_combout  & ((\my_processor|ALUOper|Add0~9 ) # (GND)))))
// \my_processor|ALUOper|Add0~11  = CARRY((\my_processor|dataB[5]~26_combout  & (!\my_processor|dataA[5]~71_combout  & !\my_processor|ALUOper|Add0~9 )) # (!\my_processor|dataB[5]~26_combout  & ((!\my_processor|ALUOper|Add0~9 ) # 
// (!\my_processor|dataA[5]~71_combout ))))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|dataA[5]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~9 ),
	.combout(\my_processor|ALUOper|Add0~10_combout ),
	.cout(\my_processor|ALUOper|Add0~11 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add0~12 (
// Equation(s):
// \my_processor|ALUOper|Add0~12_combout  = ((\my_processor|dataB[6]~25_combout  $ (\my_processor|dataA[6]~70_combout  $ (!\my_processor|ALUOper|Add0~11 )))) # (GND)
// \my_processor|ALUOper|Add0~13  = CARRY((\my_processor|dataB[6]~25_combout  & ((\my_processor|dataA[6]~70_combout ) # (!\my_processor|ALUOper|Add0~11 ))) # (!\my_processor|dataB[6]~25_combout  & (\my_processor|dataA[6]~70_combout  & 
// !\my_processor|ALUOper|Add0~11 )))

	.dataa(\my_processor|dataB[6]~25_combout ),
	.datab(\my_processor|dataA[6]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~11 ),
	.combout(\my_processor|ALUOper|Add0~12_combout ),
	.cout(\my_processor|ALUOper|Add0~13 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add0~14 (
// Equation(s):
// \my_processor|ALUOper|Add0~14_combout  = (\my_processor|dataA[7]~105_combout  & ((\my_processor|dataB[7]~24_combout  & (\my_processor|ALUOper|Add0~13  & VCC)) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|ALUOper|Add0~13 )))) # 
// (!\my_processor|dataA[7]~105_combout  & ((\my_processor|dataB[7]~24_combout  & (!\my_processor|ALUOper|Add0~13 )) # (!\my_processor|dataB[7]~24_combout  & ((\my_processor|ALUOper|Add0~13 ) # (GND)))))
// \my_processor|ALUOper|Add0~15  = CARRY((\my_processor|dataA[7]~105_combout  & (!\my_processor|dataB[7]~24_combout  & !\my_processor|ALUOper|Add0~13 )) # (!\my_processor|dataA[7]~105_combout  & ((!\my_processor|ALUOper|Add0~13 ) # 
// (!\my_processor|dataB[7]~24_combout ))))

	.dataa(\my_processor|dataA[7]~105_combout ),
	.datab(\my_processor|dataB[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~13 ),
	.combout(\my_processor|ALUOper|Add0~14_combout ),
	.cout(\my_processor|ALUOper|Add0~15 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add0~16 (
// Equation(s):
// \my_processor|ALUOper|Add0~16_combout  = ((\my_processor|dataA[8]~107_combout  $ (\my_processor|dataB[8]~23_combout  $ (!\my_processor|ALUOper|Add0~15 )))) # (GND)
// \my_processor|ALUOper|Add0~17  = CARRY((\my_processor|dataA[8]~107_combout  & ((\my_processor|dataB[8]~23_combout ) # (!\my_processor|ALUOper|Add0~15 ))) # (!\my_processor|dataA[8]~107_combout  & (\my_processor|dataB[8]~23_combout  & 
// !\my_processor|ALUOper|Add0~15 )))

	.dataa(\my_processor|dataA[8]~107_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~15 ),
	.combout(\my_processor|ALUOper|Add0~16_combout ),
	.cout(\my_processor|ALUOper|Add0~17 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add0~18 (
// Equation(s):
// \my_processor|ALUOper|Add0~18_combout  = (\my_processor|dataA[9]~68_combout  & ((\my_processor|dataB[9]~22_combout  & (\my_processor|ALUOper|Add0~17  & VCC)) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add0~17 )))) # 
// (!\my_processor|dataA[9]~68_combout  & ((\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add0~17 )) # (!\my_processor|dataB[9]~22_combout  & ((\my_processor|ALUOper|Add0~17 ) # (GND)))))
// \my_processor|ALUOper|Add0~19  = CARRY((\my_processor|dataA[9]~68_combout  & (!\my_processor|dataB[9]~22_combout  & !\my_processor|ALUOper|Add0~17 )) # (!\my_processor|dataA[9]~68_combout  & ((!\my_processor|ALUOper|Add0~17 ) # 
// (!\my_processor|dataB[9]~22_combout ))))

	.dataa(\my_processor|dataA[9]~68_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~17 ),
	.combout(\my_processor|ALUOper|Add0~18_combout ),
	.cout(\my_processor|ALUOper|Add0~19 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add0~20 (
// Equation(s):
// \my_processor|ALUOper|Add0~20_combout  = ((\my_processor|dataA[10]~67_combout  $ (\my_processor|dataB[10]~21_combout  $ (!\my_processor|ALUOper|Add0~19 )))) # (GND)
// \my_processor|ALUOper|Add0~21  = CARRY((\my_processor|dataA[10]~67_combout  & ((\my_processor|dataB[10]~21_combout ) # (!\my_processor|ALUOper|Add0~19 ))) # (!\my_processor|dataA[10]~67_combout  & (\my_processor|dataB[10]~21_combout  & 
// !\my_processor|ALUOper|Add0~19 )))

	.dataa(\my_processor|dataA[10]~67_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~19 ),
	.combout(\my_processor|ALUOper|Add0~20_combout ),
	.cout(\my_processor|ALUOper|Add0~21 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add0~22 (
// Equation(s):
// \my_processor|ALUOper|Add0~22_combout  = (\my_processor|dataA[11]~66_combout  & ((\my_processor|dataB[11]~20_combout  & (\my_processor|ALUOper|Add0~21  & VCC)) # (!\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add0~21 )))) # 
// (!\my_processor|dataA[11]~66_combout  & ((\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add0~21 )) # (!\my_processor|dataB[11]~20_combout  & ((\my_processor|ALUOper|Add0~21 ) # (GND)))))
// \my_processor|ALUOper|Add0~23  = CARRY((\my_processor|dataA[11]~66_combout  & (!\my_processor|dataB[11]~20_combout  & !\my_processor|ALUOper|Add0~21 )) # (!\my_processor|dataA[11]~66_combout  & ((!\my_processor|ALUOper|Add0~21 ) # 
// (!\my_processor|dataB[11]~20_combout ))))

	.dataa(\my_processor|dataA[11]~66_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~21 ),
	.combout(\my_processor|ALUOper|Add0~22_combout ),
	.cout(\my_processor|ALUOper|Add0~23 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add1~16 (
// Equation(s):
// \my_processor|ALUOper|Add1~16_combout  = ((\my_processor|dataA[8]~107_combout  $ (\my_processor|dataB[8]~23_combout  $ (\my_processor|ALUOper|Add1~15 )))) # (GND)
// \my_processor|ALUOper|Add1~17  = CARRY((\my_processor|dataA[8]~107_combout  & ((!\my_processor|ALUOper|Add1~15 ) # (!\my_processor|dataB[8]~23_combout ))) # (!\my_processor|dataA[8]~107_combout  & (!\my_processor|dataB[8]~23_combout  & 
// !\my_processor|ALUOper|Add1~15 )))

	.dataa(\my_processor|dataA[8]~107_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~15 ),
	.combout(\my_processor|ALUOper|Add1~16_combout ),
	.cout(\my_processor|ALUOper|Add1~17 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~16 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add1~18 (
// Equation(s):
// \my_processor|ALUOper|Add1~18_combout  = (\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~68_combout  & (!\my_processor|ALUOper|Add1~17 )) # (!\my_processor|dataA[9]~68_combout  & ((\my_processor|ALUOper|Add1~17 ) # (GND))))) # 
// (!\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~68_combout  & (\my_processor|ALUOper|Add1~17  & VCC)) # (!\my_processor|dataA[9]~68_combout  & (!\my_processor|ALUOper|Add1~17 ))))
// \my_processor|ALUOper|Add1~19  = CARRY((\my_processor|dataB[9]~22_combout  & ((!\my_processor|ALUOper|Add1~17 ) # (!\my_processor|dataA[9]~68_combout ))) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|dataA[9]~68_combout  & 
// !\my_processor|ALUOper|Add1~17 )))

	.dataa(\my_processor|dataB[9]~22_combout ),
	.datab(\my_processor|dataA[9]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~17 ),
	.combout(\my_processor|ALUOper|Add1~18_combout ),
	.cout(\my_processor|ALUOper|Add1~19 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~18 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add1~20 (
// Equation(s):
// \my_processor|ALUOper|Add1~20_combout  = ((\my_processor|dataA[10]~67_combout  $ (\my_processor|dataB[10]~21_combout  $ (\my_processor|ALUOper|Add1~19 )))) # (GND)
// \my_processor|ALUOper|Add1~21  = CARRY((\my_processor|dataA[10]~67_combout  & ((!\my_processor|ALUOper|Add1~19 ) # (!\my_processor|dataB[10]~21_combout ))) # (!\my_processor|dataA[10]~67_combout  & (!\my_processor|dataB[10]~21_combout  & 
// !\my_processor|ALUOper|Add1~19 )))

	.dataa(\my_processor|dataA[10]~67_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~19 ),
	.combout(\my_processor|ALUOper|Add1~20_combout ),
	.cout(\my_processor|ALUOper|Add1~21 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~20 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add1~22 (
// Equation(s):
// \my_processor|ALUOper|Add1~22_combout  = (\my_processor|dataA[11]~66_combout  & ((\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add1~21 )) # (!\my_processor|dataB[11]~20_combout  & (\my_processor|ALUOper|Add1~21  & VCC)))) # 
// (!\my_processor|dataA[11]~66_combout  & ((\my_processor|dataB[11]~20_combout  & ((\my_processor|ALUOper|Add1~21 ) # (GND))) # (!\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add1~21 ))))
// \my_processor|ALUOper|Add1~23  = CARRY((\my_processor|dataA[11]~66_combout  & (\my_processor|dataB[11]~20_combout  & !\my_processor|ALUOper|Add1~21 )) # (!\my_processor|dataA[11]~66_combout  & ((\my_processor|dataB[11]~20_combout ) # 
// (!\my_processor|ALUOper|Add1~21 ))))

	.dataa(\my_processor|dataA[11]~66_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~21 ),
	.combout(\my_processor|ALUOper|Add1~22_combout ),
	.cout(\my_processor|ALUOper|Add1~23 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~22 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~126 (
// Equation(s):
// \my_regfile|data_readRegA[26]~126_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [26]) # (\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [26] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [26]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~126 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~127 (
// Equation(s):
// \my_regfile|data_readRegA[26]~127_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [26] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [26])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~127 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~128 (
// Equation(s):
// \my_regfile|data_readRegA[26]~128_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [26]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [26]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~128 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~125 (
// Equation(s):
// \my_regfile|data_readRegA[26]~125_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [26]) # (!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [26]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~125 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~129 (
// Equation(s):
// \my_regfile|data_readRegA[26]~129_combout  = (\my_regfile|data_readRegA[26]~126_combout  & (\my_regfile|data_readRegA[26]~127_combout  & (\my_regfile|data_readRegA[26]~128_combout  & \my_regfile|data_readRegA[26]~125_combout )))

	.dataa(\my_regfile|data_readRegA[26]~126_combout ),
	.datab(\my_regfile|data_readRegA[26]~127_combout ),
	.datac(\my_regfile|data_readRegA[26]~128_combout ),
	.datad(\my_regfile|data_readRegA[26]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~129 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~114 (
// Equation(s):
// \my_regfile|data_readRegA[26]~114_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [26]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~114 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~122 (
// Equation(s):
// \my_regfile|data_readRegA[26]~122_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [26])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [26]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout ))))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~122 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegA[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~120 (
// Equation(s):
// \my_regfile|data_readRegA[26]~120_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & (((\my_regfile|regWriteCheck_loop[4].dffei|q [26]) # (\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [26]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~120 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~121 (
// Equation(s):
// \my_regfile|data_readRegA[26]~121_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [26]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [26]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~121 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~123 (
// Equation(s):
// \my_regfile|data_readRegA[26]~123_combout  = (\my_regfile|data_readRegA[26]~120_combout  & (\my_regfile|data_readRegA[26]~121_combout  & ((\my_regfile|data_readRegA[26]~122_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[26]~122_combout ),
	.datac(\my_regfile|data_readRegA[26]~120_combout ),
	.datad(\my_regfile|data_readRegA[26]~121_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~123 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~113 (
// Equation(s):
// \my_regfile|data_readRegA[26]~113_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [26]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [26]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~113 .lut_mask = 16'hF5DD;
defparam \my_regfile|data_readRegA[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~116 (
// Equation(s):
// \my_regfile|data_readRegA[26]~116_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [26]) # (\my_regfile|bca|bitcheck[12]~10_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & (((\my_regfile|regWriteCheck_loop[12].dffei|q [26]) # (\my_regfile|bca|bitcheck[12]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~116 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~118 (
// Equation(s):
// \my_regfile|data_readRegA[26]~118_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [26]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~118 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~115 (
// Equation(s):
// \my_regfile|data_readRegA[26]~115_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [26]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [26]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~115 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[26]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~117 (
// Equation(s):
// \my_regfile|data_readRegA[26]~117_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [26] & 
// (\my_regfile|bca|bitcheck[14]~12_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [26]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.datac(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~117 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~119 (
// Equation(s):
// \my_regfile|data_readRegA[26]~119_combout  = (\my_regfile|data_readRegA[26]~116_combout  & (\my_regfile|data_readRegA[26]~118_combout  & (\my_regfile|data_readRegA[26]~115_combout  & \my_regfile|data_readRegA[26]~117_combout )))

	.dataa(\my_regfile|data_readRegA[26]~116_combout ),
	.datab(\my_regfile|data_readRegA[26]~118_combout ),
	.datac(\my_regfile|data_readRegA[26]~115_combout ),
	.datad(\my_regfile|data_readRegA[26]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~119 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~124 (
// Equation(s):
// \my_regfile|data_readRegA[26]~124_combout  = (\my_regfile|data_readRegA[26]~114_combout  & (\my_regfile|data_readRegA[26]~123_combout  & (\my_regfile|data_readRegA[26]~113_combout  & \my_regfile|data_readRegA[26]~119_combout )))

	.dataa(\my_regfile|data_readRegA[26]~114_combout ),
	.datab(\my_regfile|data_readRegA[26]~123_combout ),
	.datac(\my_regfile|data_readRegA[26]~113_combout ),
	.datad(\my_regfile|data_readRegA[26]~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~124 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~130 (
// Equation(s):
// \my_regfile|data_readRegA[26]~130_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [26] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~130 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[26]~120_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg[26]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~120_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~131 (
// Equation(s):
// \my_regfile|data_readRegA[26]~131_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [26]) # (!\my_regfile|bca|bitcheck[29]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [26] & 
// (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [26]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~131 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[26]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~132 (
// Equation(s):
// \my_regfile|data_readRegA[26]~132_combout  = (\my_regfile|data_readRegA[26]~130_combout  & (\my_regfile|data_readRegA[26]~131_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [26]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~130_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.datad(\my_regfile|data_readRegA[26]~131_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~132 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \my_processor|data[26]~60 (
// Equation(s):
// \my_processor|data[26]~60_combout  = ((\my_regfile|data_readRegA[26]~129_combout  & (\my_regfile|data_readRegA[26]~124_combout  & \my_regfile|data_readRegA[26]~132_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[26]~129_combout ),
	.datac(\my_regfile|data_readRegA[26]~124_combout ),
	.datad(\my_regfile|data_readRegA[26]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|data[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[26]~60 .lut_mask = 16'hD555;
defparam \my_processor|data[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[27]~61_combout ,\my_processor|data[26]~60_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~104 (
// Equation(s):
// \my_regfile|data_readRegB[27]~104_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [27]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [27]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~104 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~106 (
// Equation(s):
// \my_regfile|data_readRegB[27]~106_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [27]) # ((!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.datac(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~106 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~105 (
// Equation(s):
// \my_regfile|data_readRegB[27]~105_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [27] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~105 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~103 (
// Equation(s):
// \my_regfile|data_readRegB[27]~103_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [27] & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [27])))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [27]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~103 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~107 (
// Equation(s):
// \my_regfile|data_readRegB[27]~107_combout  = (\my_regfile|data_readRegB[27]~104_combout  & (\my_regfile|data_readRegB[27]~106_combout  & (\my_regfile|data_readRegB[27]~105_combout  & \my_regfile|data_readRegB[27]~103_combout )))

	.dataa(\my_regfile|data_readRegB[27]~104_combout ),
	.datab(\my_regfile|data_readRegB[27]~106_combout ),
	.datac(\my_regfile|data_readRegB[27]~105_combout ),
	.datad(\my_regfile|data_readRegB[27]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~107 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~108 (
// Equation(s):
// \my_regfile|data_readRegB[27]~108_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [27])) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~108 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~109 (
// Equation(s):
// \my_regfile|data_readRegB[27]~109_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [27])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~109 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~110 (
// Equation(s):
// \my_regfile|data_readRegB[27]~110_combout  = (\my_regfile|data_readRegB[27]~108_combout  & (\my_regfile|data_readRegB[27]~109_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.datac(\my_regfile|data_readRegB[27]~108_combout ),
	.datad(\my_regfile|data_readRegB[27]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~110 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~96 (
// Equation(s):
// \my_regfile|data_readRegB[27]~96_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~96 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~93 (
// Equation(s):
// \my_regfile|data_readRegB[27]~93_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [27]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [27])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~93 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~91 (
// Equation(s):
// \my_regfile|data_readRegB[27]~91_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [27]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [27]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~91 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~112_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N1
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~92 (
// Equation(s):
// \my_regfile|data_readRegB[27]~92_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [27])) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~92 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~94 (
// Equation(s):
// \my_regfile|data_readRegB[27]~94_combout  = (\my_regfile|data_readRegB[27]~91_combout  & (\my_regfile|data_readRegB[27]~92_combout  & ((\my_regfile|data_readRegB[27]~93_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[27]~93_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[27]~91_combout ),
	.datad(\my_regfile|data_readRegB[27]~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~94 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N5
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~95 (
// Equation(s):
// \my_regfile|data_readRegB[27]~95_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [27]) # ((\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [27] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [27]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.datac(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~95 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~97 (
// Equation(s):
// \my_regfile|data_readRegB[27]~97_combout  = (\my_regfile|data_readRegB[27]~96_combout  & (\my_regfile|data_readRegB[27]~94_combout  & \my_regfile|data_readRegB[27]~95_combout ))

	.dataa(\my_regfile|data_readRegB[27]~96_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[27]~94_combout ),
	.datad(\my_regfile|data_readRegB[27]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~97 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N31
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~101 (
// Equation(s):
// \my_regfile|data_readRegB[27]~101_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [27])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [27] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~101 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~100 (
// Equation(s):
// \my_regfile|data_readRegB[27]~100_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [27]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [27]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~100 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N15
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~99 (
// Equation(s):
// \my_regfile|data_readRegB[27]~99_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [27]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [27]) # ((\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~99 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N23
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~112_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~98 (
// Equation(s):
// \my_regfile|data_readRegB[27]~98_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [27] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~98 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~102 (
// Equation(s):
// \my_regfile|data_readRegB[27]~102_combout  = (\my_regfile|data_readRegB[27]~101_combout  & (\my_regfile|data_readRegB[27]~100_combout  & (\my_regfile|data_readRegB[27]~99_combout  & \my_regfile|data_readRegB[27]~98_combout )))

	.dataa(\my_regfile|data_readRegB[27]~101_combout ),
	.datab(\my_regfile|data_readRegB[27]~100_combout ),
	.datac(\my_regfile|data_readRegB[27]~99_combout ),
	.datad(\my_regfile|data_readRegB[27]~98_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~102 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~111 (
// Equation(s):
// \my_regfile|data_readRegB[27]~111_combout  = (\my_regfile|data_readRegB[27]~107_combout  & (\my_regfile|data_readRegB[27]~110_combout  & (\my_regfile|data_readRegB[27]~97_combout  & \my_regfile|data_readRegB[27]~102_combout )))

	.dataa(\my_regfile|data_readRegB[27]~107_combout ),
	.datab(\my_regfile|data_readRegB[27]~110_combout ),
	.datac(\my_regfile|data_readRegB[27]~97_combout ),
	.datad(\my_regfile|data_readRegB[27]~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~111 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~110 (
// Equation(s):
// \my_regfile|data_readRegA[27]~110_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [27]) # ((\my_regfile|bca|bitcheck[30]~39_combout )))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [27]) # (\my_regfile|bca|bitcheck[30]~39_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datad(\my_regfile|bca|bitcheck[30]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~110 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~109 (
// Equation(s):
// \my_regfile|data_readRegA[27]~109_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [27])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [27]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~109 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~111 (
// Equation(s):
// \my_regfile|data_readRegA[27]~111_combout  = (\my_regfile|data_readRegA[27]~110_combout  & (\my_regfile|data_readRegA[27]~109_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [27]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[27]~110_combout ),
	.datad(\my_regfile|data_readRegA[27]~109_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~111 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~99 (
// Equation(s):
// \my_regfile|data_readRegA[27]~99_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [27]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [27]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~99 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~101 (
// Equation(s):
// \my_regfile|data_readRegA[27]~101_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [27]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [27])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~101 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~100 (
// Equation(s):
// \my_regfile|data_readRegA[27]~100_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [27]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [27]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~100 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~102 (
// Equation(s):
// \my_regfile|data_readRegA[27]~102_combout  = (\my_regfile|data_readRegA[27]~99_combout  & (\my_regfile|data_readRegA[27]~100_combout  & ((\my_regfile|data_readRegA[27]~101_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~99_combout ),
	.datab(\my_regfile|data_readRegA[27]~101_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datad(\my_regfile|data_readRegA[27]~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~102 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~92 (
// Equation(s):
// \my_regfile|data_readRegA[27]~92_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [27]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [27]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~92 .lut_mask = 16'hF5DD;
defparam \my_regfile|data_readRegA[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~96 (
// Equation(s):
// \my_regfile|data_readRegA[27]~96_combout  = (\my_regfile|bca|bitcheck[14]~12_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [27]) # ((!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|bca|bitcheck[14]~12_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [27]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~96 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~97 (
// Equation(s):
// \my_regfile|data_readRegA[27]~97_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [27]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [27]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~97 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~95 (
// Equation(s):
// \my_regfile|data_readRegA[27]~95_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [27]) # (\my_regfile|bca|bitcheck[12]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [27]) # (\my_regfile|bca|bitcheck[12]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~95 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~94 (
// Equation(s):
// \my_regfile|data_readRegA[27]~94_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [27]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [27]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~94 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~98 (
// Equation(s):
// \my_regfile|data_readRegA[27]~98_combout  = (\my_regfile|data_readRegA[27]~96_combout  & (\my_regfile|data_readRegA[27]~97_combout  & (\my_regfile|data_readRegA[27]~95_combout  & \my_regfile|data_readRegA[27]~94_combout )))

	.dataa(\my_regfile|data_readRegA[27]~96_combout ),
	.datab(\my_regfile|data_readRegA[27]~97_combout ),
	.datac(\my_regfile|data_readRegA[27]~95_combout ),
	.datad(\my_regfile|data_readRegA[27]~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~98 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~93 (
// Equation(s):
// \my_regfile|data_readRegA[27]~93_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [27]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [27]) # (!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datac(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~93 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~103 (
// Equation(s):
// \my_regfile|data_readRegA[27]~103_combout  = (\my_regfile|data_readRegA[27]~102_combout  & (\my_regfile|data_readRegA[27]~92_combout  & (\my_regfile|data_readRegA[27]~98_combout  & \my_regfile|data_readRegA[27]~93_combout )))

	.dataa(\my_regfile|data_readRegA[27]~102_combout ),
	.datab(\my_regfile|data_readRegA[27]~92_combout ),
	.datac(\my_regfile|data_readRegA[27]~98_combout ),
	.datad(\my_regfile|data_readRegA[27]~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~103 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~112 (
// Equation(s):
// \my_regfile|data_readRegA[27]~112_combout  = (\my_regfile|data_readRegA[27]~111_combout  & (\my_regfile|data_readRegA[27]~103_combout  & \my_regfile|data_readRegA[27]~108_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[27]~111_combout ),
	.datac(\my_regfile|data_readRegA[27]~103_combout ),
	.datad(\my_regfile|data_readRegA[27]~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~112 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \my_processor|dataA[27]~86 (
// Equation(s):
// \my_processor|dataA[27]~86_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[27]~112_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[27]~112_combout ),
	.datad(\my_regfile|data_readRegA[31]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[27]~86 .lut_mask = 16'h3031;
defparam \my_processor|dataA[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \my_processor|dataA[27]~48 (
// Equation(s):
// \my_processor|dataA[27]~48_combout  = (\my_processor|dataA[27]~86_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[27]~111_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[27]~111_combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[27]~86_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[27]~48 .lut_mask = 16'hFFB0;
defparam \my_processor|dataA[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \my_processor|dataB[27]~4 (
// Equation(s):
// \my_processor|dataB[27]~4_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[27]~111_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_regfile|data_readRegB[27]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[27]~4 .lut_mask = 16'hDD8D;
defparam \my_processor|dataB[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \my_processor|dataB[26]~5 (
// Equation(s):
// \my_processor|dataB[26]~5_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[26]~132_combout ) # 
// ((!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[26]~132_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[31]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[26]~5 .lut_mask = 16'hE4F5;
defparam \my_processor|dataB[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~134 (
// Equation(s):
// \my_regfile|data_readRegA[25]~134_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [25])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~134 .lut_mask = 16'hDFD5;
defparam \my_regfile|data_readRegA[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N29
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~142 (
// Equation(s):
// \my_regfile|data_readRegA[25]~142_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [25] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~142 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~141 (
// Equation(s):
// \my_regfile|data_readRegA[25]~141_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [25])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [25] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~141 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~143 (
// Equation(s):
// \my_regfile|data_readRegA[25]~143_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [25])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [25]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout ))))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~143 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegA[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~144 (
// Equation(s):
// \my_regfile|data_readRegA[25]~144_combout  = (\my_regfile|data_readRegA[25]~142_combout  & (\my_regfile|data_readRegA[25]~141_combout  & ((\my_regfile|data_readRegA[25]~143_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~142_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[25]~141_combout ),
	.datad(\my_regfile|data_readRegA[25]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~144 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~135 (
// Equation(s):
// \my_regfile|data_readRegA[25]~135_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~135 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~138 (
// Equation(s):
// \my_regfile|data_readRegA[25]~138_combout  = (\my_regfile|bca|bitcheck[14]~12_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|bca|bitcheck[14]~12_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~138 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N19
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~137 (
// Equation(s):
// \my_regfile|data_readRegA[25]~137_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [25])) # (!\my_regfile|bca|bitcheck[11]~11_combout ))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [25]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~137 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~139 (
// Equation(s):
// \my_regfile|data_readRegA[25]~139_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [25]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~139 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N5
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N7
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~136 (
// Equation(s):
// \my_regfile|data_readRegA[25]~136_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [25]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [25]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~136 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~140 (
// Equation(s):
// \my_regfile|data_readRegA[25]~140_combout  = (\my_regfile|data_readRegA[25]~138_combout  & (\my_regfile|data_readRegA[25]~137_combout  & (\my_regfile|data_readRegA[25]~139_combout  & \my_regfile|data_readRegA[25]~136_combout )))

	.dataa(\my_regfile|data_readRegA[25]~138_combout ),
	.datab(\my_regfile|data_readRegA[25]~137_combout ),
	.datac(\my_regfile|data_readRegA[25]~139_combout ),
	.datad(\my_regfile|data_readRegA[25]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~140 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~145 (
// Equation(s):
// \my_regfile|data_readRegA[25]~145_combout  = (\my_regfile|data_readRegA[25]~134_combout  & (\my_regfile|data_readRegA[25]~144_combout  & (\my_regfile|data_readRegA[25]~135_combout  & \my_regfile|data_readRegA[25]~140_combout )))

	.dataa(\my_regfile|data_readRegA[25]~134_combout ),
	.datab(\my_regfile|data_readRegA[25]~144_combout ),
	.datac(\my_regfile|data_readRegA[25]~135_combout ),
	.datad(\my_regfile|data_readRegA[25]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~145 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~151 (
// Equation(s):
// \my_regfile|data_readRegA[25]~151_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [25]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~151 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[25]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~152 (
// Equation(s):
// \my_regfile|data_readRegA[25]~152_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [25] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~152 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~153 (
// Equation(s):
// \my_regfile|data_readRegA[25]~153_combout  = (\my_regfile|data_readRegA[25]~151_combout  & (\my_regfile|data_readRegA[25]~152_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~151_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.datad(\my_regfile|data_readRegA[25]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~153 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[25]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~146 (
// Equation(s):
// \my_regfile|data_readRegA[25]~146_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [25] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~146 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N3
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~148 (
// Equation(s):
// \my_regfile|data_readRegA[25]~148_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [25] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~148 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~149 (
// Equation(s):
// \my_regfile|data_readRegA[25]~149_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [25])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [25]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~149 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg[25]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[25]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~147 (
// Equation(s):
// \my_regfile|data_readRegA[25]~147_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [25])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [25] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~147 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[25]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~150 (
// Equation(s):
// \my_regfile|data_readRegA[25]~150_combout  = (\my_regfile|data_readRegA[25]~146_combout  & (\my_regfile|data_readRegA[25]~148_combout  & (\my_regfile|data_readRegA[25]~149_combout  & \my_regfile|data_readRegA[25]~147_combout )))

	.dataa(\my_regfile|data_readRegA[25]~146_combout ),
	.datab(\my_regfile|data_readRegA[25]~148_combout ),
	.datac(\my_regfile|data_readRegA[25]~149_combout ),
	.datad(\my_regfile|data_readRegA[25]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~150 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \my_processor|data[25]~59 (
// Equation(s):
// \my_processor|data[25]~59_combout  = ((\my_regfile|data_readRegA[25]~145_combout  & (\my_regfile|data_readRegA[25]~153_combout  & \my_regfile|data_readRegA[25]~150_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[25]~145_combout ),
	.datac(\my_regfile|data_readRegA[25]~153_combout ),
	.datad(\my_regfile|data_readRegA[25]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|data[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[25]~59 .lut_mask = 16'hD555;
defparam \my_processor|data[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[25]~59_combout ,\my_processor|data[24]~58_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~154 (
// Equation(s):
// \my_regfile|data_readRegA[25]~154_combout  = (\my_regfile|data_readRegA[25]~153_combout  & (\my_regfile|data_readRegA[25]~145_combout  & \my_regfile|data_readRegA[25]~150_combout ))

	.dataa(\my_regfile|data_readRegA[25]~153_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[25]~145_combout ),
	.datad(\my_regfile|data_readRegA[25]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~154 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \my_processor|dataA[25]~88 (
// Equation(s):
// \my_processor|dataA[25]~88_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[25]~154_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[25]~154_combout ),
	.datad(\my_regfile|data_readRegA[31]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[25]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[25]~88 .lut_mask = 16'h5051;
defparam \my_processor|dataA[25]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \my_processor|dataA[25]~50 (
// Equation(s):
// \my_processor|dataA[25]~50_combout  = (\my_processor|dataA[25]~88_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[25]~153_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[25]~153_combout ),
	.datad(\my_processor|dataA[25]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[25]~50 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~61 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[6]~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~107_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[8]~107_combout ),
	.datad(\my_processor|dataA[6]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~61 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~38 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[7]~105_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~68_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[7]~105_combout ),
	.datad(\my_processor|dataA[9]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~38 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~62 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~38_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~62 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~95 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~62_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~95 .lut_mask = 16'hB8B8;
defparam \my_processor|ALUOper|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~96 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~57_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~95_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~96 .lut_mask = 16'h7520;
defparam \my_processor|ALUOper|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[23]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~192 (
// Equation(s):
// \my_regfile|data_readRegB[23]~192_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [23])) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~192 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~193 (
// Equation(s):
// \my_regfile|data_readRegB[23]~193_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [23])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~193 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~194 (
// Equation(s):
// \my_regfile|data_readRegB[23]~194_combout  = (\my_regfile|data_readRegB[23]~192_combout  & (\my_regfile|data_readRegB[23]~193_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|data_readRegB[23]~192_combout ),
	.datad(\my_regfile|data_readRegB[23]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~194 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~187 (
// Equation(s):
// \my_regfile|data_readRegB[23]~187_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [23]) # (\my_regfile|bcb|bitcheck[18]~32_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [23]) # ((\my_regfile|bcb|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~187 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~189 (
// Equation(s):
// \my_regfile|data_readRegB[23]~189_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [23] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~189 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[23]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~188 (
// Equation(s):
// \my_regfile|data_readRegB[23]~188_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [23])))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [23] & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [23]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~188 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~190 (
// Equation(s):
// \my_regfile|data_readRegB[23]~190_combout  = (\my_regfile|bcb|bitcheck[25]~43_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [23]) # (\my_regfile|bcb|bitcheck[26]~42_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [23]) # ((\my_regfile|bcb|bitcheck[26]~42_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~190 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~191 (
// Equation(s):
// \my_regfile|data_readRegB[23]~191_combout  = (\my_regfile|data_readRegB[23]~187_combout  & (\my_regfile|data_readRegB[23]~189_combout  & (\my_regfile|data_readRegB[23]~188_combout  & \my_regfile|data_readRegB[23]~190_combout )))

	.dataa(\my_regfile|data_readRegB[23]~187_combout ),
	.datab(\my_regfile|data_readRegB[23]~189_combout ),
	.datac(\my_regfile|data_readRegB[23]~188_combout ),
	.datad(\my_regfile|data_readRegB[23]~190_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~191 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~180 (
// Equation(s):
// \my_regfile|data_readRegB[23]~180_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [23])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [23] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~180 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~179 (
// Equation(s):
// \my_regfile|data_readRegB[23]~179_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & (((\my_regfile|bcb|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [23])))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [23] & ((\my_regfile|bcb|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [23]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.datac(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~179 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~177 (
// Equation(s):
// \my_regfile|data_readRegB[23]~177_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [23])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [23]))))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~177 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~176 (
// Equation(s):
// \my_regfile|data_readRegB[23]~176_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [23]) # ((!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~176 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~147_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~175 (
// Equation(s):
// \my_regfile|data_readRegB[23]~175_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [23]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [23]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~175 .lut_mask = 16'hFD5D;
defparam \my_regfile|data_readRegB[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~178 (
// Equation(s):
// \my_regfile|data_readRegB[23]~178_combout  = (\my_regfile|data_readRegB[23]~176_combout  & (\my_regfile|data_readRegB[23]~175_combout  & ((\my_regfile|data_readRegB[23]~177_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~177_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[23]~176_combout ),
	.datad(\my_regfile|data_readRegB[23]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~178 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~181 (
// Equation(s):
// \my_regfile|data_readRegB[23]~181_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [23] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [23])))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [23]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~181 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N25
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y27_N3
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~183 (
// Equation(s):
// \my_regfile|data_readRegB[23]~183_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [23]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [23]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~183 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~182 (
// Equation(s):
// \my_regfile|data_readRegB[23]~182_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [23]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [23]) # ((\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~182 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~184 (
// Equation(s):
// \my_regfile|data_readRegB[23]~184_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[15]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [23] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~184 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~185 (
// Equation(s):
// \my_regfile|data_readRegB[23]~185_combout  = (\my_regfile|data_readRegB[23]~181_combout  & (\my_regfile|data_readRegB[23]~183_combout  & (\my_regfile|data_readRegB[23]~182_combout  & \my_regfile|data_readRegB[23]~184_combout )))

	.dataa(\my_regfile|data_readRegB[23]~181_combout ),
	.datab(\my_regfile|data_readRegB[23]~183_combout ),
	.datac(\my_regfile|data_readRegB[23]~182_combout ),
	.datad(\my_regfile|data_readRegB[23]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~185 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~186 (
// Equation(s):
// \my_regfile|data_readRegB[23]~186_combout  = (\my_regfile|data_readRegB[23]~180_combout  & (\my_regfile|data_readRegB[23]~179_combout  & (\my_regfile|data_readRegB[23]~178_combout  & \my_regfile|data_readRegB[23]~185_combout )))

	.dataa(\my_regfile|data_readRegB[23]~180_combout ),
	.datab(\my_regfile|data_readRegB[23]~179_combout ),
	.datac(\my_regfile|data_readRegB[23]~178_combout ),
	.datad(\my_regfile|data_readRegB[23]~185_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~186 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~195 (
// Equation(s):
// \my_regfile|data_readRegB[23]~195_combout  = (\my_regfile|data_readRegB[23]~194_combout  & (\my_regfile|data_readRegB[23]~191_combout  & \my_regfile|data_readRegB[23]~186_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[23]~194_combout ),
	.datac(\my_regfile|data_readRegB[23]~191_combout ),
	.datad(\my_regfile|data_readRegB[23]~186_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~195 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \my_processor|dataB[23]~8 (
// Equation(s):
// \my_processor|dataB[23]~8_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[23]~195_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_regfile|data_readRegB[23]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[23]~8 .lut_mask = 16'hBB8B;
defparam \my_processor|dataB[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~12 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~56_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[17]~59_combout ),
	.datad(\my_processor|dataA[19]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~12 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~11 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[16]~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~58_combout )))

	.dataa(gnd),
	.datab(\my_processor|dataA[16]~60_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[18]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~11 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~13 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~13 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~230 (
// Equation(s):
// \my_regfile|data_readRegB[21]~230_combout  = (\my_regfile|bcb|bitcheck[22]~36_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [21]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|bcb|bitcheck[22]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [21]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~230 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~232 (
// Equation(s):
// \my_regfile|data_readRegB[21]~232_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~232 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N31
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~229 (
// Equation(s):
// \my_regfile|data_readRegB[21]~229_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[19]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~229 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N5
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~231 (
// Equation(s):
// \my_regfile|data_readRegB[21]~231_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~231 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~233 (
// Equation(s):
// \my_regfile|data_readRegB[21]~233_combout  = (\my_regfile|data_readRegB[21]~230_combout  & (\my_regfile|data_readRegB[21]~232_combout  & (\my_regfile|data_readRegB[21]~229_combout  & \my_regfile|data_readRegB[21]~231_combout )))

	.dataa(\my_regfile|data_readRegB[21]~230_combout ),
	.datab(\my_regfile|data_readRegB[21]~232_combout ),
	.datac(\my_regfile|data_readRegB[21]~229_combout ),
	.datad(\my_regfile|data_readRegB[21]~231_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~233 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~234 (
// Equation(s):
// \my_regfile|data_readRegB[21]~234_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [21] & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~234 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~235 (
// Equation(s):
// \my_regfile|data_readRegB[21]~235_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~235 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~236 (
// Equation(s):
// \my_regfile|data_readRegB[21]~236_combout  = (\my_regfile|data_readRegB[21]~234_combout  & (\my_regfile|data_readRegB[21]~235_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.datac(\my_regfile|data_readRegB[21]~234_combout ),
	.datad(\my_regfile|data_readRegB[21]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~236 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~221 (
// Equation(s):
// \my_regfile|data_readRegB[21]~221_combout  = (\my_regfile|bcb|bitcheck[6]~11_combout  & (((\my_regfile|regWriteCheck_loop[4].dffei|q [21]) # (\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|bcb|bitcheck[6]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [21]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~221 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~222 (
// Equation(s):
// \my_regfile|data_readRegB[21]~222_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [21])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~222 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N11
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~226 (
// Equation(s):
// \my_regfile|data_readRegB[21]~226_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [21] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [21])))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [21]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~226 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~223 (
// Equation(s):
// \my_regfile|data_readRegB[21]~223_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~223 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~225 (
// Equation(s):
// \my_regfile|data_readRegB[21]~225_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [21])) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [21] & 
// (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~225 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N3
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N9
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~224 (
// Equation(s):
// \my_regfile|data_readRegB[21]~224_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [21]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [21]) # ((\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~224 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~227 (
// Equation(s):
// \my_regfile|data_readRegB[21]~227_combout  = (\my_regfile|data_readRegB[21]~226_combout  & (\my_regfile|data_readRegB[21]~223_combout  & (\my_regfile|data_readRegB[21]~225_combout  & \my_regfile|data_readRegB[21]~224_combout )))

	.dataa(\my_regfile|data_readRegB[21]~226_combout ),
	.datab(\my_regfile|data_readRegB[21]~223_combout ),
	.datac(\my_regfile|data_readRegB[21]~225_combout ),
	.datad(\my_regfile|data_readRegB[21]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~227 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N19
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N21
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~219 (
// Equation(s):
// \my_regfile|data_readRegB[21]~219_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [21])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [21]))))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~219 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~218 (
// Equation(s):
// \my_regfile|data_readRegB[21]~218_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [21])) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~218 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~217 (
// Equation(s):
// \my_regfile|data_readRegB[21]~217_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [21]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [21]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~217 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~220 (
// Equation(s):
// \my_regfile|data_readRegB[21]~220_combout  = (\my_regfile|data_readRegB[21]~218_combout  & (\my_regfile|data_readRegB[21]~217_combout  & ((\my_regfile|data_readRegB[21]~219_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[21]~219_combout ),
	.datac(\my_regfile|data_readRegB[21]~218_combout ),
	.datad(\my_regfile|data_readRegB[21]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~220 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~228 (
// Equation(s):
// \my_regfile|data_readRegB[21]~228_combout  = (\my_regfile|data_readRegB[21]~221_combout  & (\my_regfile|data_readRegB[21]~222_combout  & (\my_regfile|data_readRegB[21]~227_combout  & \my_regfile|data_readRegB[21]~220_combout )))

	.dataa(\my_regfile|data_readRegB[21]~221_combout ),
	.datab(\my_regfile|data_readRegB[21]~222_combout ),
	.datac(\my_regfile|data_readRegB[21]~227_combout ),
	.datad(\my_regfile|data_readRegB[21]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~228 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~237 (
// Equation(s):
// \my_regfile|data_readRegB[21]~237_combout  = (\my_regfile|data_readRegB[21]~233_combout  & (\my_regfile|data_readRegB[21]~236_combout  & \my_regfile|data_readRegB[21]~228_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[21]~233_combout ),
	.datac(\my_regfile|data_readRegB[21]~236_combout ),
	.datad(\my_regfile|data_readRegB[21]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~237 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N16
cycloneive_lcell_comb \my_processor|dataB[21]~10 (
// Equation(s):
// \my_processor|dataB[21]~10_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[21]~237_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[21]~237_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[21]~10 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~252 (
// Equation(s):
// \my_regfile|data_readRegB[20]~252_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [20]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [20]) # ((\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~252 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~251 (
// Equation(s):
// \my_regfile|data_readRegB[20]~251_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [20] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [20]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [20] & 
// (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [20]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~251 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~250 (
// Equation(s):
// \my_regfile|data_readRegB[20]~250_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [20] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[19]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [20] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~250 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~168_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~253 (
// Equation(s):
// \my_regfile|data_readRegB[20]~253_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [20])) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~253 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~254 (
// Equation(s):
// \my_regfile|data_readRegB[20]~254_combout  = (\my_regfile|data_readRegB[20]~252_combout  & (\my_regfile|data_readRegB[20]~251_combout  & (\my_regfile|data_readRegB[20]~250_combout  & \my_regfile|data_readRegB[20]~253_combout )))

	.dataa(\my_regfile|data_readRegB[20]~252_combout ),
	.datab(\my_regfile|data_readRegB[20]~251_combout ),
	.datac(\my_regfile|data_readRegB[20]~250_combout ),
	.datad(\my_regfile|data_readRegB[20]~253_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~254 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[20]~168_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~256 (
// Equation(s):
// \my_regfile|data_readRegB[20]~256_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [20] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [20])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [20] & 
// (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~256 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~168_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~255 (
// Equation(s):
// \my_regfile|data_readRegB[20]~255_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [20]) # ((!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [20] & 
// (\my_regfile|bcb|bitcheck[28]~47_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.datac(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~255 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[20]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~257 (
// Equation(s):
// \my_regfile|data_readRegB[20]~257_combout  = (\my_regfile|data_readRegB[20]~256_combout  & (\my_regfile|data_readRegB[20]~255_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.datac(\my_regfile|data_readRegB[20]~256_combout ),
	.datad(\my_regfile|data_readRegB[20]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~257 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~168_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~242 (
// Equation(s):
// \my_regfile|data_readRegB[20]~242_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [20]) # ((\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [20] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [20]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.datac(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~242 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~238 (
// Equation(s):
// \my_regfile|data_readRegB[20]~238_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [20])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [20])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~238 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~240 (
// Equation(s):
// \my_regfile|data_readRegB[20]~240_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [20])) # (!\my_processor|ctrl_readRegB[1]~4_combout ))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [20]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~240 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~239 (
// Equation(s):
// \my_regfile|data_readRegB[20]~239_combout  = (\my_regfile|bcb|bitcheck[21]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))) # 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [20])) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))

	.dataa(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~239 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~241 (
// Equation(s):
// \my_regfile|data_readRegB[20]~241_combout  = (\my_regfile|data_readRegB[20]~238_combout  & (\my_regfile|data_readRegB[20]~239_combout  & ((\my_regfile|data_readRegB[20]~240_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[20]~238_combout ),
	.datab(\my_regfile|data_readRegB[20]~240_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datad(\my_regfile|data_readRegB[20]~239_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~241 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~243 (
// Equation(s):
// \my_regfile|data_readRegB[20]~243_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~243 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~246 (
// Equation(s):
// \my_regfile|data_readRegB[20]~246_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [20]) # ((!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~246 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~244 (
// Equation(s):
// \my_regfile|data_readRegB[20]~244_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [20])) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~244 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N17
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N31
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~245 (
// Equation(s):
// \my_regfile|data_readRegB[20]~245_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [20]) # ((!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~245 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~247 (
// Equation(s):
// \my_regfile|data_readRegB[20]~247_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [20] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [20])))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [20]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~247 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~248 (
// Equation(s):
// \my_regfile|data_readRegB[20]~248_combout  = (\my_regfile|data_readRegB[20]~246_combout  & (\my_regfile|data_readRegB[20]~244_combout  & (\my_regfile|data_readRegB[20]~245_combout  & \my_regfile|data_readRegB[20]~247_combout )))

	.dataa(\my_regfile|data_readRegB[20]~246_combout ),
	.datab(\my_regfile|data_readRegB[20]~244_combout ),
	.datac(\my_regfile|data_readRegB[20]~245_combout ),
	.datad(\my_regfile|data_readRegB[20]~247_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~248 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~249 (
// Equation(s):
// \my_regfile|data_readRegB[20]~249_combout  = (\my_regfile|data_readRegB[20]~242_combout  & (\my_regfile|data_readRegB[20]~241_combout  & (\my_regfile|data_readRegB[20]~243_combout  & \my_regfile|data_readRegB[20]~248_combout )))

	.dataa(\my_regfile|data_readRegB[20]~242_combout ),
	.datab(\my_regfile|data_readRegB[20]~241_combout ),
	.datac(\my_regfile|data_readRegB[20]~243_combout ),
	.datad(\my_regfile|data_readRegB[20]~248_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~249 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~258 (
// Equation(s):
// \my_regfile|data_readRegB[20]~258_combout  = (\my_regfile|data_readRegB[20]~254_combout  & (\my_regfile|data_readRegB[20]~257_combout  & \my_regfile|data_readRegB[20]~249_combout ))

	.dataa(\my_regfile|data_readRegB[20]~254_combout ),
	.datab(\my_regfile|data_readRegB[20]~257_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[20]~249_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~258 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \my_processor|dataB[20]~11 (
// Equation(s):
// \my_processor|dataB[20]~11_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[20]~258_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[20]~258_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[20]~11 .lut_mask = 16'hAFA3;
defparam \my_processor|dataB[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \my_processor|data_writeReg[20]~164 (
// Equation(s):
// \my_processor|data_writeReg[20]~164_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataA[20]~55_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # (\my_processor|dataB[20]~11_combout ))) # 
// (!\my_processor|dataA[20]~55_combout  & (\my_processor|data_writeReg[4]~87_combout  & \my_processor|dataB[20]~11_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[4]~87_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataA[20]~55_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|dataB[20]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~164 .lut_mask = 16'hF8D0;
defparam \my_processor|data_writeReg[20]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add1~40 (
// Equation(s):
// \my_processor|ALUOper|Add1~40_combout  = ((\my_processor|dataA[20]~55_combout  $ (\my_processor|dataB[20]~11_combout  $ (\my_processor|ALUOper|Add1~39 )))) # (GND)
// \my_processor|ALUOper|Add1~41  = CARRY((\my_processor|dataA[20]~55_combout  & ((!\my_processor|ALUOper|Add1~39 ) # (!\my_processor|dataB[20]~11_combout ))) # (!\my_processor|dataA[20]~55_combout  & (!\my_processor|dataB[20]~11_combout  & 
// !\my_processor|ALUOper|Add1~39 )))

	.dataa(\my_processor|dataA[20]~55_combout ),
	.datab(\my_processor|dataB[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~39 ),
	.combout(\my_processor|ALUOper|Add1~40_combout ),
	.cout(\my_processor|ALUOper|Add1~41 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~40 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~25 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[9]~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[11]~66_combout )))

	.dataa(\my_processor|dataA[9]~68_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[11]~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~25 .lut_mask = 16'hB8B8;
defparam \my_processor|ALUOper|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~63 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[10]~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[12]~64_combout )))

	.dataa(\my_processor|dataA[10]~67_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[12]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~63 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~80 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~63_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~80 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~79 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~61_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~79 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~81 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~79_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~80_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~81 .lut_mask = 16'hF0CC;
defparam \my_processor|ALUOper|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~73 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[18]~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~55_combout )))

	.dataa(\my_processor|dataA[18]~58_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_processor|dataA[20]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~73 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~85 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~12_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~73_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~85 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~386 (
// Equation(s):
// \my_regfile|data_readRegA[14]~386_combout  = (\my_regfile|data_readRegA[14]~385_combout  & (\my_regfile|data_readRegA[14]~382_combout  & \my_regfile|data_readRegA[14]~377_combout ))

	.dataa(\my_regfile|data_readRegA[14]~385_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~382_combout ),
	.datad(\my_regfile|data_readRegA[14]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~386 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[14]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_processor|dataA[14]~98 (
// Equation(s):
// \my_processor|dataA[14]~98_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[14]~386_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[14]~386_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[14]~98 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_processor|dataA[14]~62 (
// Equation(s):
// \my_processor|dataA[14]~62_combout  = (\my_processor|dataA[14]~98_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[14]~384_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[14]~98_combout ),
	.datad(\my_regfile|data_readRegB[14]~384_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[14]~62 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~71 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[14]~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[16]~60_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[14]~62_combout ),
	.datad(\my_processor|dataA[16]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~71 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~405 (
// Equation(s):
// \my_regfile|data_readRegA[13]~405_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [13] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~405 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~404 (
// Equation(s):
// \my_regfile|data_readRegA[13]~404_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [13]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [13]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~404 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~406 (
// Equation(s):
// \my_regfile|data_readRegA[13]~406_combout  = (\my_regfile|data_readRegA[13]~405_combout  & (\my_regfile|data_readRegA[13]~404_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [13]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|data_readRegA[13]~405_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.datac(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datad(\my_regfile|data_readRegA[13]~404_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~406 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[13]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~387 (
// Equation(s):
// \my_regfile|data_readRegA[13]~387_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [13])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~387 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~216_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~216_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~388 (
// Equation(s):
// \my_regfile|data_readRegA[13]~388_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [13])) # (!\my_regfile|bca|bitcheck[5]~4_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [13]) # (!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~388 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~394 (
// Equation(s):
// \my_regfile|data_readRegA[13]~394_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [13])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [13] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~394 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~396 (
// Equation(s):
// \my_regfile|data_readRegA[13]~396_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [13]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [13] & \my_processor|ctrl_readRegA[1]~10_combout ))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~396 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegA[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~395 (
// Equation(s):
// \my_regfile|data_readRegA[13]~395_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [13] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~395 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~397 (
// Equation(s):
// \my_regfile|data_readRegA[13]~397_combout  = (\my_regfile|data_readRegA[13]~394_combout  & (\my_regfile|data_readRegA[13]~395_combout  & ((\my_regfile|data_readRegA[13]~396_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[13]~394_combout ),
	.datab(\my_regfile|data_readRegA[13]~396_combout ),
	.datac(\my_regfile|data_readRegA[13]~395_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~397 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegA[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~392 (
// Equation(s):
// \my_regfile|data_readRegA[13]~392_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [13])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [13]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~392 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~391 (
// Equation(s):
// \my_regfile|data_readRegA[13]~391_combout  = (\my_regfile|bca|bitcheck[14]~12_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [13])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|bca|bitcheck[14]~12_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [13]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~391 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~390 (
// Equation(s):
// \my_regfile|data_readRegA[13]~390_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [13]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [13]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~390 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N1
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N3
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~389 (
// Equation(s):
// \my_regfile|data_readRegA[13]~389_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [13]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [13]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~389 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~393 (
// Equation(s):
// \my_regfile|data_readRegA[13]~393_combout  = (\my_regfile|data_readRegA[13]~392_combout  & (\my_regfile|data_readRegA[13]~391_combout  & (\my_regfile|data_readRegA[13]~390_combout  & \my_regfile|data_readRegA[13]~389_combout )))

	.dataa(\my_regfile|data_readRegA[13]~392_combout ),
	.datab(\my_regfile|data_readRegA[13]~391_combout ),
	.datac(\my_regfile|data_readRegA[13]~390_combout ),
	.datad(\my_regfile|data_readRegA[13]~389_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~393 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~398 (
// Equation(s):
// \my_regfile|data_readRegA[13]~398_combout  = (\my_regfile|data_readRegA[13]~387_combout  & (\my_regfile|data_readRegA[13]~388_combout  & (\my_regfile|data_readRegA[13]~397_combout  & \my_regfile|data_readRegA[13]~393_combout )))

	.dataa(\my_regfile|data_readRegA[13]~387_combout ),
	.datab(\my_regfile|data_readRegA[13]~388_combout ),
	.datac(\my_regfile|data_readRegA[13]~397_combout ),
	.datad(\my_regfile|data_readRegA[13]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~398 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~399 (
// Equation(s):
// \my_regfile|data_readRegA[13]~399_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [13])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [13]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~399 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[13]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~402 (
// Equation(s):
// \my_regfile|data_readRegA[13]~402_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [13])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [13]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~402 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~400 (
// Equation(s):
// \my_regfile|data_readRegA[13]~400_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [13])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [13] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~400 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[13]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~216_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~216_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~401 (
// Equation(s):
// \my_regfile|data_readRegA[13]~401_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [13])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [13]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~401 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~403 (
// Equation(s):
// \my_regfile|data_readRegA[13]~403_combout  = (\my_regfile|data_readRegA[13]~399_combout  & (\my_regfile|data_readRegA[13]~402_combout  & (\my_regfile|data_readRegA[13]~400_combout  & \my_regfile|data_readRegA[13]~401_combout )))

	.dataa(\my_regfile|data_readRegA[13]~399_combout ),
	.datab(\my_regfile|data_readRegA[13]~402_combout ),
	.datac(\my_regfile|data_readRegA[13]~400_combout ),
	.datad(\my_regfile|data_readRegA[13]~401_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~403 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_processor|data[13]~47 (
// Equation(s):
// \my_processor|data[13]~47_combout  = ((\my_regfile|data_readRegA[13]~406_combout  & (\my_regfile|data_readRegA[13]~398_combout  & \my_regfile|data_readRegA[13]~403_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[13]~406_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[13]~398_combout ),
	.datad(\my_regfile|data_readRegA[13]~403_combout ),
	.cin(gnd),
	.combout(\my_processor|data[13]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[13]~47 .lut_mask = 16'hB333;
defparam \my_processor|data[13]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[13]~47_combout ,\my_processor|data[12]~46_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_processor|dataB[13]~18 (
// Equation(s):
// \my_processor|dataB[13]~18_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[13]~405_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[13]~405_combout ),
	.datad(\my_regfile|data_readRegB[31]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[13]~18 .lut_mask = 16'hB8BB;
defparam \my_processor|dataB[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~419 (
// Equation(s):
// \my_regfile|data_readRegB[12]~419_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [12]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [12]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.datac(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~419 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[12]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~418 (
// Equation(s):
// \my_regfile|data_readRegB[12]~418_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [12])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~418 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[12]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~420 (
// Equation(s):
// \my_regfile|data_readRegB[12]~420_combout  = (\my_regfile|bcb|bitcheck[24]~40_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|bcb|bitcheck[24]~40_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~420 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[12]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~421 (
// Equation(s):
// \my_regfile|data_readRegB[12]~421_combout  = (\my_regfile|bcb|bitcheck[25]~43_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [12] & ((\my_regfile|bcb|bitcheck[26]~42_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [12])))) # 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & ((\my_regfile|bcb|bitcheck[26]~42_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [12]))))

	.dataa(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~421 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[12]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~422 (
// Equation(s):
// \my_regfile|data_readRegB[12]~422_combout  = (\my_regfile|data_readRegB[12]~419_combout  & (\my_regfile|data_readRegB[12]~418_combout  & (\my_regfile|data_readRegB[12]~420_combout  & \my_regfile|data_readRegB[12]~421_combout )))

	.dataa(\my_regfile|data_readRegB[12]~419_combout ),
	.datab(\my_regfile|data_readRegB[12]~418_combout ),
	.datac(\my_regfile|data_readRegB[12]~420_combout ),
	.datad(\my_regfile|data_readRegB[12]~421_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~422 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~424 (
// Equation(s):
// \my_regfile|data_readRegB[12]~424_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [12])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~424 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[12]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~222_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~423 (
// Equation(s):
// \my_regfile|data_readRegB[12]~423_combout  = (\my_regfile|bcb|bitcheck[27]~48_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [12] & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [12])))) # 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [12]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~423 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[12]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~425 (
// Equation(s):
// \my_regfile|data_readRegB[12]~425_combout  = (\my_regfile|data_readRegB[12]~424_combout  & (\my_regfile|data_readRegB[12]~423_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.datac(\my_regfile|data_readRegB[12]~424_combout ),
	.datad(\my_regfile|data_readRegB[12]~423_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~425 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[12]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~414 (
// Equation(s):
// \my_regfile|data_readRegB[12]~414_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [12]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [12]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~414 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[12]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~413 (
// Equation(s):
// \my_regfile|data_readRegB[12]~413_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [12])) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~413 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[12]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~415 (
// Equation(s):
// \my_regfile|data_readRegB[12]~415_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [12] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[15]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [12] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~415 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[12]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~412 (
// Equation(s):
// \my_regfile|data_readRegB[12]~412_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [12]) # (\my_regfile|bcb|bitcheck[10]~17_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [12]) # ((\my_regfile|bcb|bitcheck[10]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~412 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[12]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~416 (
// Equation(s):
// \my_regfile|data_readRegB[12]~416_combout  = (\my_regfile|data_readRegB[12]~414_combout  & (\my_regfile|data_readRegB[12]~413_combout  & (\my_regfile|data_readRegB[12]~415_combout  & \my_regfile|data_readRegB[12]~412_combout )))

	.dataa(\my_regfile|data_readRegB[12]~414_combout ),
	.datab(\my_regfile|data_readRegB[12]~413_combout ),
	.datac(\my_regfile|data_readRegB[12]~415_combout ),
	.datad(\my_regfile|data_readRegB[12]~412_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~416 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~406 (
// Equation(s):
// \my_regfile|data_readRegB[12]~406_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [12]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [12]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~406 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegB[12]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~408 (
// Equation(s):
// \my_regfile|data_readRegB[12]~408_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [12]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [12])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~408 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~407 (
// Equation(s):
// \my_regfile|data_readRegB[12]~407_combout  = (\my_regfile|bcb|bitcheck[21]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))) # 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [12])) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))

	.dataa(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~407 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[12]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~409 (
// Equation(s):
// \my_regfile|data_readRegB[12]~409_combout  = (\my_regfile|data_readRegB[12]~406_combout  & (\my_regfile|data_readRegB[12]~407_combout  & ((\my_regfile|data_readRegB[12]~408_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[12]~406_combout ),
	.datab(\my_regfile|data_readRegB[12]~408_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datad(\my_regfile|data_readRegB[12]~407_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~409 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~410 (
// Equation(s):
// \my_regfile|data_readRegB[12]~410_combout  = (\my_regfile|bcb|bitcheck[6]~11_combout  & (((\my_regfile|regWriteCheck_loop[4].dffei|q [12]) # (\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|bcb|bitcheck[6]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [12]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~410 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~411 (
// Equation(s):
// \my_regfile|data_readRegB[12]~411_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~411 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[12]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~417 (
// Equation(s):
// \my_regfile|data_readRegB[12]~417_combout  = (\my_regfile|data_readRegB[12]~416_combout  & (\my_regfile|data_readRegB[12]~409_combout  & (\my_regfile|data_readRegB[12]~410_combout  & \my_regfile|data_readRegB[12]~411_combout )))

	.dataa(\my_regfile|data_readRegB[12]~416_combout ),
	.datab(\my_regfile|data_readRegB[12]~409_combout ),
	.datac(\my_regfile|data_readRegB[12]~410_combout ),
	.datad(\my_regfile|data_readRegB[12]~411_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~417 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~426 (
// Equation(s):
// \my_regfile|data_readRegB[12]~426_combout  = (\my_regfile|data_readRegB[12]~422_combout  & (\my_regfile|data_readRegB[12]~425_combout  & \my_regfile|data_readRegB[12]~417_combout ))

	.dataa(\my_regfile|data_readRegB[12]~422_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[12]~425_combout ),
	.datad(\my_regfile|data_readRegB[12]~417_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~426 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \my_processor|dataB[12]~19 (
// Equation(s):
// \my_processor|dataB[12]~19_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[12]~426_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_regfile|data_readRegB[12]~426_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[12]~19 .lut_mask = 16'hF3D1;
defparam \my_processor|dataB[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add0~24 (
// Equation(s):
// \my_processor|ALUOper|Add0~24_combout  = ((\my_processor|dataB[12]~19_combout  $ (\my_processor|dataA[12]~64_combout  $ (!\my_processor|ALUOper|Add0~23 )))) # (GND)
// \my_processor|ALUOper|Add0~25  = CARRY((\my_processor|dataB[12]~19_combout  & ((\my_processor|dataA[12]~64_combout ) # (!\my_processor|ALUOper|Add0~23 ))) # (!\my_processor|dataB[12]~19_combout  & (\my_processor|dataA[12]~64_combout  & 
// !\my_processor|ALUOper|Add0~23 )))

	.dataa(\my_processor|dataB[12]~19_combout ),
	.datab(\my_processor|dataA[12]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~23 ),
	.combout(\my_processor|ALUOper|Add0~24_combout ),
	.cout(\my_processor|ALUOper|Add0~25 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add0~26 (
// Equation(s):
// \my_processor|ALUOper|Add0~26_combout  = (\my_processor|dataB[13]~18_combout  & ((\my_processor|dataA[13]~63_combout  & (\my_processor|ALUOper|Add0~25  & VCC)) # (!\my_processor|dataA[13]~63_combout  & (!\my_processor|ALUOper|Add0~25 )))) # 
// (!\my_processor|dataB[13]~18_combout  & ((\my_processor|dataA[13]~63_combout  & (!\my_processor|ALUOper|Add0~25 )) # (!\my_processor|dataA[13]~63_combout  & ((\my_processor|ALUOper|Add0~25 ) # (GND)))))
// \my_processor|ALUOper|Add0~27  = CARRY((\my_processor|dataB[13]~18_combout  & (!\my_processor|dataA[13]~63_combout  & !\my_processor|ALUOper|Add0~25 )) # (!\my_processor|dataB[13]~18_combout  & ((!\my_processor|ALUOper|Add0~25 ) # 
// (!\my_processor|dataA[13]~63_combout ))))

	.dataa(\my_processor|dataB[13]~18_combout ),
	.datab(\my_processor|dataA[13]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~25 ),
	.combout(\my_processor|ALUOper|Add0~26_combout ),
	.cout(\my_processor|ALUOper|Add0~27 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add1~24 (
// Equation(s):
// \my_processor|ALUOper|Add1~24_combout  = ((\my_processor|dataA[12]~64_combout  $ (\my_processor|dataB[12]~19_combout  $ (\my_processor|ALUOper|Add1~23 )))) # (GND)
// \my_processor|ALUOper|Add1~25  = CARRY((\my_processor|dataA[12]~64_combout  & ((!\my_processor|ALUOper|Add1~23 ) # (!\my_processor|dataB[12]~19_combout ))) # (!\my_processor|dataA[12]~64_combout  & (!\my_processor|dataB[12]~19_combout  & 
// !\my_processor|ALUOper|Add1~23 )))

	.dataa(\my_processor|dataA[12]~64_combout ),
	.datab(\my_processor|dataB[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~23 ),
	.combout(\my_processor|ALUOper|Add1~24_combout ),
	.cout(\my_processor|ALUOper|Add1~25 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~24 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add1~26 (
// Equation(s):
// \my_processor|ALUOper|Add1~26_combout  = (\my_processor|dataB[13]~18_combout  & ((\my_processor|dataA[13]~63_combout  & (!\my_processor|ALUOper|Add1~25 )) # (!\my_processor|dataA[13]~63_combout  & ((\my_processor|ALUOper|Add1~25 ) # (GND))))) # 
// (!\my_processor|dataB[13]~18_combout  & ((\my_processor|dataA[13]~63_combout  & (\my_processor|ALUOper|Add1~25  & VCC)) # (!\my_processor|dataA[13]~63_combout  & (!\my_processor|ALUOper|Add1~25 ))))
// \my_processor|ALUOper|Add1~27  = CARRY((\my_processor|dataB[13]~18_combout  & ((!\my_processor|ALUOper|Add1~25 ) # (!\my_processor|dataA[13]~63_combout ))) # (!\my_processor|dataB[13]~18_combout  & (!\my_processor|dataA[13]~63_combout  & 
// !\my_processor|ALUOper|Add1~25 )))

	.dataa(\my_processor|dataB[13]~18_combout ),
	.datab(\my_processor|dataA[13]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~25 ),
	.combout(\my_processor|ALUOper|Add1~26_combout ),
	.cout(\my_processor|ALUOper|Add1~27 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~26 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~89 (
// Equation(s):
// \my_regfile|data_readRegA[28]~89_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [28] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~89 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~88 (
// Equation(s):
// \my_regfile|data_readRegA[28]~88_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [28] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~88 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~90 (
// Equation(s):
// \my_regfile|data_readRegA[28]~90_combout  = (\my_regfile|data_readRegA[28]~89_combout  & (\my_regfile|data_readRegA[28]~88_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [28]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[28]~89_combout ),
	.datad(\my_regfile|data_readRegA[28]~88_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~90 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~83 (
// Equation(s):
// \my_regfile|data_readRegA[28]~83_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [28]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [28]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~83 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~84 (
// Equation(s):
// \my_regfile|data_readRegA[28]~84_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [28])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [28] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~84 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~86 (
// Equation(s):
// \my_regfile|data_readRegA[28]~86_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [28]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [28] & 
// (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [28]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~86 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~85 (
// Equation(s):
// \my_regfile|data_readRegA[28]~85_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [28]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [28]) # ((\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~85 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~87 (
// Equation(s):
// \my_regfile|data_readRegA[28]~87_combout  = (\my_regfile|data_readRegA[28]~83_combout  & (\my_regfile|data_readRegA[28]~84_combout  & (\my_regfile|data_readRegA[28]~86_combout  & \my_regfile|data_readRegA[28]~85_combout )))

	.dataa(\my_regfile|data_readRegA[28]~83_combout ),
	.datab(\my_regfile|data_readRegA[28]~84_combout ),
	.datac(\my_regfile|data_readRegA[28]~86_combout ),
	.datad(\my_regfile|data_readRegA[28]~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~87 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~71 (
// Equation(s):
// \my_regfile|data_readRegA[28]~71_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [28]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [28]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~71 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~76 (
// Equation(s):
// \my_regfile|data_readRegA[28]~76_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [28]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [28]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~76 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~74 (
// Equation(s):
// \my_regfile|data_readRegA[28]~74_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [28] & ((\my_regfile|bca|bitcheck[12]~10_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|bca|bitcheck[12]~10_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~74 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~75 (
// Equation(s):
// \my_regfile|data_readRegA[28]~75_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [28]) # (\my_regfile|bca|bitcheck[14]~12_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [28]) # (\my_regfile|bca|bitcheck[14]~12_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~75 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N31
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~73 (
// Equation(s):
// \my_regfile|data_readRegA[28]~73_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [28]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [28]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~73 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~77 (
// Equation(s):
// \my_regfile|data_readRegA[28]~77_combout  = (\my_regfile|data_readRegA[28]~76_combout  & (\my_regfile|data_readRegA[28]~74_combout  & (\my_regfile|data_readRegA[28]~75_combout  & \my_regfile|data_readRegA[28]~73_combout )))

	.dataa(\my_regfile|data_readRegA[28]~76_combout ),
	.datab(\my_regfile|data_readRegA[28]~74_combout ),
	.datac(\my_regfile|data_readRegA[28]~75_combout ),
	.datad(\my_regfile|data_readRegA[28]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~77 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N19
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~79 (
// Equation(s):
// \my_regfile|data_readRegA[28]~79_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [28] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~79 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~80 (
// Equation(s):
// \my_regfile|data_readRegA[28]~80_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [28])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [28]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout ))))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~80 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegA[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~78 (
// Equation(s):
// \my_regfile|data_readRegA[28]~78_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [28] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [28] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~78 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~81 (
// Equation(s):
// \my_regfile|data_readRegA[28]~81_combout  = (\my_regfile|data_readRegA[28]~79_combout  & (\my_regfile|data_readRegA[28]~78_combout  & ((\my_regfile|data_readRegA[28]~80_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[28]~79_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[28]~80_combout ),
	.datad(\my_regfile|data_readRegA[28]~78_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~81 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~99_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~72 (
// Equation(s):
// \my_regfile|data_readRegA[28]~72_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # ((!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~72 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~82 (
// Equation(s):
// \my_regfile|data_readRegA[28]~82_combout  = (\my_regfile|data_readRegA[28]~71_combout  & (\my_regfile|data_readRegA[28]~77_combout  & (\my_regfile|data_readRegA[28]~81_combout  & \my_regfile|data_readRegA[28]~72_combout )))

	.dataa(\my_regfile|data_readRegA[28]~71_combout ),
	.datab(\my_regfile|data_readRegA[28]~77_combout ),
	.datac(\my_regfile|data_readRegA[28]~81_combout ),
	.datad(\my_regfile|data_readRegA[28]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~82 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \my_processor|data[28]~62 (
// Equation(s):
// \my_processor|data[28]~62_combout  = ((\my_regfile|data_readRegA[28]~90_combout  & (\my_regfile|data_readRegA[28]~87_combout  & \my_regfile|data_readRegA[28]~82_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[28]~90_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[28]~87_combout ),
	.datad(\my_regfile|data_readRegA[28]~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[28]~62 .lut_mask = 16'hB333;
defparam \my_processor|data[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[29]~63_combout ,\my_processor|data[28]~62_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \my_processor|data_writeReg[29]~77 (
// Equation(s):
// \my_processor|data_writeReg[29]~77_combout  = (\my_processor|checker|isLw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_dmem|altsyncram_component|auto_generated|q_a [29]))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(gnd),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~77 .lut_mask = 16'h8800;
defparam \my_processor|data_writeReg[29]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \my_processor|dataA[29]~84 (
// Equation(s):
// \my_processor|dataA[29]~84_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[29]~70_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[29]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[29]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[29]~84 .lut_mask = 16'h3301;
defparam \my_processor|dataA[29]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~63 (
// Equation(s):
// \my_regfile|data_readRegB[29]~63_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [29] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~63 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~60 (
// Equation(s):
// \my_regfile|data_readRegB[29]~60_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [29]) # (\my_regfile|bcb|bitcheck[18]~32_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [29]) # ((\my_regfile|bcb|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~60 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~62 (
// Equation(s):
// \my_regfile|data_readRegB[29]~62_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [29] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~62 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~61 (
// Equation(s):
// \my_regfile|data_readRegB[29]~61_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [29]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [29]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~61 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~64 (
// Equation(s):
// \my_regfile|data_readRegB[29]~64_combout  = (\my_regfile|data_readRegB[29]~63_combout  & (\my_regfile|data_readRegB[29]~60_combout  & (\my_regfile|data_readRegB[29]~62_combout  & \my_regfile|data_readRegB[29]~61_combout )))

	.dataa(\my_regfile|data_readRegB[29]~63_combout ),
	.datab(\my_regfile|data_readRegB[29]~60_combout ),
	.datac(\my_regfile|data_readRegB[29]~62_combout ),
	.datad(\my_regfile|data_readRegB[29]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~64 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~53 (
// Equation(s):
// \my_regfile|data_readRegB[29]~53_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [29])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~53 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~48 (
// Equation(s):
// \my_regfile|data_readRegB[29]~48_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [29])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [29])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~48 .lut_mask = 16'hDDF5;
defparam \my_regfile|data_readRegB[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~50 (
// Equation(s):
// \my_regfile|data_readRegB[29]~50_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [29]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [29])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~50 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~91_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~49 (
// Equation(s):
// \my_regfile|data_readRegB[29]~49_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~49 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~51 (
// Equation(s):
// \my_regfile|data_readRegB[29]~51_combout  = (\my_regfile|data_readRegB[29]~48_combout  & (\my_regfile|data_readRegB[29]~49_combout  & ((\my_regfile|data_readRegB[29]~50_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[29]~50_combout ),
	.datad(\my_regfile|data_readRegB[29]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~51 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N29
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~52 (
// Equation(s):
// \my_regfile|data_readRegB[29]~52_combout  = (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [29])))) # (!\my_regfile|bcb|bitcheck[6]~11_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [29] & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [29]))))

	.dataa(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~52 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~55 (
// Equation(s):
// \my_regfile|data_readRegB[29]~55_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [29]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & (((\my_regfile|regWriteCheck_loop[12].dffei|q [29]) # (\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~55 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~56 (
// Equation(s):
// \my_regfile|data_readRegB[29]~56_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [29]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [29]) # (\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~56 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~57 (
// Equation(s):
// \my_regfile|data_readRegB[29]~57_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [29] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [29])))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [29]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~57 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~54 (
// Equation(s):
// \my_regfile|data_readRegB[29]~54_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [29]) # ((!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~54 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~58 (
// Equation(s):
// \my_regfile|data_readRegB[29]~58_combout  = (\my_regfile|data_readRegB[29]~55_combout  & (\my_regfile|data_readRegB[29]~56_combout  & (\my_regfile|data_readRegB[29]~57_combout  & \my_regfile|data_readRegB[29]~54_combout )))

	.dataa(\my_regfile|data_readRegB[29]~55_combout ),
	.datab(\my_regfile|data_readRegB[29]~56_combout ),
	.datac(\my_regfile|data_readRegB[29]~57_combout ),
	.datad(\my_regfile|data_readRegB[29]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~58 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~59 (
// Equation(s):
// \my_regfile|data_readRegB[29]~59_combout  = (\my_regfile|data_readRegB[29]~53_combout  & (\my_regfile|data_readRegB[29]~51_combout  & (\my_regfile|data_readRegB[29]~52_combout  & \my_regfile|data_readRegB[29]~58_combout )))

	.dataa(\my_regfile|data_readRegB[29]~53_combout ),
	.datab(\my_regfile|data_readRegB[29]~51_combout ),
	.datac(\my_regfile|data_readRegB[29]~52_combout ),
	.datad(\my_regfile|data_readRegB[29]~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~59 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~66 (
// Equation(s):
// \my_regfile|data_readRegB[29]~66_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [29])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [29] & 
// (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~66 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~65 (
// Equation(s):
// \my_regfile|data_readRegB[29]~65_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [29])) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~65 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~67 (
// Equation(s):
// \my_regfile|data_readRegB[29]~67_combout  = (\my_regfile|data_readRegB[29]~66_combout  & (\my_regfile|data_readRegB[29]~65_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~66_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|data_readRegB[29]~65_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~67 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~68 (
// Equation(s):
// \my_regfile|data_readRegB[29]~68_combout  = (\my_regfile|data_readRegB[29]~64_combout  & (\my_regfile|data_readRegB[29]~59_combout  & \my_regfile|data_readRegB[29]~67_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[29]~64_combout ),
	.datac(\my_regfile|data_readRegB[29]~59_combout ),
	.datad(\my_regfile|data_readRegB[29]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~68 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \my_processor|dataA[29]~46 (
// Equation(s):
// \my_processor|dataA[29]~46_combout  = (\my_processor|dataA[29]~84_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[29]~68_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|dataA[29]~84_combout ),
	.datad(\my_regfile|data_readRegB[29]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[29]~46 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \my_processor|dataB[29]~2 (
// Equation(s):
// \my_processor|dataB[29]~2_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[29]~68_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[29]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[29]~2 .lut_mask = 16'hAFA3;
defparam \my_processor|dataB[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \my_processor|dataB[28]~3 (
// Equation(s):
// \my_processor|dataB[28]~3_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[28]~90_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[28]~90_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|dataB[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[28]~3 .lut_mask = 16'hFD31;
defparam \my_processor|dataB[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add0~54 (
// Equation(s):
// \my_processor|ALUOper|Add0~54_combout  = (\my_processor|dataA[27]~48_combout  & ((\my_processor|dataB[27]~4_combout  & (\my_processor|ALUOper|Add0~53  & VCC)) # (!\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add0~53 )))) # 
// (!\my_processor|dataA[27]~48_combout  & ((\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add0~53 )) # (!\my_processor|dataB[27]~4_combout  & ((\my_processor|ALUOper|Add0~53 ) # (GND)))))
// \my_processor|ALUOper|Add0~55  = CARRY((\my_processor|dataA[27]~48_combout  & (!\my_processor|dataB[27]~4_combout  & !\my_processor|ALUOper|Add0~53 )) # (!\my_processor|dataA[27]~48_combout  & ((!\my_processor|ALUOper|Add0~53 ) # 
// (!\my_processor|dataB[27]~4_combout ))))

	.dataa(\my_processor|dataA[27]~48_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~53 ),
	.combout(\my_processor|ALUOper|Add0~54_combout ),
	.cout(\my_processor|ALUOper|Add0~55 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add0~56 (
// Equation(s):
// \my_processor|ALUOper|Add0~56_combout  = ((\my_processor|dataA[28]~47_combout  $ (\my_processor|dataB[28]~3_combout  $ (!\my_processor|ALUOper|Add0~55 )))) # (GND)
// \my_processor|ALUOper|Add0~57  = CARRY((\my_processor|dataA[28]~47_combout  & ((\my_processor|dataB[28]~3_combout ) # (!\my_processor|ALUOper|Add0~55 ))) # (!\my_processor|dataA[28]~47_combout  & (\my_processor|dataB[28]~3_combout  & 
// !\my_processor|ALUOper|Add0~55 )))

	.dataa(\my_processor|dataA[28]~47_combout ),
	.datab(\my_processor|dataB[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~55 ),
	.combout(\my_processor|ALUOper|Add0~56_combout ),
	.cout(\my_processor|ALUOper|Add0~57 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add0~58 (
// Equation(s):
// \my_processor|ALUOper|Add0~58_combout  = (\my_processor|dataA[29]~46_combout  & ((\my_processor|dataB[29]~2_combout  & (\my_processor|ALUOper|Add0~57  & VCC)) # (!\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add0~57 )))) # 
// (!\my_processor|dataA[29]~46_combout  & ((\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add0~57 )) # (!\my_processor|dataB[29]~2_combout  & ((\my_processor|ALUOper|Add0~57 ) # (GND)))))
// \my_processor|ALUOper|Add0~59  = CARRY((\my_processor|dataA[29]~46_combout  & (!\my_processor|dataB[29]~2_combout  & !\my_processor|ALUOper|Add0~57 )) # (!\my_processor|dataA[29]~46_combout  & ((!\my_processor|ALUOper|Add0~57 ) # 
// (!\my_processor|dataB[29]~2_combout ))))

	.dataa(\my_processor|dataA[29]~46_combout ),
	.datab(\my_processor|dataB[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~57 ),
	.combout(\my_processor|ALUOper|Add0~58_combout ),
	.cout(\my_processor|ALUOper|Add0~59 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_processor|data_writeReg[29]~80 (
// Equation(s):
// \my_processor|data_writeReg[29]~80_combout  = (\my_processor|ALUOper|Add0~58_combout  & (!\my_processor|checker|isLw~combout  & (\my_processor|data_writeReg[2]~79_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|ALUOper|Add0~58_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[2]~79_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~80 .lut_mask = 16'h0020;
defparam \my_processor|data_writeReg[29]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~172 (
// Equation(s):
// \my_regfile|data_readRegB[24]~172_combout  = (\my_regfile|bcb|bitcheck[29]~50_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [24] & ((\my_regfile|bcb|bitcheck[30]~49_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [24])))) # 
// (!\my_regfile|bcb|bitcheck[29]~50_combout  & (((\my_regfile|bcb|bitcheck[30]~49_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [24]))))

	.dataa(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.datac(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~172 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~171 (
// Equation(s):
// \my_regfile|data_readRegB[24]~171_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~171 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~173 (
// Equation(s):
// \my_regfile|data_readRegB[24]~173_combout  = (\my_regfile|data_readRegB[24]~172_combout  & (\my_regfile|data_readRegB[24]~171_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|data_readRegB[24]~172_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.datac(\my_regfile|data_readRegB[24]~171_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~173 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~169 (
// Equation(s):
// \my_regfile|data_readRegB[24]~169_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [24] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~169 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg[24]~136_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~136_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~167 (
// Equation(s):
// \my_regfile|data_readRegB[24]~167_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [24])))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [24] & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [24]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~167 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~166 (
// Equation(s):
// \my_regfile|data_readRegB[24]~166_combout  = (\my_regfile|bcb|bitcheck[18]~32_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [24])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|bcb|bitcheck[18]~32_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~166 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~168 (
// Equation(s):
// \my_regfile|data_readRegB[24]~168_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [24] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~168 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~170 (
// Equation(s):
// \my_regfile|data_readRegB[24]~170_combout  = (\my_regfile|data_readRegB[24]~169_combout  & (\my_regfile|data_readRegB[24]~167_combout  & (\my_regfile|data_readRegB[24]~166_combout  & \my_regfile|data_readRegB[24]~168_combout )))

	.dataa(\my_regfile|data_readRegB[24]~169_combout ),
	.datab(\my_regfile|data_readRegB[24]~167_combout ),
	.datac(\my_regfile|data_readRegB[24]~166_combout ),
	.datad(\my_regfile|data_readRegB[24]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~170 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~158 (
// Equation(s):
// \my_regfile|data_readRegB[24]~158_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[4].dffei|q [24]) # (\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [24] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [24]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~158 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~156 (
// Equation(s):
// \my_regfile|data_readRegB[24]~156_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [24]) # ((!\my_processor|ctrl_readRegB[1]~4_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [24] & \my_processor|ctrl_readRegB[1]~4_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~156 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~154 (
// Equation(s):
// \my_regfile|data_readRegB[24]~154_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [24])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [24])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~154 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg[24]~136_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg[24]~136_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~155 (
// Equation(s):
// \my_regfile|data_readRegB[24]~155_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [24])) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~155 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegB[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~157 (
// Equation(s):
// \my_regfile|data_readRegB[24]~157_combout  = (\my_regfile|data_readRegB[24]~154_combout  & (\my_regfile|data_readRegB[24]~155_combout  & ((\my_regfile|data_readRegB[24]~156_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[24]~156_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[24]~154_combout ),
	.datad(\my_regfile|data_readRegB[24]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~157 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~159 (
// Equation(s):
// \my_regfile|data_readRegB[24]~159_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [24])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [24] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~159 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~161 (
// Equation(s):
// \my_regfile|data_readRegB[24]~161_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [24]) # ((!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~161 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg[24]~136_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[24]~136_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~162 (
// Equation(s):
// \my_regfile|data_readRegB[24]~162_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [24]) # ((!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~162 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~160 (
// Equation(s):
// \my_regfile|data_readRegB[24]~160_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [24]) # ((!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~160 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N5
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[24]~136_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~163 (
// Equation(s):
// \my_regfile|data_readRegB[24]~163_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [24] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~163 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~164 (
// Equation(s):
// \my_regfile|data_readRegB[24]~164_combout  = (\my_regfile|data_readRegB[24]~161_combout  & (\my_regfile|data_readRegB[24]~162_combout  & (\my_regfile|data_readRegB[24]~160_combout  & \my_regfile|data_readRegB[24]~163_combout )))

	.dataa(\my_regfile|data_readRegB[24]~161_combout ),
	.datab(\my_regfile|data_readRegB[24]~162_combout ),
	.datac(\my_regfile|data_readRegB[24]~160_combout ),
	.datad(\my_regfile|data_readRegB[24]~163_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~164 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~165 (
// Equation(s):
// \my_regfile|data_readRegB[24]~165_combout  = (\my_regfile|data_readRegB[24]~158_combout  & (\my_regfile|data_readRegB[24]~157_combout  & (\my_regfile|data_readRegB[24]~159_combout  & \my_regfile|data_readRegB[24]~164_combout )))

	.dataa(\my_regfile|data_readRegB[24]~158_combout ),
	.datab(\my_regfile|data_readRegB[24]~157_combout ),
	.datac(\my_regfile|data_readRegB[24]~159_combout ),
	.datad(\my_regfile|data_readRegB[24]~164_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~165 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~174 (
// Equation(s):
// \my_regfile|data_readRegB[24]~174_combout  = (\my_regfile|data_readRegB[24]~173_combout  & (\my_regfile|data_readRegB[24]~170_combout  & \my_regfile|data_readRegB[24]~165_combout ))

	.dataa(\my_regfile|data_readRegB[24]~173_combout ),
	.datab(\my_regfile|data_readRegB[24]~170_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[24]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~174 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \my_processor|dataB[24]~7 (
// Equation(s):
// \my_processor|dataB[24]~7_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[24]~174_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[24]~174_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[24]~7 .lut_mask = 16'hAAF3;
defparam \my_processor|dataB[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \my_processor|dataB[22]~9 (
// Equation(s):
// \my_processor|dataB[22]~9_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[22]~216_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[22]~216_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[22]~9 .lut_mask = 16'hAAF3;
defparam \my_processor|dataB[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \my_processor|data_writeReg[22]~150 (
// Equation(s):
// \my_processor|data_writeReg[22]~150_combout  = (\my_processor|dataA[22]~53_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # ((\my_processor|data_writeReg[2]~81_combout  & \my_processor|dataB[22]~9_combout )))) # 
// (!\my_processor|dataA[22]~53_combout  & (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|dataB[22]~9_combout ) # (!\my_processor|data_writeReg[2]~81_combout ))))

	.dataa(\my_processor|dataA[22]~53_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|dataB[22]~9_combout ),
	.datad(\my_processor|data_writeReg[4]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~150 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[22]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add1~42 (
// Equation(s):
// \my_processor|ALUOper|Add1~42_combout  = (\my_processor|dataB[21]~10_combout  & ((\my_processor|dataA[21]~54_combout  & (!\my_processor|ALUOper|Add1~41 )) # (!\my_processor|dataA[21]~54_combout  & ((\my_processor|ALUOper|Add1~41 ) # (GND))))) # 
// (!\my_processor|dataB[21]~10_combout  & ((\my_processor|dataA[21]~54_combout  & (\my_processor|ALUOper|Add1~41  & VCC)) # (!\my_processor|dataA[21]~54_combout  & (!\my_processor|ALUOper|Add1~41 ))))
// \my_processor|ALUOper|Add1~43  = CARRY((\my_processor|dataB[21]~10_combout  & ((!\my_processor|ALUOper|Add1~41 ) # (!\my_processor|dataA[21]~54_combout ))) # (!\my_processor|dataB[21]~10_combout  & (!\my_processor|dataA[21]~54_combout  & 
// !\my_processor|ALUOper|Add1~41 )))

	.dataa(\my_processor|dataB[21]~10_combout ),
	.datab(\my_processor|dataA[21]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~41 ),
	.combout(\my_processor|ALUOper|Add1~42_combout ),
	.cout(\my_processor|ALUOper|Add1~43 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~42 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add1~44 (
// Equation(s):
// \my_processor|ALUOper|Add1~44_combout  = ((\my_processor|dataA[22]~53_combout  $ (\my_processor|dataB[22]~9_combout  $ (\my_processor|ALUOper|Add1~43 )))) # (GND)
// \my_processor|ALUOper|Add1~45  = CARRY((\my_processor|dataA[22]~53_combout  & ((!\my_processor|ALUOper|Add1~43 ) # (!\my_processor|dataB[22]~9_combout ))) # (!\my_processor|dataA[22]~53_combout  & (!\my_processor|dataB[22]~9_combout  & 
// !\my_processor|ALUOper|Add1~43 )))

	.dataa(\my_processor|dataA[22]~53_combout ),
	.datab(\my_processor|dataB[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~43 ),
	.combout(\my_processor|ALUOper|Add1~44_combout ),
	.cout(\my_processor|ALUOper|Add1~45 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~14 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~55_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~53_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[22]~53_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[20]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~14 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~53 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~56_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~54_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[21]~54_combout ),
	.datad(\my_processor|dataA[19]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~53 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~54 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~53_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~14_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~54 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~55 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~54_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~55 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~40 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[11]~66_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[13]~63_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[13]~63_combout ),
	.datad(\my_processor|dataA[11]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~40 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~27 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[14]~62_combout )))

	.dataa(\my_processor|dataA[12]~64_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[14]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~27 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~41 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~27_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~41 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~39 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~38_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~24_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~39 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~42 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~39_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~41_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~42 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \my_processor|data_writeReg[22]~148 (
// Equation(s):
// \my_processor|data_writeReg[22]~148_combout  = (\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[19]~138_combout ) # ((\my_processor|ALUOper|ShiftLeft0~42_combout )))) # (!\my_processor|data_writeReg[19]~137_combout  & 
// (!\my_processor|data_writeReg[19]~138_combout  & (\my_processor|ALUOper|ShiftLeft0~55_combout )))

	.dataa(\my_processor|data_writeReg[19]~137_combout ),
	.datab(\my_processor|data_writeReg[19]~138_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~148 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[22]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~36 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~18_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~36 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~101 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~101_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~34_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~36_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~101 .lut_mask = 16'h5140;
defparam \my_processor|ALUOper|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \my_processor|data_writeReg[22]~149 (
// Equation(s):
// \my_processor|data_writeReg[22]~149_combout  = (\my_processor|data_writeReg[19]~138_combout  & ((\my_processor|data_writeReg[22]~148_combout  & (\my_processor|ALUOper|ShiftRight0~34_combout )) # (!\my_processor|data_writeReg[22]~148_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~101_combout ))))) # (!\my_processor|data_writeReg[19]~138_combout  & (((\my_processor|data_writeReg[22]~148_combout ))))

	.dataa(\my_processor|data_writeReg[19]~138_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.datac(\my_processor|data_writeReg[22]~148_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~149 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[22]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \my_processor|data_writeReg[22]~151 (
// Equation(s):
// \my_processor|data_writeReg[22]~151_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[22]~150_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[22]~150_combout  & 
// ((\my_processor|data_writeReg[22]~149_combout ))) # (!\my_processor|data_writeReg[22]~150_combout  & (\my_processor|ALUOper|Add1~44_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[22]~150_combout ),
	.datac(\my_processor|ALUOper|Add1~44_combout ),
	.datad(\my_processor|data_writeReg[22]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~151 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[22]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~213 (
// Equation(s):
// \my_regfile|data_readRegA[22]~213_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [22])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [22]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~213 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~211 (
// Equation(s):
// \my_regfile|data_readRegA[22]~211_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [22] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [22] & 
// (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~211 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~212 (
// Equation(s):
// \my_regfile|data_readRegA[22]~212_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [22] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~212 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~210 (
// Equation(s):
// \my_regfile|data_readRegA[22]~210_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [22]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [22]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~210 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~214 (
// Equation(s):
// \my_regfile|data_readRegA[22]~214_combout  = (\my_regfile|data_readRegA[22]~213_combout  & (\my_regfile|data_readRegA[22]~211_combout  & (\my_regfile|data_readRegA[22]~212_combout  & \my_regfile|data_readRegA[22]~210_combout )))

	.dataa(\my_regfile|data_readRegA[22]~213_combout ),
	.datab(\my_regfile|data_readRegA[22]~211_combout ),
	.datac(\my_regfile|data_readRegA[22]~212_combout ),
	.datad(\my_regfile|data_readRegA[22]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~214 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~216 (
// Equation(s):
// \my_regfile|data_readRegA[22]~216_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [22] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~216 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~215 (
// Equation(s):
// \my_regfile|data_readRegA[22]~215_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [22])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [22]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~215 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~217 (
// Equation(s):
// \my_regfile|data_readRegA[22]~217_combout  = (\my_regfile|data_readRegA[22]~216_combout  & (\my_regfile|data_readRegA[22]~215_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [22]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[22]~216_combout ),
	.datad(\my_regfile|data_readRegA[22]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~217 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~208 (
// Equation(s):
// \my_regfile|data_readRegA[22]~208_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [22]) # (!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [22] & 
// (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [22]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~208 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~207 (
// Equation(s):
// \my_regfile|data_readRegA[22]~207_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [22])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [22] & 
// (\my_regfile|bca|bitcheck[14]~12_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [22]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~207 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~205 (
// Equation(s):
// \my_regfile|data_readRegA[22]~205_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [22]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [22]) # ((\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~205 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~206 (
// Equation(s):
// \my_regfile|data_readRegA[22]~206_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [22] & ((\my_regfile|bca|bitcheck[12]~10_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|bca|bitcheck[12]~10_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~206 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~209 (
// Equation(s):
// \my_regfile|data_readRegA[22]~209_combout  = (\my_regfile|data_readRegA[22]~208_combout  & (\my_regfile|data_readRegA[22]~207_combout  & (\my_regfile|data_readRegA[22]~205_combout  & \my_regfile|data_readRegA[22]~206_combout )))

	.dataa(\my_regfile|data_readRegA[22]~208_combout ),
	.datab(\my_regfile|data_readRegA[22]~207_combout ),
	.datac(\my_regfile|data_readRegA[22]~205_combout ),
	.datad(\my_regfile|data_readRegA[22]~206_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~209 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~202 (
// Equation(s):
// \my_regfile|data_readRegA[22]~202_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [22])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [22] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~202 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~203 (
// Equation(s):
// \my_regfile|data_readRegA[22]~203_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [22])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [22]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~203 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N11
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~200 (
// Equation(s):
// \my_regfile|data_readRegA[22]~200_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [22]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [22])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~200 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~198 (
// Equation(s):
// \my_regfile|data_readRegA[22]~198_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [22])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~198 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~199 (
// Equation(s):
// \my_regfile|data_readRegA[22]~199_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [22]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [22])) # (!\my_regfile|bca|bitcheck[5]~4_combout )))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~199 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~201 (
// Equation(s):
// \my_regfile|data_readRegA[22]~201_combout  = (\my_regfile|data_readRegA[22]~198_combout  & (\my_regfile|data_readRegA[22]~199_combout  & ((\my_regfile|data_readRegA[22]~200_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[22]~200_combout ),
	.datac(\my_regfile|data_readRegA[22]~198_combout ),
	.datad(\my_regfile|data_readRegA[22]~199_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~201 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~204 (
// Equation(s):
// \my_regfile|data_readRegA[22]~204_combout  = (\my_regfile|data_readRegA[22]~202_combout  & (\my_regfile|data_readRegA[22]~203_combout  & \my_regfile|data_readRegA[22]~201_combout ))

	.dataa(\my_regfile|data_readRegA[22]~202_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[22]~203_combout ),
	.datad(\my_regfile|data_readRegA[22]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~204 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~218 (
// Equation(s):
// \my_regfile|data_readRegA[22]~218_combout  = (\my_regfile|data_readRegA[22]~214_combout  & (\my_regfile|data_readRegA[22]~217_combout  & (\my_regfile|data_readRegA[22]~209_combout  & \my_regfile|data_readRegA[22]~204_combout )))

	.dataa(\my_regfile|data_readRegA[22]~214_combout ),
	.datab(\my_regfile|data_readRegA[22]~217_combout ),
	.datac(\my_regfile|data_readRegA[22]~209_combout ),
	.datad(\my_regfile|data_readRegA[22]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~218 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \my_processor|data[22]~56 (
// Equation(s):
// \my_processor|data[22]~56_combout  = (\my_regfile|data_readRegA[22]~218_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[22]~218_combout ),
	.cin(gnd),
	.combout(\my_processor|data[22]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[22]~56 .lut_mask = 16'hFF55;
defparam \my_processor|data[22]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~177 (
// Equation(s):
// \my_regfile|data_readRegA[23]~177_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [23]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [23]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~177 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~178 (
// Equation(s):
// \my_regfile|data_readRegA[23]~178_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [23])) # (!\my_regfile|bca|bitcheck[21]~2_combout ))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [23]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~178 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~182 (
// Equation(s):
// \my_regfile|data_readRegA[23]~182_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [23])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [23]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~182 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~180 (
// Equation(s):
// \my_regfile|data_readRegA[23]~180_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [23]) # (\my_regfile|bca|bitcheck[12]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [23]) # (\my_regfile|bca|bitcheck[12]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~180 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~179 (
// Equation(s):
// \my_regfile|data_readRegA[23]~179_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [23] & ((\my_regfile|bca|bitcheck[10]~6_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|bca|bitcheck[10]~6_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~179 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~181 (
// Equation(s):
// \my_regfile|data_readRegA[23]~181_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [23] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~181 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~183 (
// Equation(s):
// \my_regfile|data_readRegA[23]~183_combout  = (\my_regfile|data_readRegA[23]~182_combout  & (\my_regfile|data_readRegA[23]~180_combout  & (\my_regfile|data_readRegA[23]~179_combout  & \my_regfile|data_readRegA[23]~181_combout )))

	.dataa(\my_regfile|data_readRegA[23]~182_combout ),
	.datab(\my_regfile|data_readRegA[23]~180_combout ),
	.datac(\my_regfile|data_readRegA[23]~179_combout ),
	.datad(\my_regfile|data_readRegA[23]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~183 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~186 (
// Equation(s):
// \my_regfile|data_readRegA[23]~186_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [23]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [23])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~186 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~185 (
// Equation(s):
// \my_regfile|data_readRegA[23]~185_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [23] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~185 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~184 (
// Equation(s):
// \my_regfile|data_readRegA[23]~184_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & (((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [23])))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [23] & ((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~184 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~187 (
// Equation(s):
// \my_regfile|data_readRegA[23]~187_combout  = (\my_regfile|data_readRegA[23]~185_combout  & (\my_regfile|data_readRegA[23]~184_combout  & ((\my_regfile|data_readRegA[23]~186_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[23]~186_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[23]~185_combout ),
	.datad(\my_regfile|data_readRegA[23]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~187 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~188 (
// Equation(s):
// \my_regfile|data_readRegA[23]~188_combout  = (\my_regfile|data_readRegA[23]~177_combout  & (\my_regfile|data_readRegA[23]~178_combout  & (\my_regfile|data_readRegA[23]~183_combout  & \my_regfile|data_readRegA[23]~187_combout )))

	.dataa(\my_regfile|data_readRegA[23]~177_combout ),
	.datab(\my_regfile|data_readRegA[23]~178_combout ),
	.datac(\my_regfile|data_readRegA[23]~183_combout ),
	.datad(\my_regfile|data_readRegA[23]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~188 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~195 (
// Equation(s):
// \my_regfile|data_readRegA[23]~195_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [23] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~195 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~194 (
// Equation(s):
// \my_regfile|data_readRegA[23]~194_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [23] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~194 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~196 (
// Equation(s):
// \my_regfile|data_readRegA[23]~196_combout  = (\my_regfile|data_readRegA[23]~195_combout  & (\my_regfile|data_readRegA[23]~194_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [23]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|data_readRegA[23]~195_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.datad(\my_regfile|data_readRegA[23]~194_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~196 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \my_processor|data[23]~57 (
// Equation(s):
// \my_processor|data[23]~57_combout  = ((\my_regfile|data_readRegA[23]~188_combout  & (\my_regfile|data_readRegA[23]~196_combout  & \my_regfile|data_readRegA[23]~193_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[23]~188_combout ),
	.datab(\my_regfile|data_readRegA[23]~196_combout ),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[23]~193_combout ),
	.cin(gnd),
	.combout(\my_processor|data[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[23]~57 .lut_mask = 16'h8F0F;
defparam \my_processor|data[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[23]~57_combout ,\my_processor|data[22]~56_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add0~30 (
// Equation(s):
// \my_processor|ALUOper|Add0~30_combout  = (\my_processor|dataB[15]~16_combout  & ((\my_processor|dataA[15]~61_combout  & (\my_processor|ALUOper|Add0~29  & VCC)) # (!\my_processor|dataA[15]~61_combout  & (!\my_processor|ALUOper|Add0~29 )))) # 
// (!\my_processor|dataB[15]~16_combout  & ((\my_processor|dataA[15]~61_combout  & (!\my_processor|ALUOper|Add0~29 )) # (!\my_processor|dataA[15]~61_combout  & ((\my_processor|ALUOper|Add0~29 ) # (GND)))))
// \my_processor|ALUOper|Add0~31  = CARRY((\my_processor|dataB[15]~16_combout  & (!\my_processor|dataA[15]~61_combout  & !\my_processor|ALUOper|Add0~29 )) # (!\my_processor|dataB[15]~16_combout  & ((!\my_processor|ALUOper|Add0~29 ) # 
// (!\my_processor|dataA[15]~61_combout ))))

	.dataa(\my_processor|dataB[15]~16_combout ),
	.datab(\my_processor|dataA[15]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~29 ),
	.combout(\my_processor|ALUOper|Add0~30_combout ),
	.cout(\my_processor|ALUOper|Add0~31 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~32 (
// Equation(s):
// \my_processor|ALUOper|Add0~32_combout  = ((\my_processor|dataB[16]~15_combout  $ (\my_processor|dataA[16]~60_combout  $ (!\my_processor|ALUOper|Add0~31 )))) # (GND)
// \my_processor|ALUOper|Add0~33  = CARRY((\my_processor|dataB[16]~15_combout  & ((\my_processor|dataA[16]~60_combout ) # (!\my_processor|ALUOper|Add0~31 ))) # (!\my_processor|dataB[16]~15_combout  & (\my_processor|dataA[16]~60_combout  & 
// !\my_processor|ALUOper|Add0~31 )))

	.dataa(\my_processor|dataB[16]~15_combout ),
	.datab(\my_processor|dataA[16]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~31 ),
	.combout(\my_processor|ALUOper|Add0~32_combout ),
	.cout(\my_processor|ALUOper|Add0~33 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add0~34 (
// Equation(s):
// \my_processor|ALUOper|Add0~34_combout  = (\my_processor|dataB[17]~14_combout  & ((\my_processor|dataA[17]~59_combout  & (\my_processor|ALUOper|Add0~33  & VCC)) # (!\my_processor|dataA[17]~59_combout  & (!\my_processor|ALUOper|Add0~33 )))) # 
// (!\my_processor|dataB[17]~14_combout  & ((\my_processor|dataA[17]~59_combout  & (!\my_processor|ALUOper|Add0~33 )) # (!\my_processor|dataA[17]~59_combout  & ((\my_processor|ALUOper|Add0~33 ) # (GND)))))
// \my_processor|ALUOper|Add0~35  = CARRY((\my_processor|dataB[17]~14_combout  & (!\my_processor|dataA[17]~59_combout  & !\my_processor|ALUOper|Add0~33 )) # (!\my_processor|dataB[17]~14_combout  & ((!\my_processor|ALUOper|Add0~33 ) # 
// (!\my_processor|dataA[17]~59_combout ))))

	.dataa(\my_processor|dataB[17]~14_combout ),
	.datab(\my_processor|dataA[17]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~33 ),
	.combout(\my_processor|ALUOper|Add0~34_combout ),
	.cout(\my_processor|ALUOper|Add0~35 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add0~36 (
// Equation(s):
// \my_processor|ALUOper|Add0~36_combout  = ((\my_processor|dataB[18]~13_combout  $ (\my_processor|dataA[18]~58_combout  $ (!\my_processor|ALUOper|Add0~35 )))) # (GND)
// \my_processor|ALUOper|Add0~37  = CARRY((\my_processor|dataB[18]~13_combout  & ((\my_processor|dataA[18]~58_combout ) # (!\my_processor|ALUOper|Add0~35 ))) # (!\my_processor|dataB[18]~13_combout  & (\my_processor|dataA[18]~58_combout  & 
// !\my_processor|ALUOper|Add0~35 )))

	.dataa(\my_processor|dataB[18]~13_combout ),
	.datab(\my_processor|dataA[18]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~35 ),
	.combout(\my_processor|ALUOper|Add0~36_combout ),
	.cout(\my_processor|ALUOper|Add0~37 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add0~38 (
// Equation(s):
// \my_processor|ALUOper|Add0~38_combout  = (\my_processor|dataA[19]~56_combout  & ((\my_processor|dataB[19]~12_combout  & (\my_processor|ALUOper|Add0~37  & VCC)) # (!\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add0~37 )))) # 
// (!\my_processor|dataA[19]~56_combout  & ((\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add0~37 )) # (!\my_processor|dataB[19]~12_combout  & ((\my_processor|ALUOper|Add0~37 ) # (GND)))))
// \my_processor|ALUOper|Add0~39  = CARRY((\my_processor|dataA[19]~56_combout  & (!\my_processor|dataB[19]~12_combout  & !\my_processor|ALUOper|Add0~37 )) # (!\my_processor|dataA[19]~56_combout  & ((!\my_processor|ALUOper|Add0~37 ) # 
// (!\my_processor|dataB[19]~12_combout ))))

	.dataa(\my_processor|dataA[19]~56_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~37 ),
	.combout(\my_processor|ALUOper|Add0~38_combout ),
	.cout(\my_processor|ALUOper|Add0~39 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add0~40 (
// Equation(s):
// \my_processor|ALUOper|Add0~40_combout  = ((\my_processor|dataB[20]~11_combout  $ (\my_processor|dataA[20]~55_combout  $ (!\my_processor|ALUOper|Add0~39 )))) # (GND)
// \my_processor|ALUOper|Add0~41  = CARRY((\my_processor|dataB[20]~11_combout  & ((\my_processor|dataA[20]~55_combout ) # (!\my_processor|ALUOper|Add0~39 ))) # (!\my_processor|dataB[20]~11_combout  & (\my_processor|dataA[20]~55_combout  & 
// !\my_processor|ALUOper|Add0~39 )))

	.dataa(\my_processor|dataB[20]~11_combout ),
	.datab(\my_processor|dataA[20]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~39 ),
	.combout(\my_processor|ALUOper|Add0~40_combout ),
	.cout(\my_processor|ALUOper|Add0~41 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add0~42 (
// Equation(s):
// \my_processor|ALUOper|Add0~42_combout  = (\my_processor|dataB[21]~10_combout  & ((\my_processor|dataA[21]~54_combout  & (\my_processor|ALUOper|Add0~41  & VCC)) # (!\my_processor|dataA[21]~54_combout  & (!\my_processor|ALUOper|Add0~41 )))) # 
// (!\my_processor|dataB[21]~10_combout  & ((\my_processor|dataA[21]~54_combout  & (!\my_processor|ALUOper|Add0~41 )) # (!\my_processor|dataA[21]~54_combout  & ((\my_processor|ALUOper|Add0~41 ) # (GND)))))
// \my_processor|ALUOper|Add0~43  = CARRY((\my_processor|dataB[21]~10_combout  & (!\my_processor|dataA[21]~54_combout  & !\my_processor|ALUOper|Add0~41 )) # (!\my_processor|dataB[21]~10_combout  & ((!\my_processor|ALUOper|Add0~41 ) # 
// (!\my_processor|dataA[21]~54_combout ))))

	.dataa(\my_processor|dataB[21]~10_combout ),
	.datab(\my_processor|dataA[21]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~41 ),
	.combout(\my_processor|ALUOper|Add0~42_combout ),
	.cout(\my_processor|ALUOper|Add0~43 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add0~44 (
// Equation(s):
// \my_processor|ALUOper|Add0~44_combout  = ((\my_processor|dataB[22]~9_combout  $ (\my_processor|dataA[22]~53_combout  $ (!\my_processor|ALUOper|Add0~43 )))) # (GND)
// \my_processor|ALUOper|Add0~45  = CARRY((\my_processor|dataB[22]~9_combout  & ((\my_processor|dataA[22]~53_combout ) # (!\my_processor|ALUOper|Add0~43 ))) # (!\my_processor|dataB[22]~9_combout  & (\my_processor|dataA[22]~53_combout  & 
// !\my_processor|ALUOper|Add0~43 )))

	.dataa(\my_processor|dataB[22]~9_combout ),
	.datab(\my_processor|dataA[22]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~43 ),
	.combout(\my_processor|ALUOper|Add0~44_combout ),
	.cout(\my_processor|ALUOper|Add0~45 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \my_processor|data_writeReg[19]~143 (
// Equation(s):
// \my_processor|data_writeReg[19]~143_combout  = (\my_processor|aulOper[0]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~143 .lut_mask = 16'hC000;
defparam \my_processor|data_writeReg[19]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[19]~144 (
// Equation(s):
// \my_processor|data_writeReg[19]~144_combout  = (\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[19]~143_combout  & (!\my_processor|data_writeReg[2]~79_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|data_writeReg[19]~143_combout ),
	.datab(\my_processor|data_writeReg[2]~79_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~144 .lut_mask = 16'hF0F2;
defparam \my_processor|data_writeReg[19]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[19]~319 (
// Equation(s):
// \my_processor|data_writeReg[19]~319_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|checker|isLw~0_combout ) # ((\my_processor|data_writeReg[2]~79_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|data_writeReg[2]~79_combout  & !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|data_writeReg[2]~79_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~319 .lut_mask = 16'h88F8;
defparam \my_processor|data_writeReg[19]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[22]~152 (
// Equation(s):
// \my_processor|data_writeReg[22]~152_combout  = (\my_processor|data_writeReg[19]~144_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]) # ((!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[19]~144_combout  
// & (((\my_processor|ALUOper|Add0~44_combout  & \my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|ALUOper|Add0~44_combout ),
	.datac(\my_processor|data_writeReg[19]~144_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~152 .lut_mask = 16'hACF0;
defparam \my_processor|data_writeReg[22]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[22]~153 (
// Equation(s):
// \my_processor|data_writeReg[22]~153_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[22]~152_combout  & ((\my_processor|dataA[31]~44_combout ))) # (!\my_processor|data_writeReg[22]~152_combout  & 
// (\my_processor|data_writeReg[22]~151_combout )))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[22]~152_combout ))))

	.dataa(\my_processor|data_writeReg[22]~151_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[22]~152_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~153 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[22]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_processor|data_writeReg[22]~154 (
// Equation(s):
// \my_processor|data_writeReg[22]~154_combout  = (\my_processor|data_writeReg[22]~153_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~317_combout ),
	.datac(\my_processor|data_writeReg[22]~153_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~154 .lut_mask = 16'hF3F3;
defparam \my_processor|data_writeReg[22]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[22]~154_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~214 (
// Equation(s):
// \my_regfile|data_readRegB[22]~214_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [22] & 
// (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~214 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~213 (
// Equation(s):
// \my_regfile|data_readRegB[22]~213_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [22] & 
// (\my_regfile|bcb|bitcheck[28]~47_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~213 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~215 (
// Equation(s):
// \my_regfile|data_readRegB[22]~215_combout  = (\my_regfile|data_readRegB[22]~214_combout  & (\my_regfile|data_readRegB[22]~213_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.datac(\my_regfile|data_readRegB[22]~214_combout ),
	.datad(\my_regfile|data_readRegB[22]~213_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~215 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~202 (
// Equation(s):
// \my_regfile|data_readRegB[22]~202_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [22]) # ((!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~202 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~203 (
// Equation(s):
// \my_regfile|data_readRegB[22]~203_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [22]) # ((!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~203 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~205 (
// Equation(s):
// \my_regfile|data_readRegB[22]~205_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [22] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [22])))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [22]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~205 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~204 (
// Equation(s):
// \my_regfile|data_readRegB[22]~204_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [22])) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~204 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~206 (
// Equation(s):
// \my_regfile|data_readRegB[22]~206_combout  = (\my_regfile|data_readRegB[22]~202_combout  & (\my_regfile|data_readRegB[22]~203_combout  & (\my_regfile|data_readRegB[22]~205_combout  & \my_regfile|data_readRegB[22]~204_combout )))

	.dataa(\my_regfile|data_readRegB[22]~202_combout ),
	.datab(\my_regfile|data_readRegB[22]~203_combout ),
	.datac(\my_regfile|data_readRegB[22]~205_combout ),
	.datad(\my_regfile|data_readRegB[22]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~206 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~200 (
// Equation(s):
// \my_regfile|data_readRegB[22]~200_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[4].dffei|q [22]) # (\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [22] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [22]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~200 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~198 (
// Equation(s):
// \my_regfile|data_readRegB[22]~198_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [22])) # (!\my_processor|ctrl_readRegB[1]~4_combout ))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [22]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~198 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~197 (
// Equation(s):
// \my_regfile|data_readRegB[22]~197_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~197 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegB[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~196 (
// Equation(s):
// \my_regfile|data_readRegB[22]~196_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [22])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [22])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~196 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegB[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~199 (
// Equation(s):
// \my_regfile|data_readRegB[22]~199_combout  = (\my_regfile|data_readRegB[22]~197_combout  & (\my_regfile|data_readRegB[22]~196_combout  & ((\my_regfile|data_readRegB[22]~198_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[22]~198_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[22]~197_combout ),
	.datad(\my_regfile|data_readRegB[22]~196_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~199 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~201 (
// Equation(s):
// \my_regfile|data_readRegB[22]~201_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [22])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [22] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~201 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~207 (
// Equation(s):
// \my_regfile|data_readRegB[22]~207_combout  = (\my_regfile|data_readRegB[22]~206_combout  & (\my_regfile|data_readRegB[22]~200_combout  & (\my_regfile|data_readRegB[22]~199_combout  & \my_regfile|data_readRegB[22]~201_combout )))

	.dataa(\my_regfile|data_readRegB[22]~206_combout ),
	.datab(\my_regfile|data_readRegB[22]~200_combout ),
	.datac(\my_regfile|data_readRegB[22]~199_combout ),
	.datad(\my_regfile|data_readRegB[22]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~207 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~209 (
// Equation(s):
// \my_regfile|data_readRegB[22]~209_combout  = (\my_regfile|bcb|bitcheck[22]~36_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [22]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|bcb|bitcheck[22]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [22]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~209 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~208 (
// Equation(s):
// \my_regfile|data_readRegB[22]~208_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[19]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [22] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~208 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~210 (
// Equation(s):
// \my_regfile|data_readRegB[22]~210_combout  = (\my_regfile|bcb|bitcheck[24]~40_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [22])) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))) # (!\my_regfile|bcb|bitcheck[24]~40_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~210 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~211 (
// Equation(s):
// \my_regfile|data_readRegB[22]~211_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~211 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~212 (
// Equation(s):
// \my_regfile|data_readRegB[22]~212_combout  = (\my_regfile|data_readRegB[22]~209_combout  & (\my_regfile|data_readRegB[22]~208_combout  & (\my_regfile|data_readRegB[22]~210_combout  & \my_regfile|data_readRegB[22]~211_combout )))

	.dataa(\my_regfile|data_readRegB[22]~209_combout ),
	.datab(\my_regfile|data_readRegB[22]~208_combout ),
	.datac(\my_regfile|data_readRegB[22]~210_combout ),
	.datad(\my_regfile|data_readRegB[22]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~212 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~216 (
// Equation(s):
// \my_regfile|data_readRegB[22]~216_combout  = (\my_regfile|data_readRegB[22]~215_combout  & (\my_regfile|data_readRegB[22]~207_combout  & \my_regfile|data_readRegB[22]~212_combout ))

	.dataa(\my_regfile|data_readRegB[22]~215_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[22]~207_combout ),
	.datad(\my_regfile|data_readRegB[22]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~216 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \my_processor|dataA[22]~91 (
// Equation(s):
// \my_processor|dataA[22]~91_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[22]~218_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[22]~218_combout ),
	.datad(\my_regfile|data_readRegA[31]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[22]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[22]~91 .lut_mask = 16'h3031;
defparam \my_processor|dataA[22]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \my_processor|dataA[22]~53 (
// Equation(s):
// \my_processor|dataA[22]~53_combout  = (\my_processor|dataA[22]~91_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[22]~216_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[22]~216_combout ),
	.datad(\my_processor|dataA[22]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[22]~53 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add1~46 (
// Equation(s):
// \my_processor|ALUOper|Add1~46_combout  = (\my_processor|dataA[23]~52_combout  & ((\my_processor|dataB[23]~8_combout  & (!\my_processor|ALUOper|Add1~45 )) # (!\my_processor|dataB[23]~8_combout  & (\my_processor|ALUOper|Add1~45  & VCC)))) # 
// (!\my_processor|dataA[23]~52_combout  & ((\my_processor|dataB[23]~8_combout  & ((\my_processor|ALUOper|Add1~45 ) # (GND))) # (!\my_processor|dataB[23]~8_combout  & (!\my_processor|ALUOper|Add1~45 ))))
// \my_processor|ALUOper|Add1~47  = CARRY((\my_processor|dataA[23]~52_combout  & (\my_processor|dataB[23]~8_combout  & !\my_processor|ALUOper|Add1~45 )) # (!\my_processor|dataA[23]~52_combout  & ((\my_processor|dataB[23]~8_combout ) # 
// (!\my_processor|ALUOper|Add1~45 ))))

	.dataa(\my_processor|dataA[23]~52_combout ),
	.datab(\my_processor|dataB[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~45 ),
	.combout(\my_processor|ALUOper|Add1~46_combout ),
	.cout(\my_processor|ALUOper|Add1~47 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~46 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add1~48 (
// Equation(s):
// \my_processor|ALUOper|Add1~48_combout  = ((\my_processor|dataB[24]~7_combout  $ (\my_processor|dataA[24]~51_combout  $ (\my_processor|ALUOper|Add1~47 )))) # (GND)
// \my_processor|ALUOper|Add1~49  = CARRY((\my_processor|dataB[24]~7_combout  & (\my_processor|dataA[24]~51_combout  & !\my_processor|ALUOper|Add1~47 )) # (!\my_processor|dataB[24]~7_combout  & ((\my_processor|dataA[24]~51_combout ) # 
// (!\my_processor|ALUOper|Add1~47 ))))

	.dataa(\my_processor|dataB[24]~7_combout ),
	.datab(\my_processor|dataA[24]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~47 ),
	.combout(\my_processor|ALUOper|Add1~48_combout ),
	.cout(\my_processor|ALUOper|Add1~49 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~48 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add1~50 (
// Equation(s):
// \my_processor|ALUOper|Add1~50_combout  = (\my_processor|dataA[25]~50_combout  & ((\my_processor|dataB[25]~6_combout  & (!\my_processor|ALUOper|Add1~49 )) # (!\my_processor|dataB[25]~6_combout  & (\my_processor|ALUOper|Add1~49  & VCC)))) # 
// (!\my_processor|dataA[25]~50_combout  & ((\my_processor|dataB[25]~6_combout  & ((\my_processor|ALUOper|Add1~49 ) # (GND))) # (!\my_processor|dataB[25]~6_combout  & (!\my_processor|ALUOper|Add1~49 ))))
// \my_processor|ALUOper|Add1~51  = CARRY((\my_processor|dataA[25]~50_combout  & (\my_processor|dataB[25]~6_combout  & !\my_processor|ALUOper|Add1~49 )) # (!\my_processor|dataA[25]~50_combout  & ((\my_processor|dataB[25]~6_combout ) # 
// (!\my_processor|ALUOper|Add1~49 ))))

	.dataa(\my_processor|dataA[25]~50_combout ),
	.datab(\my_processor|dataB[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~49 ),
	.combout(\my_processor|ALUOper|Add1~50_combout ),
	.cout(\my_processor|ALUOper|Add1~51 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add1~52 (
// Equation(s):
// \my_processor|ALUOper|Add1~52_combout  = ((\my_processor|dataA[26]~49_combout  $ (\my_processor|dataB[26]~5_combout  $ (\my_processor|ALUOper|Add1~51 )))) # (GND)
// \my_processor|ALUOper|Add1~53  = CARRY((\my_processor|dataA[26]~49_combout  & ((!\my_processor|ALUOper|Add1~51 ) # (!\my_processor|dataB[26]~5_combout ))) # (!\my_processor|dataA[26]~49_combout  & (!\my_processor|dataB[26]~5_combout  & 
// !\my_processor|ALUOper|Add1~51 )))

	.dataa(\my_processor|dataA[26]~49_combout ),
	.datab(\my_processor|dataB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~51 ),
	.combout(\my_processor|ALUOper|Add1~52_combout ),
	.cout(\my_processor|ALUOper|Add1~53 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~52 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add1~54 (
// Equation(s):
// \my_processor|ALUOper|Add1~54_combout  = (\my_processor|dataB[27]~4_combout  & ((\my_processor|dataA[27]~48_combout  & (!\my_processor|ALUOper|Add1~53 )) # (!\my_processor|dataA[27]~48_combout  & ((\my_processor|ALUOper|Add1~53 ) # (GND))))) # 
// (!\my_processor|dataB[27]~4_combout  & ((\my_processor|dataA[27]~48_combout  & (\my_processor|ALUOper|Add1~53  & VCC)) # (!\my_processor|dataA[27]~48_combout  & (!\my_processor|ALUOper|Add1~53 ))))
// \my_processor|ALUOper|Add1~55  = CARRY((\my_processor|dataB[27]~4_combout  & ((!\my_processor|ALUOper|Add1~53 ) # (!\my_processor|dataA[27]~48_combout ))) # (!\my_processor|dataB[27]~4_combout  & (!\my_processor|dataA[27]~48_combout  & 
// !\my_processor|ALUOper|Add1~53 )))

	.dataa(\my_processor|dataB[27]~4_combout ),
	.datab(\my_processor|dataA[27]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~53 ),
	.combout(\my_processor|ALUOper|Add1~54_combout ),
	.cout(\my_processor|ALUOper|Add1~55 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~54 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add1~56 (
// Equation(s):
// \my_processor|ALUOper|Add1~56_combout  = ((\my_processor|dataA[28]~47_combout  $ (\my_processor|dataB[28]~3_combout  $ (\my_processor|ALUOper|Add1~55 )))) # (GND)
// \my_processor|ALUOper|Add1~57  = CARRY((\my_processor|dataA[28]~47_combout  & ((!\my_processor|ALUOper|Add1~55 ) # (!\my_processor|dataB[28]~3_combout ))) # (!\my_processor|dataA[28]~47_combout  & (!\my_processor|dataB[28]~3_combout  & 
// !\my_processor|ALUOper|Add1~55 )))

	.dataa(\my_processor|dataA[28]~47_combout ),
	.datab(\my_processor|dataB[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~55 ),
	.combout(\my_processor|ALUOper|Add1~56_combout ),
	.cout(\my_processor|ALUOper|Add1~57 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~56 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add1~58 (
// Equation(s):
// \my_processor|ALUOper|Add1~58_combout  = (\my_processor|dataB[29]~2_combout  & ((\my_processor|dataA[29]~46_combout  & (!\my_processor|ALUOper|Add1~57 )) # (!\my_processor|dataA[29]~46_combout  & ((\my_processor|ALUOper|Add1~57 ) # (GND))))) # 
// (!\my_processor|dataB[29]~2_combout  & ((\my_processor|dataA[29]~46_combout  & (\my_processor|ALUOper|Add1~57  & VCC)) # (!\my_processor|dataA[29]~46_combout  & (!\my_processor|ALUOper|Add1~57 ))))
// \my_processor|ALUOper|Add1~59  = CARRY((\my_processor|dataB[29]~2_combout  & ((!\my_processor|ALUOper|Add1~57 ) # (!\my_processor|dataA[29]~46_combout ))) # (!\my_processor|dataB[29]~2_combout  & (!\my_processor|dataA[29]~46_combout  & 
// !\my_processor|ALUOper|Add1~57 )))

	.dataa(\my_processor|dataB[29]~2_combout ),
	.datab(\my_processor|dataA[29]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~57 ),
	.combout(\my_processor|ALUOper|Add1~58_combout ),
	.cout(\my_processor|ALUOper|Add1~59 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~58 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \my_processor|data_writeReg[2]~82 (
// Equation(s):
// \my_processor|data_writeReg[2]~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~82 .lut_mask = 16'hF3F0;
defparam \my_processor|data_writeReg[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~8 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[26]~49_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[27]~48_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[27]~48_combout ),
	.datad(\my_processor|dataA[26]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~8 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~74 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~53_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~74 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~72 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~51_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~72 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~75 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~72_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~74_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~75 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~70 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~70_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~70 .lut_mask = 16'h000F;
defparam \my_processor|ALUOper|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~10 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[28]~47_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[29]~46_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[28]~47_combout ),
	.datad(\my_processor|dataA[29]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~10 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \my_processor|data_writeReg[29]~83 (
// Equation(s):
// \my_processor|data_writeReg[29]~83_combout  = (\my_processor|data_writeReg[2]~82_combout  & (!\my_processor|ALUOper|ShiftLeft0~70_combout )) # (!\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|ALUOper|ShiftLeft0~70_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~10_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~70_combout  & (\my_processor|ALUOper|ShiftLeft0~69_combout ))))

	.dataa(\my_processor|data_writeReg[2]~82_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~83 .lut_mask = 16'h7632;
defparam \my_processor|data_writeReg[29]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \my_processor|data_writeReg[29]~84 (
// Equation(s):
// \my_processor|data_writeReg[29]~84_combout  = (\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|data_writeReg[29]~83_combout  & ((\my_processor|ALUOper|ShiftLeft0~75_combout ))) # (!\my_processor|data_writeReg[29]~83_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~8_combout )))) # (!\my_processor|data_writeReg[2]~82_combout  & (((\my_processor|data_writeReg[29]~83_combout ))))

	.dataa(\my_processor|data_writeReg[2]~82_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.datad(\my_processor|data_writeReg[29]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~84 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[29]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~60 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~59_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~60 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~64 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~63_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~40_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~64 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~65 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~64_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~65 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~66 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~65_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~66 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~85 (
// Equation(s):
// \my_processor|data_writeReg[29]~85_combout  = (\my_processor|aulOper[0]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|aulOper[0]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|ALUOper|ShiftLeft0~66_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|data_writeReg[29]~84_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[29]~84_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~85 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[29]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~5 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[30]~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_processor|dataA[29]~46_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[30]~45_combout ),
	.datad(\my_processor|dataA[29]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~5 .lut_mask = 16'h3120;
defparam \my_processor|ALUOper|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~97 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|dataA[31]~44_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~5_combout ) # 
// ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[31]~44_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.datad(\my_processor|dataA[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~97 .lut_mask = 16'hFE50;
defparam \my_processor|ALUOper|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~6 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|dataA[31]~44_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~97_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.datad(\my_processor|dataA[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~6 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \my_processor|data_writeReg[29]~86 (
// Equation(s):
// \my_processor|data_writeReg[29]~86_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[29]~85_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[29]~85_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~6_combout ))))) # (!\my_processor|aulOper[0]~0_combout  & (((\my_processor|data_writeReg[29]~85_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|data_writeReg[29]~85_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~86 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[29]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \my_processor|data_writeReg[29]~88 (
// Equation(s):
// \my_processor|data_writeReg[29]~88_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[2]~81_combout ) # ((\my_processor|data_writeReg[29]~86_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (!\my_processor|data_writeReg[2]~81_combout  & (\my_processor|ALUOper|Add1~58_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|ALUOper|Add1~58_combout ),
	.datad(\my_processor|data_writeReg[29]~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~88 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[29]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~89 (
// Equation(s):
// \my_processor|data_writeReg[29]~89_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataA[29]~46_combout  & ((\my_processor|dataB[29]~2_combout ) # (\my_processor|data_writeReg[29]~88_combout ))) # 
// (!\my_processor|dataA[29]~46_combout  & (\my_processor|dataB[29]~2_combout  & \my_processor|data_writeReg[29]~88_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[29]~88_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataA[29]~46_combout ),
	.datac(\my_processor|dataB[29]~2_combout ),
	.datad(\my_processor|data_writeReg[29]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~89 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[29]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_processor|data_writeReg[29]~90 (
// Equation(s):
// \my_processor|data_writeReg[29]~90_combout  = (\my_processor|data_writeReg[29]~77_combout ) # ((\my_processor|data_writeReg[29]~80_combout ) # ((\my_processor|data_writeReg[29]~89_combout  & \my_processor|data_writeReg[29]~316_combout )))

	.dataa(\my_processor|data_writeReg[29]~77_combout ),
	.datab(\my_processor|data_writeReg[29]~80_combout ),
	.datac(\my_processor|data_writeReg[29]~89_combout ),
	.datad(\my_processor|data_writeReg[29]~316_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~90 .lut_mask = 16'hFEEE;
defparam \my_processor|data_writeReg[29]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \my_processor|data_writeReg[29]~91 (
// Equation(s):
// \my_processor|data_writeReg[29]~91_combout  = (\my_processor|data_writeReg[29]~90_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~317_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~91 .lut_mask = 16'hFF33;
defparam \my_processor|data_writeReg[29]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~91_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~60 (
// Equation(s):
// \my_regfile|data_readRegA[29]~60_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [29]) # (!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [29] & 
// (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [29]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~60 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~57 (
// Equation(s):
// \my_regfile|data_readRegA[29]~57_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [29]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [29]) # ((\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~57 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~59 (
// Equation(s):
// \my_regfile|data_readRegA[29]~59_combout  = (\my_regfile|bca|bitcheck[14]~12_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [29])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|bca|bitcheck[14]~12_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [29]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~59 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~58 (
// Equation(s):
// \my_regfile|data_readRegA[29]~58_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [29])) # (!\my_regfile|bca|bitcheck[11]~11_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [29] & 
// (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [29]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~58 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~61 (
// Equation(s):
// \my_regfile|data_readRegA[29]~61_combout  = (\my_regfile|data_readRegA[29]~60_combout  & (\my_regfile|data_readRegA[29]~57_combout  & (\my_regfile|data_readRegA[29]~59_combout  & \my_regfile|data_readRegA[29]~58_combout )))

	.dataa(\my_regfile|data_readRegA[29]~60_combout ),
	.datab(\my_regfile|data_readRegA[29]~57_combout ),
	.datac(\my_regfile|data_readRegA[29]~59_combout ),
	.datad(\my_regfile|data_readRegA[29]~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~61 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~65 (
// Equation(s):
// \my_regfile|data_readRegA[29]~65_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [29]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [29]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~65 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~62 (
// Equation(s):
// \my_regfile|data_readRegA[29]~62_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [29]) # ((\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [29]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.datac(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~62 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~64 (
// Equation(s):
// \my_regfile|data_readRegA[29]~64_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [29]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [29]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~64 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~63 (
// Equation(s):
// \my_regfile|data_readRegA[29]~63_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [29] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [29] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~63 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~66 (
// Equation(s):
// \my_regfile|data_readRegA[29]~66_combout  = (\my_regfile|data_readRegA[29]~65_combout  & (\my_regfile|data_readRegA[29]~62_combout  & (\my_regfile|data_readRegA[29]~64_combout  & \my_regfile|data_readRegA[29]~63_combout )))

	.dataa(\my_regfile|data_readRegA[29]~65_combout ),
	.datab(\my_regfile|data_readRegA[29]~62_combout ),
	.datac(\my_regfile|data_readRegA[29]~64_combout ),
	.datad(\my_regfile|data_readRegA[29]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~66 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~68 (
// Equation(s):
// \my_regfile|data_readRegA[29]~68_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [29])) # (!\my_regfile|bca|bitcheck[29]~41_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [29]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~68 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~67 (
// Equation(s):
// \my_regfile|data_readRegA[29]~67_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [29])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [29]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~67 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~69 (
// Equation(s):
// \my_regfile|data_readRegA[29]~69_combout  = (\my_regfile|data_readRegA[29]~68_combout  & (\my_regfile|data_readRegA[29]~67_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [29]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|data_readRegA[29]~68_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.datad(\my_regfile|data_readRegA[29]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~69 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~55 (
// Equation(s):
// \my_regfile|data_readRegA[29]~55_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [29]) # (!\my_regfile|bca|bitcheck[7]~22_combout )))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [29]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.datac(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~55 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~54 (
// Equation(s):
// \my_regfile|data_readRegA[29]~54_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [29]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [29]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~54 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~51 (
// Equation(s):
// \my_regfile|data_readRegA[29]~51_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29]) # ((!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.datac(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~51 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~50 (
// Equation(s):
// \my_regfile|data_readRegA[29]~50_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [29]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [29]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~50 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~52 (
// Equation(s):
// \my_regfile|data_readRegA[29]~52_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [29])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [29])))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~52 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegA[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~53 (
// Equation(s):
// \my_regfile|data_readRegA[29]~53_combout  = (\my_regfile|data_readRegA[29]~51_combout  & (\my_regfile|data_readRegA[29]~50_combout  & ((\my_regfile|data_readRegA[29]~52_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[29]~51_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[29]~50_combout ),
	.datad(\my_regfile|data_readRegA[29]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~53 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~56 (
// Equation(s):
// \my_regfile|data_readRegA[29]~56_combout  = (\my_regfile|data_readRegA[29]~55_combout  & (\my_regfile|data_readRegA[29]~54_combout  & \my_regfile|data_readRegA[29]~53_combout ))

	.dataa(\my_regfile|data_readRegA[29]~55_combout ),
	.datab(\my_regfile|data_readRegA[29]~54_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[29]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~56 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~70 (
// Equation(s):
// \my_regfile|data_readRegA[29]~70_combout  = (\my_regfile|data_readRegA[29]~61_combout  & (\my_regfile|data_readRegA[29]~66_combout  & (\my_regfile|data_readRegA[29]~69_combout  & \my_regfile|data_readRegA[29]~56_combout )))

	.dataa(\my_regfile|data_readRegA[29]~61_combout ),
	.datab(\my_regfile|data_readRegA[29]~66_combout ),
	.datac(\my_regfile|data_readRegA[29]~69_combout ),
	.datad(\my_regfile|data_readRegA[29]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~70 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneive_lcell_comb \my_processor|data[29]~63 (
// Equation(s):
// \my_processor|data[29]~63_combout  = (\my_regfile|data_readRegA[29]~70_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[29]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|data[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[29]~63 .lut_mask = 16'hFF33;
defparam \my_processor|data[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[28]~96 (
// Equation(s):
// \my_processor|data_writeReg[28]~96_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[28]~3_combout  & ((\my_processor|dataA[28]~47_combout ) # (\my_processor|data_writeReg[4]~87_combout ))) # 
// (!\my_processor|dataB[28]~3_combout  & (\my_processor|dataA[28]~47_combout  & \my_processor|data_writeReg[4]~87_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[4]~87_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[28]~3_combout ),
	.datac(\my_processor|dataA[28]~47_combout ),
	.datad(\my_processor|data_writeReg[4]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~96 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[28]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~8 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[30]~45_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[28]~47_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[28]~47_combout ),
	.datad(\my_processor|dataA[30]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~8 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~7 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] 
// & ((\my_processor|dataA[29]~46_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[31]~44_combout ),
	.datad(\my_processor|dataA[29]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~7 .lut_mask = 16'hC480;
defparam \my_processor|ALUOper|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~9 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~9_combout  = (\my_processor|ALUOper|ShiftRight0~7_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftRight0~8_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~9 .lut_mask = 16'hFF30;
defparam \my_processor|ALUOper|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~10 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~9_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~10 .lut_mask = 16'hCDC8;
defparam \my_processor|ALUOper|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~68 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[24]~51_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[22]~53_combout ),
	.datad(\my_processor|dataA[24]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~68 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~83 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~68_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~83 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~48 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[25]~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[26]~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|dataA[25]~50_combout ),
	.datad(\my_processor|dataA[26]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~48 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~45 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[27]~48_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[28]~47_combout ))

	.dataa(\my_processor|dataA[28]~47_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|dataA[27]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~45 .lut_mask = 16'hFA0A;
defparam \my_processor|ALUOper|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \my_processor|data_writeReg[28]~92 (
// Equation(s):
// \my_processor|data_writeReg[28]~92_combout  = (\my_processor|ALUOper|ShiftLeft0~70_combout  & ((\my_processor|data_writeReg[2]~82_combout  & (\my_processor|ALUOper|ShiftLeft0~48_combout )) # (!\my_processor|data_writeReg[2]~82_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~45_combout ))))) # (!\my_processor|ALUOper|ShiftLeft0~70_combout  & (\my_processor|data_writeReg[2]~82_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datab(\my_processor|data_writeReg[2]~82_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~92 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \my_processor|data_writeReg[28]~93 (
// Equation(s):
// \my_processor|data_writeReg[28]~93_combout  = (\my_processor|ALUOper|ShiftLeft0~70_combout  & (((\my_processor|data_writeReg[28]~92_combout )))) # (!\my_processor|ALUOper|ShiftLeft0~70_combout  & ((\my_processor|data_writeReg[28]~92_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~86_combout ))) # (!\my_processor|data_writeReg[28]~92_combout  & (\my_processor|ALUOper|ShiftLeft0~83_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.datac(\my_processor|data_writeReg[28]~92_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~93 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~76 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[1]~79_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] 
// & ((\my_processor|dataA[3]~75_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[1]~79_combout ),
	.datad(\my_processor|dataA[3]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~76 .lut_mask = 16'hC480;
defparam \my_processor|ALUOper|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~77 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~77_combout  = (\my_processor|ALUOper|ShiftLeft0~76_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftLeft0~58_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~77 .lut_mask = 16'hCFCC;
defparam \my_processor|ALUOper|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~78 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~32_combout  & (\my_processor|dataA[0]~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|ALUOper|ShiftLeft0~77_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.datac(\my_processor|dataA[0]~81_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~78 .lut_mask = 16'hD580;
defparam \my_processor|ALUOper|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~82 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~78_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftLeft0~81_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~82 .lut_mask = 16'hEE22;
defparam \my_processor|ALUOper|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \my_processor|data_writeReg[28]~94 (
// Equation(s):
// \my_processor|data_writeReg[28]~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|aulOper[0]~0_combout ) # ((\my_processor|ALUOper|ShiftLeft0~82_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (!\my_processor|aulOper[0]~0_combout  & (\my_processor|data_writeReg[28]~93_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|data_writeReg[28]~93_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~94 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[28]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \my_processor|data_writeReg[28]~95 (
// Equation(s):
// \my_processor|data_writeReg[28]~95_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[28]~94_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[28]~94_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~10_combout ))))) # (!\my_processor|aulOper[0]~0_combout  & (((\my_processor|data_writeReg[28]~94_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.datad(\my_processor|data_writeReg[28]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~95 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[28]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[28]~97 (
// Equation(s):
// \my_processor|data_writeReg[28]~97_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[28]~96_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[28]~96_combout  & 
// ((\my_processor|data_writeReg[28]~95_combout ))) # (!\my_processor|data_writeReg[28]~96_combout  & (\my_processor|ALUOper|Add1~56_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[28]~96_combout ),
	.datac(\my_processor|ALUOper|Add1~56_combout ),
	.datad(\my_processor|data_writeReg[28]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~97 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[28]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[28]~98 (
// Equation(s):
// \my_processor|data_writeReg[28]~98_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & ((\my_processor|ALUOper|Add0~56_combout ))) # (!\my_processor|data_writeReg[2]~79_combout  & 
// (\my_processor|data_writeReg[28]~97_combout ))))

	.dataa(\my_processor|data_writeReg[2]~79_combout ),
	.datab(\my_processor|data_writeReg[28]~97_combout ),
	.datac(\my_processor|ALUOper|Add0~56_combout ),
	.datad(\my_processor|data_writeReg[2]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~98 .lut_mask = 16'hE400;
defparam \my_processor|data_writeReg[28]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[28]~99 (
// Equation(s):
// \my_processor|data_writeReg[28]~99_combout  = (\my_processor|data_writeReg[28]~98_combout ) # (((\my_dmem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isLw~combout )) # (!\my_processor|data_writeReg[31]~317_combout ))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[28]~98_combout ),
	.datad(\my_processor|data_writeReg[31]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~99 .lut_mask = 16'hF8FF;
defparam \my_processor|data_writeReg[28]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[28]~99_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~87 (
// Equation(s):
// \my_regfile|data_readRegB[28]~87_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~87 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~88 (
// Equation(s):
// \my_regfile|data_readRegB[28]~88_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~88 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~89 (
// Equation(s):
// \my_regfile|data_readRegB[28]~89_combout  = (\my_regfile|data_readRegB[28]~87_combout  & (\my_regfile|data_readRegB[28]~88_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.datab(\my_regfile|data_readRegB[28]~87_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datad(\my_regfile|data_readRegB[28]~88_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~89 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~70 (
// Equation(s):
// \my_regfile|data_readRegB[28]~70_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~70 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegB[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~69 (
// Equation(s):
// \my_regfile|data_readRegB[28]~69_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [28])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [28])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~69 .lut_mask = 16'hAFCF;
defparam \my_regfile|data_readRegB[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~71 (
// Equation(s):
// \my_regfile|data_readRegB[28]~71_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # (((\my_processor|ctrl_readRegB[1]~4_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~71 .lut_mask = 16'hEAFF;
defparam \my_regfile|data_readRegB[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~72 (
// Equation(s):
// \my_regfile|data_readRegB[28]~72_combout  = (\my_regfile|data_readRegB[28]~71_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[3]~53_combout )))

	.dataa(\my_regfile|bcb|bitcheck[3]~53_combout ),
	.datab(gnd),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[28]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~72 .lut_mask = 16'hF500;
defparam \my_regfile|data_readRegB[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~74 (
// Equation(s):
// \my_regfile|data_readRegB[28]~74_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~74 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~73 (
// Equation(s):
// \my_regfile|data_readRegB[28]~73_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [28]) # ((!\my_regfile|bcb|bitcheck[7]~9_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~73 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegB[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~75 (
// Equation(s):
// \my_regfile|data_readRegB[28]~75_combout  = (\my_regfile|data_readRegB[28]~74_combout  & (\my_regfile|data_readRegB[28]~73_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [28]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|data_readRegB[28]~74_combout ),
	.datab(\my_regfile|data_readRegB[28]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~75 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegB[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~76 (
// Equation(s):
// \my_regfile|data_readRegB[28]~76_combout  = (\my_regfile|data_readRegB[28]~70_combout  & (\my_regfile|data_readRegB[28]~69_combout  & (\my_regfile|data_readRegB[28]~72_combout  & \my_regfile|data_readRegB[28]~75_combout )))

	.dataa(\my_regfile|data_readRegB[28]~70_combout ),
	.datab(\my_regfile|data_readRegB[28]~69_combout ),
	.datac(\my_regfile|data_readRegB[28]~72_combout ),
	.datad(\my_regfile|data_readRegB[28]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~76 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~80 (
// Equation(s):
// \my_regfile|data_readRegB[28]~80_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [28])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [28] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~80 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~77 (
// Equation(s):
// \my_regfile|data_readRegB[28]~77_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [28] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~77 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~79 (
// Equation(s):
// \my_regfile|data_readRegB[28]~79_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [28]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [28]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~79 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~78 (
// Equation(s):
// \my_regfile|data_readRegB[28]~78_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~78 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~81 (
// Equation(s):
// \my_regfile|data_readRegB[28]~81_combout  = (\my_regfile|data_readRegB[28]~80_combout  & (\my_regfile|data_readRegB[28]~77_combout  & (\my_regfile|data_readRegB[28]~79_combout  & \my_regfile|data_readRegB[28]~78_combout )))

	.dataa(\my_regfile|data_readRegB[28]~80_combout ),
	.datab(\my_regfile|data_readRegB[28]~77_combout ),
	.datac(\my_regfile|data_readRegB[28]~79_combout ),
	.datad(\my_regfile|data_readRegB[28]~78_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~81 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~82 (
// Equation(s):
// \my_regfile|data_readRegB[28]~82_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [28]) # ((!\my_regfile|bcb|bitcheck[19]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [28] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~82 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~83 (
// Equation(s):
// \my_regfile|data_readRegB[28]~83_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [28])))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [28] & ((\my_regfile|bcb|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [28]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~83 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~84 (
// Equation(s):
// \my_regfile|data_readRegB[28]~84_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [28]) # ((!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [28] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~84 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~85 (
// Equation(s):
// \my_regfile|data_readRegB[28]~85_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [28] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~85 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~86 (
// Equation(s):
// \my_regfile|data_readRegB[28]~86_combout  = (\my_regfile|data_readRegB[28]~82_combout  & (\my_regfile|data_readRegB[28]~83_combout  & (\my_regfile|data_readRegB[28]~84_combout  & \my_regfile|data_readRegB[28]~85_combout )))

	.dataa(\my_regfile|data_readRegB[28]~82_combout ),
	.datab(\my_regfile|data_readRegB[28]~83_combout ),
	.datac(\my_regfile|data_readRegB[28]~84_combout ),
	.datad(\my_regfile|data_readRegB[28]~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~86 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~90 (
// Equation(s):
// \my_regfile|data_readRegB[28]~90_combout  = (\my_regfile|data_readRegB[28]~89_combout  & (\my_regfile|data_readRegB[28]~76_combout  & (\my_regfile|data_readRegB[28]~81_combout  & \my_regfile|data_readRegB[28]~86_combout )))

	.dataa(\my_regfile|data_readRegB[28]~89_combout ),
	.datab(\my_regfile|data_readRegB[28]~76_combout ),
	.datac(\my_regfile|data_readRegB[28]~81_combout ),
	.datad(\my_regfile|data_readRegB[28]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~90 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~91 (
// Equation(s):
// \my_regfile|data_readRegA[28]~91_combout  = (\my_regfile|data_readRegA[28]~90_combout  & (\my_regfile|data_readRegA[28]~82_combout  & \my_regfile|data_readRegA[28]~87_combout ))

	.dataa(\my_regfile|data_readRegA[28]~90_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[28]~82_combout ),
	.datad(\my_regfile|data_readRegA[28]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~91 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[28]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \my_processor|dataA[28]~85 (
// Equation(s):
// \my_processor|dataA[28]~85_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[28]~91_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[28]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[28]~85 .lut_mask = 16'h3301;
defparam \my_processor|dataA[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \my_processor|dataA[28]~47 (
// Equation(s):
// \my_processor|dataA[28]~47_combout  = (\my_processor|dataA[28]~85_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[28]~90_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[28]~90_combout ),
	.datad(\my_processor|dataA[28]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[28]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[28]~47 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[28]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~15 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[28]~47_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[26]~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[28]~47_combout ),
	.datad(\my_processor|dataA[26]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~15 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~19 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[27]~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[25]~50_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[27]~48_combout ),
	.datad(\my_processor|dataA[25]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~19 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~20 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~19_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~20 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~35 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[23]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[21]~54_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[23]~52_combout ),
	.datad(\my_processor|dataA[21]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~35 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~36 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~35_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~36 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~37 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~36_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~37 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_processor|data_writeReg[9]~197 (
// Equation(s):
// \my_processor|data_writeReg[9]~197_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|checker|isAddi~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [2])

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~197 .lut_mask = 16'hF3FB;
defparam \my_processor|data_writeReg[9]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \my_processor|data_writeReg[9]~198 (
// Equation(s):
// \my_processor|data_writeReg[9]~198_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_processor|checker|isAddi~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a 
// [10]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|checker|isAddi~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~198 .lut_mask = 16'h0C08;
defparam \my_processor|data_writeReg[9]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \my_processor|data_writeReg[9]~320 (
// Equation(s):
// \my_processor|data_writeReg[9]~320_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~320 .lut_mask = 16'h6A66;
defparam \my_processor|data_writeReg[9]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[13]~211 (
// Equation(s):
// \my_processor|data_writeReg[13]~211_combout  = (\my_processor|data_writeReg[9]~198_combout  & ((\my_processor|ALUOper|ShiftRight0~6_combout ) # ((\my_processor|data_writeReg[9]~320_combout )))) # (!\my_processor|data_writeReg[9]~198_combout  & 
// (((!\my_processor|data_writeReg[9]~320_combout  & \my_processor|ALUOper|ShiftLeft0~66_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.datab(\my_processor|data_writeReg[9]~198_combout ),
	.datac(\my_processor|data_writeReg[9]~320_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~211 .lut_mask = 16'hCBC8;
defparam \my_processor|data_writeReg[13]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~54 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~53_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~54 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~64 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[16]~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[14]~62_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[14]~62_combout ),
	.datac(\my_processor|dataA[16]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~64 .lut_mask = 16'hE4E4;
defparam \my_processor|ALUOper|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~67 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[13]~63_combout )))

	.dataa(\my_processor|dataA[15]~61_combout ),
	.datab(\my_processor|dataA[13]~63_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~67 .lut_mask = 16'hACAC;
defparam \my_processor|ALUOper|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~68 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~67_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~68 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~69 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~54_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~68_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~69 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \my_processor|data_writeReg[13]~212 (
// Equation(s):
// \my_processor|data_writeReg[13]~212_combout  = (\my_processor|data_writeReg[9]~197_combout  & (((\my_processor|data_writeReg[13]~211_combout )))) # (!\my_processor|data_writeReg[9]~197_combout  & ((\my_processor|data_writeReg[13]~211_combout  & 
// (\my_processor|ALUOper|ShiftRight0~37_combout )) # (!\my_processor|data_writeReg[13]~211_combout  & ((\my_processor|ALUOper|ShiftRight0~69_combout )))))

	.dataa(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.datab(\my_processor|data_writeReg[9]~197_combout ),
	.datac(\my_processor|data_writeReg[13]~211_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~212 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[13]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \my_processor|data_writeReg[13]~213 (
// Equation(s):
// \my_processor|data_writeReg[13]~213_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[4]~87_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[4]~87_combout  & 
// ((\my_processor|data_writeReg[13]~212_combout ))) # (!\my_processor|data_writeReg[4]~87_combout  & (\my_processor|ALUOper|Add1~26_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[4]~87_combout ),
	.datac(\my_processor|ALUOper|Add1~26_combout ),
	.datad(\my_processor|data_writeReg[13]~212_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~213 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[13]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \my_processor|data_writeReg[13]~214 (
// Equation(s):
// \my_processor|data_writeReg[13]~214_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataA[13]~63_combout  & ((\my_processor|dataB[13]~18_combout ) # (\my_processor|data_writeReg[13]~213_combout ))) # 
// (!\my_processor|dataA[13]~63_combout  & (\my_processor|dataB[13]~18_combout  & \my_processor|data_writeReg[13]~213_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[13]~213_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataA[13]~63_combout ),
	.datac(\my_processor|dataB[13]~18_combout ),
	.datad(\my_processor|data_writeReg[13]~213_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~214 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[13]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \my_processor|data_writeReg[13]~215 (
// Equation(s):
// \my_processor|data_writeReg[13]~215_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & (\my_processor|ALUOper|Add0~26_combout )) # (!\my_processor|data_writeReg[2]~79_combout  & 
// ((\my_processor|data_writeReg[13]~214_combout )))))

	.dataa(\my_processor|data_writeReg[2]~79_combout ),
	.datab(\my_processor|ALUOper|Add0~26_combout ),
	.datac(\my_processor|data_writeReg[13]~214_combout ),
	.datad(\my_processor|data_writeReg[2]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~215 .lut_mask = 16'hD800;
defparam \my_processor|data_writeReg[13]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \my_processor|data_writeReg[13]~216 (
// Equation(s):
// \my_processor|data_writeReg[13]~216_combout  = ((\my_processor|data_writeReg[13]~215_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [13] & \my_processor|checker|isLw~combout ))) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[13]~215_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~216 .lut_mask = 16'hFF8F;
defparam \my_processor|data_writeReg[13]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[13]~216_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~403 (
// Equation(s):
// \my_regfile|data_readRegB[13]~403_combout  = (\my_regfile|bcb|bitcheck[29]~50_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [13] & ((\my_regfile|bcb|bitcheck[30]~49_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [13])))) # 
// (!\my_regfile|bcb|bitcheck[29]~50_combout  & ((\my_regfile|bcb|bitcheck[30]~49_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [13]))))

	.dataa(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datab(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~403 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[13]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~402 (
// Equation(s):
// \my_regfile|data_readRegB[13]~402_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~402 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~404 (
// Equation(s):
// \my_regfile|data_readRegB[13]~404_combout  = (\my_regfile|data_readRegB[13]~403_combout  & (\my_regfile|data_readRegB[13]~402_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.datac(\my_regfile|data_readRegB[13]~403_combout ),
	.datad(\my_regfile|data_readRegB[13]~402_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~404 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[13]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~400 (
// Equation(s):
// \my_regfile|data_readRegB[13]~400_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~400 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~398 (
// Equation(s):
// \my_regfile|data_readRegB[13]~398_combout  = (\my_regfile|bcb|bitcheck[22]~36_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [13]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|bcb|bitcheck[22]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [13]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~398 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[13]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~397 (
// Equation(s):
// \my_regfile|data_readRegB[13]~397_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[19]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~397 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~399 (
// Equation(s):
// \my_regfile|data_readRegB[13]~399_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [13]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [13]) # ((\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~399 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[13]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~401 (
// Equation(s):
// \my_regfile|data_readRegB[13]~401_combout  = (\my_regfile|data_readRegB[13]~400_combout  & (\my_regfile|data_readRegB[13]~398_combout  & (\my_regfile|data_readRegB[13]~397_combout  & \my_regfile|data_readRegB[13]~399_combout )))

	.dataa(\my_regfile|data_readRegB[13]~400_combout ),
	.datab(\my_regfile|data_readRegB[13]~398_combout ),
	.datac(\my_regfile|data_readRegB[13]~397_combout ),
	.datad(\my_regfile|data_readRegB[13]~399_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~401 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~389 (
// Equation(s):
// \my_regfile|data_readRegB[13]~389_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [13]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [13]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~389 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~385 (
// Equation(s):
// \my_regfile|data_readRegB[13]~385_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [13]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [13]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~385 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~387 (
// Equation(s):
// \my_regfile|data_readRegB[13]~387_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [13])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [13]))))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~387 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~386 (
// Equation(s):
// \my_regfile|data_readRegB[13]~386_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [13]) # ((!\my_regfile|bcb|bitcheck[5]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.datac(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~386 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~388 (
// Equation(s):
// \my_regfile|data_readRegB[13]~388_combout  = (\my_regfile|data_readRegB[13]~385_combout  & (\my_regfile|data_readRegB[13]~386_combout  & ((\my_regfile|data_readRegB[13]~387_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[13]~385_combout ),
	.datac(\my_regfile|data_readRegB[13]~387_combout ),
	.datad(\my_regfile|data_readRegB[13]~386_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~388 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~392 (
// Equation(s):
// \my_regfile|data_readRegB[13]~392_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~392 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~393 (
// Equation(s):
// \my_regfile|data_readRegB[13]~393_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [13]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [13]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~393 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[13]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~391 (
// Equation(s):
// \my_regfile|data_readRegB[13]~391_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~391 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~394 (
// Equation(s):
// \my_regfile|data_readRegB[13]~394_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[15]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~394 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[13]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~395 (
// Equation(s):
// \my_regfile|data_readRegB[13]~395_combout  = (\my_regfile|data_readRegB[13]~392_combout  & (\my_regfile|data_readRegB[13]~393_combout  & (\my_regfile|data_readRegB[13]~391_combout  & \my_regfile|data_readRegB[13]~394_combout )))

	.dataa(\my_regfile|data_readRegB[13]~392_combout ),
	.datab(\my_regfile|data_readRegB[13]~393_combout ),
	.datac(\my_regfile|data_readRegB[13]~391_combout ),
	.datad(\my_regfile|data_readRegB[13]~394_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~395 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~390 (
// Equation(s):
// \my_regfile|data_readRegB[13]~390_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [13])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [13] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~390 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~396 (
// Equation(s):
// \my_regfile|data_readRegB[13]~396_combout  = (\my_regfile|data_readRegB[13]~389_combout  & (\my_regfile|data_readRegB[13]~388_combout  & (\my_regfile|data_readRegB[13]~395_combout  & \my_regfile|data_readRegB[13]~390_combout )))

	.dataa(\my_regfile|data_readRegB[13]~389_combout ),
	.datab(\my_regfile|data_readRegB[13]~388_combout ),
	.datac(\my_regfile|data_readRegB[13]~395_combout ),
	.datad(\my_regfile|data_readRegB[13]~390_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~396 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~405 (
// Equation(s):
// \my_regfile|data_readRegB[13]~405_combout  = (\my_regfile|data_readRegB[13]~404_combout  & (\my_regfile|data_readRegB[13]~401_combout  & \my_regfile|data_readRegB[13]~396_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[13]~404_combout ),
	.datac(\my_regfile|data_readRegB[13]~401_combout ),
	.datad(\my_regfile|data_readRegB[13]~396_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~405 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[13]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~407 (
// Equation(s):
// \my_regfile|data_readRegA[13]~407_combout  = (\my_regfile|data_readRegA[13]~406_combout  & (\my_regfile|data_readRegA[13]~398_combout  & \my_regfile|data_readRegA[13]~403_combout ))

	.dataa(\my_regfile|data_readRegA[13]~406_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~398_combout ),
	.datad(\my_regfile|data_readRegA[13]~403_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~407 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[13]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_processor|dataA[13]~99 (
// Equation(s):
// \my_processor|dataA[13]~99_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[13]~407_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[13]~407_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[13]~99 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_processor|dataA[13]~63 (
// Equation(s):
// \my_processor|dataA[13]~63_combout  = (\my_processor|dataA[13]~99_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[13]~405_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[13]~405_combout ),
	.datad(\my_processor|dataA[13]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[13]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[13]~63 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[13]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~28 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[13]~63_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~61_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[15]~61_combout ),
	.datad(\my_processor|dataA[13]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~28 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~84 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~28_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~71_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~84 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~86 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~84_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~85_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~86 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \my_processor|data_writeReg[20]~162 (
// Equation(s):
// \my_processor|data_writeReg[20]~162_combout  = (\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[19]~138_combout ) # ((\my_processor|ALUOper|ShiftLeft0~81_combout )))) # (!\my_processor|data_writeReg[19]~137_combout  & 
// (!\my_processor|data_writeReg[19]~138_combout  & ((\my_processor|ALUOper|ShiftLeft0~86_combout ))))

	.dataa(\my_processor|data_writeReg[19]~137_combout ),
	.datab(\my_processor|data_writeReg[19]~138_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~162 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[20]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~39 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|ALUOper|ShiftRight0~9_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~39 .lut_mask = 16'hD080;
defparam \my_processor|ALUOper|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~40 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~55_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[22]~53_combout ),
	.datad(\my_processor|dataA[20]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~40 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~41 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~35_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~40_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~41 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~24 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~23_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~24 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~42 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~24_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~41_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~42 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~43 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~43_combout  = (\my_processor|ALUOper|ShiftRight0~39_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftRight0~42_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~43 .lut_mask = 16'hAFAA;
defparam \my_processor|ALUOper|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~103 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~103_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~78_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~103 .lut_mask = 16'h5500;
defparam \my_processor|ALUOper|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \my_processor|data_writeReg[20]~163 (
// Equation(s):
// \my_processor|data_writeReg[20]~163_combout  = (\my_processor|data_writeReg[19]~138_combout  & ((\my_processor|data_writeReg[20]~162_combout  & (\my_processor|ALUOper|ShiftRight0~43_combout )) # (!\my_processor|data_writeReg[20]~162_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~103_combout ))))) # (!\my_processor|data_writeReg[19]~138_combout  & (\my_processor|data_writeReg[20]~162_combout ))

	.dataa(\my_processor|data_writeReg[19]~138_combout ),
	.datab(\my_processor|data_writeReg[20]~162_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~163 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[20]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[20]~165 (
// Equation(s):
// \my_processor|data_writeReg[20]~165_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[20]~164_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[20]~164_combout  & 
// ((\my_processor|data_writeReg[20]~163_combout ))) # (!\my_processor|data_writeReg[20]~164_combout  & (\my_processor|ALUOper|Add1~40_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[20]~164_combout ),
	.datac(\my_processor|ALUOper|Add1~40_combout ),
	.datad(\my_processor|data_writeReg[20]~163_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~165 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[20]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \my_processor|data[20]~54 (
// Equation(s):
// \my_processor|data[20]~54_combout  = (\my_regfile|data_readRegA[20]~260_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~719_combout ),
	.datad(\my_regfile|data_readRegA[20]~260_combout ),
	.cin(gnd),
	.combout(\my_processor|data[20]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[20]~54 .lut_mask = 16'hFF0F;
defparam \my_processor|data[20]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~231 (
// Equation(s):
// \my_regfile|data_readRegA[21]~231_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [21]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [21]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~231 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~233 (
// Equation(s):
// \my_regfile|data_readRegA[21]~233_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [21]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [21]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~233 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~234 (
// Equation(s):
// \my_regfile|data_readRegA[21]~234_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [21]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [21]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~234 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~232 (
// Equation(s):
// \my_regfile|data_readRegA[21]~232_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [21]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [21]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~232 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~235 (
// Equation(s):
// \my_regfile|data_readRegA[21]~235_combout  = (\my_regfile|data_readRegA[21]~231_combout  & (\my_regfile|data_readRegA[21]~233_combout  & (\my_regfile|data_readRegA[21]~234_combout  & \my_regfile|data_readRegA[21]~232_combout )))

	.dataa(\my_regfile|data_readRegA[21]~231_combout ),
	.datab(\my_regfile|data_readRegA[21]~233_combout ),
	.datac(\my_regfile|data_readRegA[21]~234_combout ),
	.datad(\my_regfile|data_readRegA[21]~232_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~235 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~226 (
// Equation(s):
// \my_regfile|data_readRegA[21]~226_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [21])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [21] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [21]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~226 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~227 (
// Equation(s):
// \my_regfile|data_readRegA[21]~227_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [21])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [21]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~227 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~228 (
// Equation(s):
// \my_regfile|data_readRegA[21]~228_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [21]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [21])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~228 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~229 (
// Equation(s):
// \my_regfile|data_readRegA[21]~229_combout  = (\my_regfile|data_readRegA[21]~226_combout  & (\my_regfile|data_readRegA[21]~227_combout  & ((\my_regfile|data_readRegA[21]~228_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[21]~226_combout ),
	.datac(\my_regfile|data_readRegA[21]~227_combout ),
	.datad(\my_regfile|data_readRegA[21]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~229 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~220 (
// Equation(s):
// \my_regfile|data_readRegA[21]~220_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [21]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [21]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~220 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~221 (
// Equation(s):
// \my_regfile|data_readRegA[21]~221_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [21]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [21]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~221 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~224 (
// Equation(s):
// \my_regfile|data_readRegA[21]~224_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [21]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [21]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~224 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~223 (
// Equation(s):
// \my_regfile|data_readRegA[21]~223_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [21] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~223 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~222 (
// Equation(s):
// \my_regfile|data_readRegA[21]~222_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [21]) # (\my_regfile|bca|bitcheck[12]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [21]) # (\my_regfile|bca|bitcheck[12]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~222 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~225 (
// Equation(s):
// \my_regfile|data_readRegA[21]~225_combout  = (\my_regfile|data_readRegA[21]~221_combout  & (\my_regfile|data_readRegA[21]~224_combout  & (\my_regfile|data_readRegA[21]~223_combout  & \my_regfile|data_readRegA[21]~222_combout )))

	.dataa(\my_regfile|data_readRegA[21]~221_combout ),
	.datab(\my_regfile|data_readRegA[21]~224_combout ),
	.datac(\my_regfile|data_readRegA[21]~223_combout ),
	.datad(\my_regfile|data_readRegA[21]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~225 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~219 (
// Equation(s):
// \my_regfile|data_readRegA[21]~219_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [21])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [21])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~219 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~230 (
// Equation(s):
// \my_regfile|data_readRegA[21]~230_combout  = (\my_regfile|data_readRegA[21]~229_combout  & (\my_regfile|data_readRegA[21]~220_combout  & (\my_regfile|data_readRegA[21]~225_combout  & \my_regfile|data_readRegA[21]~219_combout )))

	.dataa(\my_regfile|data_readRegA[21]~229_combout ),
	.datab(\my_regfile|data_readRegA[21]~220_combout ),
	.datac(\my_regfile|data_readRegA[21]~225_combout ),
	.datad(\my_regfile|data_readRegA[21]~219_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~230 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
cycloneive_lcell_comb \my_processor|data[21]~55 (
// Equation(s):
// \my_processor|data[21]~55_combout  = ((\my_regfile|data_readRegA[21]~235_combout  & (\my_regfile|data_readRegA[21]~238_combout  & \my_regfile|data_readRegA[21]~230_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[21]~235_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[21]~238_combout ),
	.datad(\my_regfile|data_readRegA[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|data[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[21]~55 .lut_mask = 16'hB333;
defparam \my_processor|data[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[21]~55_combout ,\my_processor|data[20]~54_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[20]~166 (
// Equation(s):
// \my_processor|data_writeReg[20]~166_combout  = (\my_processor|data_writeReg[19]~144_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [20]) # (!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[19]~144_combout  
// & (\my_processor|ALUOper|Add0~40_combout  & ((\my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_processor|ALUOper|Add0~40_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|data_writeReg[19]~144_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~166 .lut_mask = 16'hCAF0;
defparam \my_processor|data_writeReg[20]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[20]~167 (
// Equation(s):
// \my_processor|data_writeReg[20]~167_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[20]~166_combout  & ((\my_processor|dataA[31]~44_combout ))) # (!\my_processor|data_writeReg[20]~166_combout  & 
// (\my_processor|data_writeReg[20]~165_combout )))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[20]~166_combout ))))

	.dataa(\my_processor|data_writeReg[20]~165_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[20]~166_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~167 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[20]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[20]~168 (
// Equation(s):
// \my_processor|data_writeReg[20]~168_combout  = (\my_processor|data_writeReg[20]~167_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[20]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~168 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[20]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~258 (
// Equation(s):
// \my_regfile|data_readRegA[20]~258_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [20] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[29]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~258 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~257 (
// Equation(s):
// \my_regfile|data_readRegA[20]~257_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [20])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [20]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~257 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[20]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~259 (
// Equation(s):
// \my_regfile|data_readRegA[20]~259_combout  = (\my_regfile|data_readRegA[20]~258_combout  & (\my_regfile|data_readRegA[20]~257_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [20]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|data_readRegA[20]~258_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.datad(\my_regfile|data_readRegA[20]~257_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~259 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[20]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~247 (
// Equation(s):
// \my_regfile|data_readRegA[20]~247_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [20] & ((\my_regfile|bca|bitcheck[10]~6_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [20])))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|bca|bitcheck[10]~6_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~247 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~249 (
// Equation(s):
// \my_regfile|data_readRegA[20]~249_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [20] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [20])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [20] & 
// (\my_regfile|bca|bitcheck[14]~12_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [20]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~249 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~250 (
// Equation(s):
// \my_regfile|data_readRegA[20]~250_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [20]) # (!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [20]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~250 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~248 (
// Equation(s):
// \my_regfile|data_readRegA[20]~248_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [20] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [20])) # (!\my_regfile|bca|bitcheck[11]~11_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [20] & 
// (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [20]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~248 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~251 (
// Equation(s):
// \my_regfile|data_readRegA[20]~251_combout  = (\my_regfile|data_readRegA[20]~247_combout  & (\my_regfile|data_readRegA[20]~249_combout  & (\my_regfile|data_readRegA[20]~250_combout  & \my_regfile|data_readRegA[20]~248_combout )))

	.dataa(\my_regfile|data_readRegA[20]~247_combout ),
	.datab(\my_regfile|data_readRegA[20]~249_combout ),
	.datac(\my_regfile|data_readRegA[20]~250_combout ),
	.datad(\my_regfile|data_readRegA[20]~248_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~251 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~252 (
// Equation(s):
// \my_regfile|data_readRegA[20]~252_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [20])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [20]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~252 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~253 (
// Equation(s):
// \my_regfile|data_readRegA[20]~253_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [20]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [20]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~253 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~255 (
// Equation(s):
// \my_regfile|data_readRegA[20]~255_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [20])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [20]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~255 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[20]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~254 (
// Equation(s):
// \my_regfile|data_readRegA[20]~254_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [20] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [20])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~254 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~256 (
// Equation(s):
// \my_regfile|data_readRegA[20]~256_combout  = (\my_regfile|data_readRegA[20]~252_combout  & (\my_regfile|data_readRegA[20]~253_combout  & (\my_regfile|data_readRegA[20]~255_combout  & \my_regfile|data_readRegA[20]~254_combout )))

	.dataa(\my_regfile|data_readRegA[20]~252_combout ),
	.datab(\my_regfile|data_readRegA[20]~253_combout ),
	.datac(\my_regfile|data_readRegA[20]~255_combout ),
	.datad(\my_regfile|data_readRegA[20]~254_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~256 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~242 (
// Equation(s):
// \my_regfile|data_readRegA[20]~242_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [20]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [20])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~242 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~240 (
// Equation(s):
// \my_regfile|data_readRegA[20]~240_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [20]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [20]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~240 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~241 (
// Equation(s):
// \my_regfile|data_readRegA[20]~241_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [20]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [20])) # (!\my_regfile|bca|bitcheck[5]~4_combout )))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~241 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~243 (
// Equation(s):
// \my_regfile|data_readRegA[20]~243_combout  = (\my_regfile|data_readRegA[20]~240_combout  & (\my_regfile|data_readRegA[20]~241_combout  & ((\my_regfile|data_readRegA[20]~242_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~242_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[20]~240_combout ),
	.datad(\my_regfile|data_readRegA[20]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~243 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~244 (
// Equation(s):
// \my_regfile|data_readRegA[20]~244_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [20] & (((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [20] & 
// (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~244 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~245 (
// Equation(s):
// \my_regfile|data_readRegA[20]~245_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [20])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [20]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~245 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~246 (
// Equation(s):
// \my_regfile|data_readRegA[20]~246_combout  = (\my_regfile|data_readRegA[20]~243_combout  & (\my_regfile|data_readRegA[20]~244_combout  & \my_regfile|data_readRegA[20]~245_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[20]~243_combout ),
	.datac(\my_regfile|data_readRegA[20]~244_combout ),
	.datad(\my_regfile|data_readRegA[20]~245_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~246 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~260 (
// Equation(s):
// \my_regfile|data_readRegA[20]~260_combout  = (\my_regfile|data_readRegA[20]~259_combout  & (\my_regfile|data_readRegA[20]~251_combout  & (\my_regfile|data_readRegA[20]~256_combout  & \my_regfile|data_readRegA[20]~246_combout )))

	.dataa(\my_regfile|data_readRegA[20]~259_combout ),
	.datab(\my_regfile|data_readRegA[20]~251_combout ),
	.datac(\my_regfile|data_readRegA[20]~256_combout ),
	.datad(\my_regfile|data_readRegA[20]~246_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~260 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \my_processor|dataA[20]~93 (
// Equation(s):
// \my_processor|dataA[20]~93_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[20]~260_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[20]~260_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[20]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[20]~93 .lut_mask = 16'h3301;
defparam \my_processor|dataA[20]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \my_processor|dataA[20]~55 (
// Equation(s):
// \my_processor|dataA[20]~55_combout  = (\my_processor|dataA[20]~93_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[20]~258_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|dataA[20]~93_combout ),
	.datad(\my_regfile|data_readRegB[20]~258_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[20]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[20]~55 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[20]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~38 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~97_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~37_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~38 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \my_processor|data_writeReg[21]~155 (
// Equation(s):
// \my_processor|data_writeReg[21]~155_combout  = (\my_processor|data_writeReg[19]~137_combout  & (\my_processor|data_writeReg[19]~138_combout )) # (!\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[19]~138_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~102_combout ))) # (!\my_processor|data_writeReg[19]~138_combout  & (\my_processor|ALUOper|ShiftLeft0~75_combout ))))

	.dataa(\my_processor|data_writeReg[19]~137_combout ),
	.datab(\my_processor|data_writeReg[19]~138_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~155 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[21]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \my_processor|data_writeReg[21]~156 (
// Equation(s):
// \my_processor|data_writeReg[21]~156_combout  = (\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[21]~155_combout  & ((\my_processor|ALUOper|ShiftRight0~38_combout ))) # (!\my_processor|data_writeReg[21]~155_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~65_combout )))) # (!\my_processor|data_writeReg[19]~137_combout  & (((\my_processor|data_writeReg[21]~155_combout ))))

	.dataa(\my_processor|data_writeReg[19]~137_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.datad(\my_processor|data_writeReg[21]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~156 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[21]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \my_processor|data_writeReg[21]~157 (
// Equation(s):
// \my_processor|data_writeReg[21]~157_combout  = (\my_processor|data_writeReg[4]~87_combout  & (((\my_processor|data_writeReg[2]~81_combout ) # (\my_processor|data_writeReg[21]~156_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (\my_processor|ALUOper|Add1~42_combout  & (!\my_processor|data_writeReg[2]~81_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|ALUOper|Add1~42_combout ),
	.datac(\my_processor|data_writeReg[2]~81_combout ),
	.datad(\my_processor|data_writeReg[21]~156_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~157 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[21]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \my_processor|data_writeReg[21]~158 (
// Equation(s):
// \my_processor|data_writeReg[21]~158_combout  = (\my_processor|dataA[21]~54_combout  & ((\my_processor|data_writeReg[21]~157_combout ) # ((\my_processor|dataB[21]~10_combout  & \my_processor|data_writeReg[2]~81_combout )))) # 
// (!\my_processor|dataA[21]~54_combout  & (\my_processor|data_writeReg[21]~157_combout  & ((\my_processor|dataB[21]~10_combout ) # (!\my_processor|data_writeReg[2]~81_combout ))))

	.dataa(\my_processor|dataA[21]~54_combout ),
	.datab(\my_processor|dataB[21]~10_combout ),
	.datac(\my_processor|data_writeReg[2]~81_combout ),
	.datad(\my_processor|data_writeReg[21]~157_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~158 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[21]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \my_processor|data_writeReg[21]~159 (
// Equation(s):
// \my_processor|data_writeReg[21]~159_combout  = (\my_processor|data_writeReg[19]~319_combout  & ((\my_processor|data_writeReg[19]~144_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|data_writeReg[19]~144_combout  & 
// (\my_processor|ALUOper|Add0~42_combout )))) # (!\my_processor|data_writeReg[19]~319_combout  & (((\my_processor|data_writeReg[19]~144_combout ))))

	.dataa(\my_processor|ALUOper|Add0~42_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|data_writeReg[19]~319_combout ),
	.datad(\my_processor|data_writeReg[19]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~159 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[21]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \my_processor|data_writeReg[21]~160 (
// Equation(s):
// \my_processor|data_writeReg[21]~160_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[21]~159_combout  & ((\my_processor|dataA[31]~44_combout ))) # (!\my_processor|data_writeReg[21]~159_combout  & 
// (\my_processor|data_writeReg[21]~158_combout )))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[21]~159_combout ))))

	.dataa(\my_processor|data_writeReg[21]~158_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[21]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~160 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[21]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \my_processor|data_writeReg[21]~161 (
// Equation(s):
// \my_processor|data_writeReg[21]~161_combout  = (\my_processor|data_writeReg[21]~160_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[21]~160_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~161 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[21]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~237 (
// Equation(s):
// \my_regfile|data_readRegA[21]~237_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [21] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [21])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [21]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~237 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~236 (
// Equation(s):
// \my_regfile|data_readRegA[21]~236_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [21]) # (!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [21]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.datac(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~236 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~238 (
// Equation(s):
// \my_regfile|data_readRegA[21]~238_combout  = (\my_regfile|data_readRegA[21]~237_combout  & (\my_regfile|data_readRegA[21]~236_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [21]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|data_readRegA[21]~237_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.datad(\my_regfile|data_readRegA[21]~236_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~238 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~239 (
// Equation(s):
// \my_regfile|data_readRegA[21]~239_combout  = (\my_regfile|data_readRegA[21]~238_combout  & (\my_regfile|data_readRegA[21]~235_combout  & \my_regfile|data_readRegA[21]~230_combout ))

	.dataa(\my_regfile|data_readRegA[21]~238_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[21]~235_combout ),
	.datad(\my_regfile|data_readRegA[21]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~239 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N2
cycloneive_lcell_comb \my_processor|dataA[21]~92 (
// Equation(s):
// \my_processor|dataA[21]~92_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[21]~239_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[21]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[21]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[21]~92 .lut_mask = 16'h5501;
defparam \my_processor|dataA[21]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
cycloneive_lcell_comb \my_processor|dataA[21]~54 (
// Equation(s):
// \my_processor|dataA[21]~54_combout  = (\my_processor|dataA[21]~92_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[21]~237_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|dataA[21]~92_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[21]~237_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[21]~54 .lut_mask = 16'hFCDC;
defparam \my_processor|dataA[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~15 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~54_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[23]~52_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[21]~54_combout ),
	.datad(\my_processor|dataA[23]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~15 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~16 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~14_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~15_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~16 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~17 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~16_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~17 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \my_processor|data_writeReg[23]~139 (
// Equation(s):
// \my_processor|data_writeReg[23]~139_combout  = (\my_processor|data_writeReg[19]~137_combout  & (((\my_processor|data_writeReg[19]~138_combout )))) # (!\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[19]~138_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~100_combout ))) # (!\my_processor|data_writeReg[19]~138_combout  & (\my_processor|ALUOper|ShiftLeft0~17_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.datab(\my_processor|data_writeReg[19]~137_combout ),
	.datac(\my_processor|data_writeReg[19]~138_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~139 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[23]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~29 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~27_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~28_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~29 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~30 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~29_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~30 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~11 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[29]~46_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[27]~48_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[27]~48_combout ),
	.datad(\my_processor|dataA[29]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~11 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~12 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~11_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~12 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~29 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~28_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~29 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~30 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~29_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~30 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \my_processor|data_writeReg[23]~140 (
// Equation(s):
// \my_processor|data_writeReg[23]~140_combout  = (\my_processor|data_writeReg[23]~139_combout  & (((\my_processor|ALUOper|ShiftRight0~30_combout )) # (!\my_processor|data_writeReg[19]~137_combout ))) # (!\my_processor|data_writeReg[23]~139_combout  & 
// (\my_processor|data_writeReg[19]~137_combout  & (\my_processor|ALUOper|ShiftLeft0~30_combout )))

	.dataa(\my_processor|data_writeReg[23]~139_combout ),
	.datab(\my_processor|data_writeReg[19]~137_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~140 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[23]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \my_processor|data_writeReg[23]~141 (
// Equation(s):
// \my_processor|data_writeReg[23]~141_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[2]~81_combout ) # ((\my_processor|data_writeReg[23]~140_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|ALUOper|Add1~46_combout ))))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|data_writeReg[23]~140_combout ),
	.datad(\my_processor|ALUOper|Add1~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~141 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[23]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \my_processor|data_writeReg[23]~142 (
// Equation(s):
// \my_processor|data_writeReg[23]~142_combout  = (\my_processor|dataA[23]~52_combout  & ((\my_processor|data_writeReg[23]~141_combout ) # ((\my_processor|data_writeReg[2]~81_combout  & \my_processor|dataB[23]~8_combout )))) # 
// (!\my_processor|dataA[23]~52_combout  & (\my_processor|data_writeReg[23]~141_combout  & ((\my_processor|dataB[23]~8_combout ) # (!\my_processor|data_writeReg[2]~81_combout ))))

	.dataa(\my_processor|dataA[23]~52_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|dataB[23]~8_combout ),
	.datad(\my_processor|data_writeReg[23]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~142 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[23]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add0~46 (
// Equation(s):
// \my_processor|ALUOper|Add0~46_combout  = (\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~52_combout  & (\my_processor|ALUOper|Add0~45  & VCC)) # (!\my_processor|dataA[23]~52_combout  & (!\my_processor|ALUOper|Add0~45 )))) # 
// (!\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~52_combout  & (!\my_processor|ALUOper|Add0~45 )) # (!\my_processor|dataA[23]~52_combout  & ((\my_processor|ALUOper|Add0~45 ) # (GND)))))
// \my_processor|ALUOper|Add0~47  = CARRY((\my_processor|dataB[23]~8_combout  & (!\my_processor|dataA[23]~52_combout  & !\my_processor|ALUOper|Add0~45 )) # (!\my_processor|dataB[23]~8_combout  & ((!\my_processor|ALUOper|Add0~45 ) # 
// (!\my_processor|dataA[23]~52_combout ))))

	.dataa(\my_processor|dataB[23]~8_combout ),
	.datab(\my_processor|dataA[23]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~45 ),
	.combout(\my_processor|ALUOper|Add0~46_combout ),
	.cout(\my_processor|ALUOper|Add0~47 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[23]~145 (
// Equation(s):
// \my_processor|data_writeReg[23]~145_combout  = (\my_processor|data_writeReg[19]~144_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]) # ((!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[19]~144_combout  
// & (((\my_processor|ALUOper|Add0~46_combout  & \my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|ALUOper|Add0~46_combout ),
	.datac(\my_processor|data_writeReg[19]~144_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~145 .lut_mask = 16'hACF0;
defparam \my_processor|data_writeReg[23]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[23]~146 (
// Equation(s):
// \my_processor|data_writeReg[23]~146_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[23]~145_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[23]~145_combout  & 
// ((\my_processor|data_writeReg[23]~142_combout ))))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[23]~145_combout ))))

	.dataa(\my_processor|data_writeReg[29]~316_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|data_writeReg[23]~142_combout ),
	.datad(\my_processor|data_writeReg[23]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~146 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[23]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_processor|data_writeReg[23]~147 (
// Equation(s):
// \my_processor|data_writeReg[23]~147_combout  = (\my_processor|data_writeReg[23]~146_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[23]~146_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~147 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[23]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~189 (
// Equation(s):
// \my_regfile|data_readRegA[23]~189_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [23] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~189 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[23]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~191 (
// Equation(s):
// \my_regfile|data_readRegA[23]~191_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [23]) # ((!\my_regfile|bca|bitcheck[23]~32_combout )))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [23]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~191 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[23]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~192 (
// Equation(s):
// \my_regfile|data_readRegA[23]~192_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [23])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [23]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~192 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[23]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~190 (
// Equation(s):
// \my_regfile|data_readRegA[23]~190_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & (((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [23])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [23] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.datac(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~190 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~193 (
// Equation(s):
// \my_regfile|data_readRegA[23]~193_combout  = (\my_regfile|data_readRegA[23]~189_combout  & (\my_regfile|data_readRegA[23]~191_combout  & (\my_regfile|data_readRegA[23]~192_combout  & \my_regfile|data_readRegA[23]~190_combout )))

	.dataa(\my_regfile|data_readRegA[23]~189_combout ),
	.datab(\my_regfile|data_readRegA[23]~191_combout ),
	.datac(\my_regfile|data_readRegA[23]~192_combout ),
	.datad(\my_regfile|data_readRegA[23]~190_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~193 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~197 (
// Equation(s):
// \my_regfile|data_readRegA[23]~197_combout  = (\my_regfile|data_readRegA[23]~193_combout  & (\my_regfile|data_readRegA[23]~196_combout  & \my_regfile|data_readRegA[23]~188_combout ))

	.dataa(\my_regfile|data_readRegA[23]~193_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[23]~196_combout ),
	.datad(\my_regfile|data_readRegA[23]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~197 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \my_processor|dataA[23]~90 (
// Equation(s):
// \my_processor|dataA[23]~90_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[23]~197_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[23]~197_combout ),
	.datad(\my_regfile|data_readRegA[31]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[23]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[23]~90 .lut_mask = 16'h3031;
defparam \my_processor|dataA[23]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \my_processor|dataA[23]~52 (
// Equation(s):
// \my_processor|dataA[23]~52_combout  = (\my_processor|dataA[23]~90_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[23]~195_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[23]~90_combout ),
	.datad(\my_regfile|data_readRegB[23]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[23]~52 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~67 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~67_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[23]~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|dataA[25]~50_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[25]~50_combout ),
	.datad(\my_processor|dataA[23]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~67 .lut_mask = 16'h3210;
defparam \my_processor|ALUOper|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~69 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~69_combout  = (\my_processor|ALUOper|ShiftLeft0~67_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftLeft0~68_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~69 .lut_mask = 16'hFCF0;
defparam \my_processor|ALUOper|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~94 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~64_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~72_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~94 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[25]~121 (
// Equation(s):
// \my_processor|data_writeReg[25]~121_combout  = (\my_processor|data_writeReg[1]~35_combout  & (!\my_processor|data_writeReg[4]~102_combout  & (\my_processor|ALUOper|ShiftLeft0~69_combout ))) # (!\my_processor|data_writeReg[1]~35_combout  & 
// ((\my_processor|data_writeReg[4]~102_combout ) # ((\my_processor|ALUOper|ShiftLeft0~94_combout ))))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|data_writeReg[4]~102_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~121 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[25]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[25]~122 (
// Equation(s):
// \my_processor|data_writeReg[25]~122_combout  = (\my_processor|data_writeReg[4]~102_combout  & ((\my_processor|data_writeReg[25]~121_combout  & (\my_processor|ALUOper|ShiftLeft0~96_combout )) # (!\my_processor|data_writeReg[25]~121_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~74_combout ))))) # (!\my_processor|data_writeReg[4]~102_combout  & (((\my_processor|data_writeReg[25]~121_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.datab(\my_processor|data_writeReg[4]~102_combout ),
	.datac(\my_processor|data_writeReg[25]~121_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~122 .lut_mask = 16'hBCB0;
defparam \my_processor|data_writeReg[25]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \my_processor|data_writeReg[2]~106 (
// Equation(s):
// \my_processor|data_writeReg[2]~106_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~106 .lut_mask = 16'h8088;
defparam \my_processor|data_writeReg[2]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~4 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[31]~44_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_processor|dataA[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~4 .lut_mask = 16'hCC00;
defparam \my_processor|ALUOper|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~21 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~4_combout ) # ((\my_processor|ALUOper|ShiftRight0~5_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|ALUOper|ShiftRight0~20_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~21 .lut_mask = 16'hFAD8;
defparam \my_processor|ALUOper|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~22 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|dataA[31]~44_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~21_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.datad(\my_processor|dataA[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~22 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[25]~123 (
// Equation(s):
// \my_processor|data_writeReg[25]~123_combout  = (\my_processor|data_writeReg[2]~105_combout  & (\my_processor|data_writeReg[2]~106_combout )) # (!\my_processor|data_writeReg[2]~105_combout  & ((\my_processor|data_writeReg[2]~106_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~22_combout ))) # (!\my_processor|data_writeReg[2]~106_combout  & (\my_processor|ALUOper|Add1~50_combout ))))

	.dataa(\my_processor|data_writeReg[2]~105_combout ),
	.datab(\my_processor|data_writeReg[2]~106_combout ),
	.datac(\my_processor|ALUOper|Add1~50_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~123 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[25]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[25]~124 (
// Equation(s):
// \my_processor|data_writeReg[25]~124_combout  = (\my_processor|data_writeReg[2]~105_combout  & ((\my_processor|data_writeReg[25]~123_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[25]~123_combout  & 
// ((\my_processor|data_writeReg[25]~122_combout ))))) # (!\my_processor|data_writeReg[2]~105_combout  & (((\my_processor|data_writeReg[25]~123_combout ))))

	.dataa(\my_processor|data_writeReg[2]~105_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|data_writeReg[25]~122_combout ),
	.datad(\my_processor|data_writeReg[25]~123_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~124 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[25]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add0~48 (
// Equation(s):
// \my_processor|ALUOper|Add0~48_combout  = ((\my_processor|dataA[24]~51_combout  $ (\my_processor|dataB[24]~7_combout  $ (!\my_processor|ALUOper|Add0~47 )))) # (GND)
// \my_processor|ALUOper|Add0~49  = CARRY((\my_processor|dataA[24]~51_combout  & ((\my_processor|dataB[24]~7_combout ) # (!\my_processor|ALUOper|Add0~47 ))) # (!\my_processor|dataA[24]~51_combout  & (\my_processor|dataB[24]~7_combout  & 
// !\my_processor|ALUOper|Add0~47 )))

	.dataa(\my_processor|dataA[24]~51_combout ),
	.datab(\my_processor|dataB[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~47 ),
	.combout(\my_processor|ALUOper|Add0~48_combout ),
	.cout(\my_processor|ALUOper|Add0~49 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add0~50 (
// Equation(s):
// \my_processor|ALUOper|Add0~50_combout  = (\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~50_combout  & (\my_processor|ALUOper|Add0~49  & VCC)) # (!\my_processor|dataA[25]~50_combout  & (!\my_processor|ALUOper|Add0~49 )))) # 
// (!\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~50_combout  & (!\my_processor|ALUOper|Add0~49 )) # (!\my_processor|dataA[25]~50_combout  & ((\my_processor|ALUOper|Add0~49 ) # (GND)))))
// \my_processor|ALUOper|Add0~51  = CARRY((\my_processor|dataB[25]~6_combout  & (!\my_processor|dataA[25]~50_combout  & !\my_processor|ALUOper|Add0~49 )) # (!\my_processor|dataB[25]~6_combout  & ((!\my_processor|ALUOper|Add0~49 ) # 
// (!\my_processor|dataA[25]~50_combout ))))

	.dataa(\my_processor|dataB[25]~6_combout ),
	.datab(\my_processor|dataA[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~49 ),
	.combout(\my_processor|ALUOper|Add0~50_combout ),
	.cout(\my_processor|ALUOper|Add0~51 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[25]~125 (
// Equation(s):
// \my_processor|data_writeReg[25]~125_combout  = (\my_processor|data_writeReg[2]~100_combout  & (\my_processor|data_writeReg[2]~101_combout )) # (!\my_processor|data_writeReg[2]~100_combout  & ((\my_processor|data_writeReg[2]~101_combout  & 
// ((\my_processor|ALUOper|Add0~50_combout ))) # (!\my_processor|data_writeReg[2]~101_combout  & (\my_processor|data_writeReg[25]~124_combout ))))

	.dataa(\my_processor|data_writeReg[2]~100_combout ),
	.datab(\my_processor|data_writeReg[2]~101_combout ),
	.datac(\my_processor|data_writeReg[25]~124_combout ),
	.datad(\my_processor|ALUOper|Add0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~125 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[25]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[25]~126 (
// Equation(s):
// \my_processor|data_writeReg[25]~126_combout  = (\my_processor|data_writeReg[2]~100_combout  & ((\my_processor|dataA[25]~50_combout  & ((\my_processor|dataB[25]~6_combout ) # (\my_processor|data_writeReg[25]~125_combout ))) # 
// (!\my_processor|dataA[25]~50_combout  & (\my_processor|dataB[25]~6_combout  & \my_processor|data_writeReg[25]~125_combout )))) # (!\my_processor|data_writeReg[2]~100_combout  & (((\my_processor|data_writeReg[25]~125_combout ))))

	.dataa(\my_processor|data_writeReg[2]~100_combout ),
	.datab(\my_processor|dataA[25]~50_combout ),
	.datac(\my_processor|dataB[25]~6_combout ),
	.datad(\my_processor|data_writeReg[25]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~126 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[25]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[25]~127 (
// Equation(s):
// \my_processor|data_writeReg[25]~127_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|data_writeReg[25]~126_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[25]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~127 .lut_mask = 16'hA3A0;
defparam \my_processor|data_writeReg[25]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[25]~128 (
// Equation(s):
// \my_processor|data_writeReg[25]~128_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[25]~127_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~70_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~70_combout ),
	.datad(\my_processor|data_writeReg[25]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~128 .lut_mask = 16'hFFAB;
defparam \my_processor|data_writeReg[25]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[25]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~135 (
// Equation(s):
// \my_regfile|data_readRegB[25]~135_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [25]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [25])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~135 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~134 (
// Equation(s):
// \my_regfile|data_readRegB[25]~134_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [25])) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~134 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~133 (
// Equation(s):
// \my_regfile|data_readRegB[25]~133_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [25])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [25])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~133 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegB[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~136 (
// Equation(s):
// \my_regfile|data_readRegB[25]~136_combout  = (\my_regfile|data_readRegB[25]~134_combout  & (\my_regfile|data_readRegB[25]~133_combout  & ((\my_regfile|data_readRegB[25]~135_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[25]~135_combout ),
	.datac(\my_regfile|data_readRegB[25]~134_combout ),
	.datad(\my_regfile|data_readRegB[25]~133_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~136 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~138 (
// Equation(s):
// \my_regfile|data_readRegB[25]~138_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [25])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [25] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~138 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~137 (
// Equation(s):
// \my_regfile|data_readRegB[25]~137_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [25]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [25]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~137 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~139 (
// Equation(s):
// \my_regfile|data_readRegB[25]~139_combout  = (\my_regfile|data_readRegB[25]~136_combout  & (\my_regfile|data_readRegB[25]~138_combout  & \my_regfile|data_readRegB[25]~137_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[25]~136_combout ),
	.datac(\my_regfile|data_readRegB[25]~138_combout ),
	.datad(\my_regfile|data_readRegB[25]~137_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~139 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~146 (
// Equation(s):
// \my_regfile|data_readRegB[25]~146_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [25]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [25]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~146 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~145 (
// Equation(s):
// \my_regfile|data_readRegB[25]~145_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [25] & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [25])))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [25]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~145 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~147 (
// Equation(s):
// \my_regfile|data_readRegB[25]~147_combout  = (\my_regfile|bcb|bitcheck[24]~40_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|bcb|bitcheck[24]~40_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~147 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~148 (
// Equation(s):
// \my_regfile|data_readRegB[25]~148_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [25] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~148 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~149 (
// Equation(s):
// \my_regfile|data_readRegB[25]~149_combout  = (\my_regfile|data_readRegB[25]~146_combout  & (\my_regfile|data_readRegB[25]~145_combout  & (\my_regfile|data_readRegB[25]~147_combout  & \my_regfile|data_readRegB[25]~148_combout )))

	.dataa(\my_regfile|data_readRegB[25]~146_combout ),
	.datab(\my_regfile|data_readRegB[25]~145_combout ),
	.datac(\my_regfile|data_readRegB[25]~147_combout ),
	.datad(\my_regfile|data_readRegB[25]~148_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~149 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~140 (
// Equation(s):
// \my_regfile|data_readRegB[25]~140_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [25] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~140 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~141 (
// Equation(s):
// \my_regfile|data_readRegB[25]~141_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [25]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [25]) # ((\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~141 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~142 (
// Equation(s):
// \my_regfile|data_readRegB[25]~142_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [25] & 
// (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~142 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~143 (
// Equation(s):
// \my_regfile|data_readRegB[25]~143_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [25] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [25])))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [25]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~143 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~144 (
// Equation(s):
// \my_regfile|data_readRegB[25]~144_combout  = (\my_regfile|data_readRegB[25]~140_combout  & (\my_regfile|data_readRegB[25]~141_combout  & (\my_regfile|data_readRegB[25]~142_combout  & \my_regfile|data_readRegB[25]~143_combout )))

	.dataa(\my_regfile|data_readRegB[25]~140_combout ),
	.datab(\my_regfile|data_readRegB[25]~141_combout ),
	.datac(\my_regfile|data_readRegB[25]~142_combout ),
	.datad(\my_regfile|data_readRegB[25]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~144 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~151 (
// Equation(s):
// \my_regfile|data_readRegB[25]~151_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [25] & 
// (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~151 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~150 (
// Equation(s):
// \my_regfile|data_readRegB[25]~150_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~150 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~152 (
// Equation(s):
// \my_regfile|data_readRegB[25]~152_combout  = (\my_regfile|data_readRegB[25]~151_combout  & (\my_regfile|data_readRegB[25]~150_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.datac(\my_regfile|data_readRegB[25]~151_combout ),
	.datad(\my_regfile|data_readRegB[25]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~152 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~153 (
// Equation(s):
// \my_regfile|data_readRegB[25]~153_combout  = (\my_regfile|data_readRegB[25]~139_combout  & (\my_regfile|data_readRegB[25]~149_combout  & (\my_regfile|data_readRegB[25]~144_combout  & \my_regfile|data_readRegB[25]~152_combout )))

	.dataa(\my_regfile|data_readRegB[25]~139_combout ),
	.datab(\my_regfile|data_readRegB[25]~149_combout ),
	.datac(\my_regfile|data_readRegB[25]~144_combout ),
	.datad(\my_regfile|data_readRegB[25]~152_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~153 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneive_lcell_comb \my_processor|dataB[25]~6 (
// Equation(s):
// \my_processor|dataB[25]~6_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[25]~153_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[25]~153_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[25]~6 .lut_mask = 16'hF3D1;
defparam \my_processor|dataB[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add0~52 (
// Equation(s):
// \my_processor|ALUOper|Add0~52_combout  = ((\my_processor|dataB[26]~5_combout  $ (\my_processor|dataA[26]~49_combout  $ (!\my_processor|ALUOper|Add0~51 )))) # (GND)
// \my_processor|ALUOper|Add0~53  = CARRY((\my_processor|dataB[26]~5_combout  & ((\my_processor|dataA[26]~49_combout ) # (!\my_processor|ALUOper|Add0~51 ))) # (!\my_processor|dataB[26]~5_combout  & (\my_processor|dataA[26]~49_combout  & 
// !\my_processor|ALUOper|Add0~51 )))

	.dataa(\my_processor|dataB[26]~5_combout ),
	.datab(\my_processor|dataA[26]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~51 ),
	.combout(\my_processor|ALUOper|Add0~52_combout ),
	.cout(\my_processor|ALUOper|Add0~53 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~7 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[24]~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[25]~50_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[24]~51_combout ),
	.datad(\my_processor|dataA[25]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~7 .lut_mask = 16'hC480;
defparam \my_processor|ALUOper|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~9 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~9_combout  = (\my_processor|ALUOper|ShiftLeft0~7_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftLeft0~8_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~9 .lut_mask = 16'hF3F0;
defparam \my_processor|ALUOper|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~87 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~13_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~87 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \my_processor|data_writeReg[27]~103 (
// Equation(s):
// \my_processor|data_writeReg[27]~103_combout  = (\my_processor|data_writeReg[4]~102_combout  & (!\my_processor|data_writeReg[1]~35_combout )) # (!\my_processor|data_writeReg[4]~102_combout  & ((\my_processor|data_writeReg[1]~35_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~9_combout )) # (!\my_processor|data_writeReg[1]~35_combout  & ((\my_processor|ALUOper|ShiftLeft0~87_combout )))))

	.dataa(\my_processor|data_writeReg[4]~102_combout ),
	.datab(\my_processor|data_writeReg[1]~35_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~103 .lut_mask = 16'h7362;
defparam \my_processor|data_writeReg[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~90 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~89_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~88_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~90 .lut_mask = 16'h7250;
defparam \my_processor|ALUOper|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \my_processor|data_writeReg[27]~104 (
// Equation(s):
// \my_processor|data_writeReg[27]~104_combout  = (\my_processor|data_writeReg[4]~102_combout  & ((\my_processor|data_writeReg[27]~103_combout  & ((\my_processor|ALUOper|ShiftLeft0~90_combout ))) # (!\my_processor|data_writeReg[27]~103_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~16_combout )))) # (!\my_processor|data_writeReg[4]~102_combout  & (((\my_processor|data_writeReg[27]~103_combout ))))

	.dataa(\my_processor|data_writeReg[4]~102_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.datac(\my_processor|data_writeReg[27]~103_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~104 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~13 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~12_combout )))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~13 .lut_mask = 16'hABA8;
defparam \my_processor|ALUOper|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \my_processor|data_writeReg[27]~107 (
// Equation(s):
// \my_processor|data_writeReg[27]~107_combout  = (\my_processor|data_writeReg[2]~106_combout  & ((\my_processor|data_writeReg[2]~105_combout ) # ((\my_processor|ALUOper|ShiftRight0~13_combout )))) # (!\my_processor|data_writeReg[2]~106_combout  & 
// (!\my_processor|data_writeReg[2]~105_combout  & ((\my_processor|ALUOper|Add1~54_combout ))))

	.dataa(\my_processor|data_writeReg[2]~106_combout ),
	.datab(\my_processor|data_writeReg[2]~105_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.datad(\my_processor|ALUOper|Add1~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~107 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \my_processor|data_writeReg[27]~108 (
// Equation(s):
// \my_processor|data_writeReg[27]~108_combout  = (\my_processor|data_writeReg[2]~105_combout  & ((\my_processor|data_writeReg[27]~107_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[27]~107_combout  & 
// ((\my_processor|data_writeReg[27]~104_combout ))))) # (!\my_processor|data_writeReg[2]~105_combout  & (((\my_processor|data_writeReg[27]~107_combout ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|data_writeReg[2]~105_combout ),
	.datac(\my_processor|data_writeReg[27]~104_combout ),
	.datad(\my_processor|data_writeReg[27]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~108 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \my_processor|data_writeReg[27]~109 (
// Equation(s):
// \my_processor|data_writeReg[27]~109_combout  = (\my_processor|data_writeReg[2]~101_combout  & ((\my_processor|data_writeReg[2]~100_combout ) # ((\my_processor|ALUOper|Add0~54_combout )))) # (!\my_processor|data_writeReg[2]~101_combout  & 
// (!\my_processor|data_writeReg[2]~100_combout  & ((\my_processor|data_writeReg[27]~108_combout ))))

	.dataa(\my_processor|data_writeReg[2]~101_combout ),
	.datab(\my_processor|data_writeReg[2]~100_combout ),
	.datac(\my_processor|ALUOper|Add0~54_combout ),
	.datad(\my_processor|data_writeReg[27]~108_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~109 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \my_processor|data_writeReg[27]~110 (
// Equation(s):
// \my_processor|data_writeReg[27]~110_combout  = (\my_processor|dataA[27]~48_combout  & ((\my_processor|data_writeReg[27]~109_combout ) # ((\my_processor|data_writeReg[2]~100_combout  & \my_processor|dataB[27]~4_combout )))) # 
// (!\my_processor|dataA[27]~48_combout  & (\my_processor|data_writeReg[27]~109_combout  & ((\my_processor|dataB[27]~4_combout ) # (!\my_processor|data_writeReg[2]~100_combout ))))

	.dataa(\my_processor|dataA[27]~48_combout ),
	.datab(\my_processor|data_writeReg[2]~100_combout ),
	.datac(\my_processor|dataB[27]~4_combout ),
	.datad(\my_processor|data_writeReg[27]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~110 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \my_processor|data_writeReg[27]~111 (
// Equation(s):
// \my_processor|data_writeReg[27]~111_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[27]~110_combout  & 
// !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|data_writeReg[27]~110_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~111 .lut_mask = 16'h88D8;
defparam \my_processor|data_writeReg[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \my_processor|data_writeReg[27]~112 (
// Equation(s):
// \my_processor|data_writeReg[27]~112_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[27]~111_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~70_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[31]~70_combout ),
	.datad(\my_processor|data_writeReg[27]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~112 .lut_mask = 16'hFFCD;
defparam \my_processor|data_writeReg[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~112_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~112_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~107 (
// Equation(s):
// \my_regfile|data_readRegA[27]~107_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [27]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [27]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~107 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~104 (
// Equation(s):
// \my_regfile|data_readRegA[27]~104_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [27]) # (!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [27] & 
// (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [27]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~104 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~105 (
// Equation(s):
// \my_regfile|data_readRegA[27]~105_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [27])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [27] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~105 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~106 (
// Equation(s):
// \my_regfile|data_readRegA[27]~106_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [27])) # (!\my_regfile|bca|bitcheck[23]~32_combout ))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [27]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~106 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~108 (
// Equation(s):
// \my_regfile|data_readRegA[27]~108_combout  = (\my_regfile|data_readRegA[27]~107_combout  & (\my_regfile|data_readRegA[27]~104_combout  & (\my_regfile|data_readRegA[27]~105_combout  & \my_regfile|data_readRegA[27]~106_combout )))

	.dataa(\my_regfile|data_readRegA[27]~107_combout ),
	.datab(\my_regfile|data_readRegA[27]~104_combout ),
	.datac(\my_regfile|data_readRegA[27]~105_combout ),
	.datad(\my_regfile|data_readRegA[27]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~108 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \my_processor|data[27]~61 (
// Equation(s):
// \my_processor|data[27]~61_combout  = ((\my_regfile|data_readRegA[27]~108_combout  & (\my_regfile|data_readRegA[27]~103_combout  & \my_regfile|data_readRegA[27]~111_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[27]~108_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[27]~103_combout ),
	.datad(\my_regfile|data_readRegA[27]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|data[27]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[27]~61 .lut_mask = 16'hB333;
defparam \my_processor|data[27]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[26]~117 (
// Equation(s):
// \my_processor|data_writeReg[26]~117_combout  = (\my_processor|dataA[26]~49_combout  & ((\my_processor|data_writeReg[2]~101_combout ) # ((\my_processor|data_writeReg[2]~100_combout  & \my_processor|dataB[26]~5_combout )))) # 
// (!\my_processor|dataA[26]~49_combout  & (\my_processor|data_writeReg[2]~101_combout  & ((\my_processor|dataB[26]~5_combout ) # (!\my_processor|data_writeReg[2]~100_combout ))))

	.dataa(\my_processor|dataA[26]~49_combout ),
	.datab(\my_processor|data_writeReg[2]~101_combout ),
	.datac(\my_processor|data_writeReg[2]~100_combout ),
	.datad(\my_processor|dataB[26]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~117 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~16 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~15_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~16 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~14 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~32_combout  & (\my_processor|dataA[30]~45_combout )) # (!\my_processor|ALUOper|ShiftLeft0~32_combout  & 
// ((\my_processor|dataA[31]~44_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.datac(\my_processor|dataA[30]~45_combout ),
	.datad(\my_processor|dataA[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~14 .lut_mask = 16'hA280;
defparam \my_processor|ALUOper|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~17 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~17_combout  = (\my_processor|ALUOper|ShiftRight0~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftRight0~16_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~17 .lut_mask = 16'hF4F4;
defparam \my_processor|ALUOper|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~18 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|dataA[31]~44_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~17_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~18 .lut_mask = 16'hCCAA;
defparam \my_processor|ALUOper|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~47 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[23]~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[24]~51_combout )))))

	.dataa(\my_processor|dataA[23]~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|dataA[24]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~47 .lut_mask = 16'h8C80;
defparam \my_processor|ALUOper|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~49 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~49_combout  = (\my_processor|ALUOper|ShiftLeft0~47_combout ) # ((\my_processor|ALUOper|ShiftLeft0~48_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~49 .lut_mask = 16'hFF22;
defparam \my_processor|ALUOper|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \my_processor|data_writeReg[26]~113 (
// Equation(s):
// \my_processor|data_writeReg[26]~113_combout  = (\my_processor|data_writeReg[4]~102_combout  & (((\my_processor|ALUOper|ShiftLeft0~54_combout )) # (!\my_processor|data_writeReg[1]~35_combout ))) # (!\my_processor|data_writeReg[4]~102_combout  & 
// (\my_processor|data_writeReg[1]~35_combout  & ((\my_processor|ALUOper|ShiftLeft0~49_combout ))))

	.dataa(\my_processor|data_writeReg[4]~102_combout ),
	.datab(\my_processor|data_writeReg[1]~35_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~113 .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~92 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~39_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~92 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~93 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~34_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~92_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~93 .lut_mask = 16'h7520;
defparam \my_processor|ALUOper|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[26]~114 (
// Equation(s):
// \my_processor|data_writeReg[26]~114_combout  = (\my_processor|data_writeReg[26]~113_combout  & (((\my_processor|ALUOper|ShiftLeft0~93_combout ) # (\my_processor|data_writeReg[1]~35_combout )))) # (!\my_processor|data_writeReg[26]~113_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~91_combout  & ((!\my_processor|data_writeReg[1]~35_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.datab(\my_processor|data_writeReg[26]~113_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.datad(\my_processor|data_writeReg[1]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~114 .lut_mask = 16'hCCE2;
defparam \my_processor|data_writeReg[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \my_processor|data_writeReg[26]~115 (
// Equation(s):
// \my_processor|data_writeReg[26]~115_combout  = (\my_processor|data_writeReg[2]~105_combout  & ((\my_processor|data_writeReg[2]~106_combout ) # ((\my_processor|data_writeReg[26]~114_combout )))) # (!\my_processor|data_writeReg[2]~105_combout  & 
// (!\my_processor|data_writeReg[2]~106_combout  & (\my_processor|ALUOper|Add1~52_combout )))

	.dataa(\my_processor|data_writeReg[2]~105_combout ),
	.datab(\my_processor|data_writeReg[2]~106_combout ),
	.datac(\my_processor|ALUOper|Add1~52_combout ),
	.datad(\my_processor|data_writeReg[26]~114_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~115 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \my_processor|data_writeReg[26]~116 (
// Equation(s):
// \my_processor|data_writeReg[26]~116_combout  = (\my_processor|data_writeReg[2]~106_combout  & ((\my_processor|data_writeReg[26]~115_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[26]~115_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~18_combout ))))) # (!\my_processor|data_writeReg[2]~106_combout  & (((\my_processor|data_writeReg[26]~115_combout ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|data_writeReg[2]~106_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.datad(\my_processor|data_writeReg[26]~115_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~116 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \my_processor|data_writeReg[26]~118 (
// Equation(s):
// \my_processor|data_writeReg[26]~118_combout  = (\my_processor|data_writeReg[26]~117_combout  & ((\my_processor|data_writeReg[2]~100_combout ) # ((\my_processor|ALUOper|Add0~52_combout )))) # (!\my_processor|data_writeReg[26]~117_combout  & 
// (!\my_processor|data_writeReg[2]~100_combout  & ((\my_processor|data_writeReg[26]~116_combout ))))

	.dataa(\my_processor|data_writeReg[26]~117_combout ),
	.datab(\my_processor|data_writeReg[2]~100_combout ),
	.datac(\my_processor|ALUOper|Add0~52_combout ),
	.datad(\my_processor|data_writeReg[26]~116_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~118 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \my_processor|data_writeReg[26]~119 (
// Equation(s):
// \my_processor|data_writeReg[26]~119_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [26] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~318_combout  & \my_processor|data_writeReg[26]~118_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [26] & (((\my_processor|data_writeReg[2]~318_combout  & \my_processor|data_writeReg[26]~118_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[2]~318_combout ),
	.datad(\my_processor|data_writeReg[26]~118_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~119 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \my_processor|data_writeReg[26]~120 (
// Equation(s):
// \my_processor|data_writeReg[26]~120_combout  = (\my_processor|data_writeReg[26]~119_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[26]~119_combout ),
	.datad(\my_processor|data_writeReg[31]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~120 .lut_mask = 16'hF0FF;
defparam \my_processor|data_writeReg[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[26]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~126 (
// Equation(s):
// \my_regfile|data_readRegB[26]~126_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [26] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~126 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~124 (
// Equation(s):
// \my_regfile|data_readRegB[26]~124_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [26] & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [26])))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [26]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~124 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~127 (
// Equation(s):
// \my_regfile|data_readRegB[26]~127_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [26] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~127 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~125 (
// Equation(s):
// \my_regfile|data_readRegB[26]~125_combout  = (\my_regfile|bcb|bitcheck[22]~36_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [26]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|bcb|bitcheck[22]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [26]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~125 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~128 (
// Equation(s):
// \my_regfile|data_readRegB[26]~128_combout  = (\my_regfile|data_readRegB[26]~126_combout  & (\my_regfile|data_readRegB[26]~124_combout  & (\my_regfile|data_readRegB[26]~127_combout  & \my_regfile|data_readRegB[26]~125_combout )))

	.dataa(\my_regfile|data_readRegB[26]~126_combout ),
	.datab(\my_regfile|data_readRegB[26]~124_combout ),
	.datac(\my_regfile|data_readRegB[26]~127_combout ),
	.datad(\my_regfile|data_readRegB[26]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~128 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~129 (
// Equation(s):
// \my_regfile|data_readRegB[26]~129_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~129 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~130 (
// Equation(s):
// \my_regfile|data_readRegB[26]~130_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [26])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~130 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~131 (
// Equation(s):
// \my_regfile|data_readRegB[26]~131_combout  = (\my_regfile|data_readRegB[26]~129_combout  & (\my_regfile|data_readRegB[26]~130_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|data_readRegB[26]~129_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[26]~130_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~131 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[26]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~116 (
// Equation(s):
// \my_regfile|data_readRegB[26]~116_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [26]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [26]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~116 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~113 (
// Equation(s):
// \my_regfile|data_readRegB[26]~113_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [26])) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~113 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegB[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~112 (
// Equation(s):
// \my_regfile|data_readRegB[26]~112_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [26]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [26]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~112 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~114 (
// Equation(s):
// \my_regfile|data_readRegB[26]~114_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [26])) # (!\my_processor|ctrl_readRegB[1]~4_combout ))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [26]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~114 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~115 (
// Equation(s):
// \my_regfile|data_readRegB[26]~115_combout  = (\my_regfile|data_readRegB[26]~113_combout  & (\my_regfile|data_readRegB[26]~112_combout  & ((\my_regfile|data_readRegB[26]~114_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[26]~113_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[26]~112_combout ),
	.datad(\my_regfile|data_readRegB[26]~114_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~115 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegB[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~117 (
// Equation(s):
// \my_regfile|data_readRegB[26]~117_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~117 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~118 (
// Equation(s):
// \my_regfile|data_readRegB[26]~118_combout  = (\my_regfile|data_readRegB[26]~116_combout  & (\my_regfile|data_readRegB[26]~115_combout  & \my_regfile|data_readRegB[26]~117_combout ))

	.dataa(\my_regfile|data_readRegB[26]~116_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[26]~115_combout ),
	.datad(\my_regfile|data_readRegB[26]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~118 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~122 (
// Equation(s):
// \my_regfile|data_readRegB[26]~122_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [26])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [26] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~122 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~119 (
// Equation(s):
// \my_regfile|data_readRegB[26]~119_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [26] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [26])))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [26]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~119 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~121 (
// Equation(s):
// \my_regfile|data_readRegB[26]~121_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [26])) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~121 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~120 (
// Equation(s):
// \my_regfile|data_readRegB[26]~120_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [26]) # ((!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~120 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~123 (
// Equation(s):
// \my_regfile|data_readRegB[26]~123_combout  = (\my_regfile|data_readRegB[26]~122_combout  & (\my_regfile|data_readRegB[26]~119_combout  & (\my_regfile|data_readRegB[26]~121_combout  & \my_regfile|data_readRegB[26]~120_combout )))

	.dataa(\my_regfile|data_readRegB[26]~122_combout ),
	.datab(\my_regfile|data_readRegB[26]~119_combout ),
	.datac(\my_regfile|data_readRegB[26]~121_combout ),
	.datad(\my_regfile|data_readRegB[26]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~123 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~132 (
// Equation(s):
// \my_regfile|data_readRegB[26]~132_combout  = (\my_regfile|data_readRegB[26]~128_combout  & (\my_regfile|data_readRegB[26]~131_combout  & (\my_regfile|data_readRegB[26]~118_combout  & \my_regfile|data_readRegB[26]~123_combout )))

	.dataa(\my_regfile|data_readRegB[26]~128_combout ),
	.datab(\my_regfile|data_readRegB[26]~131_combout ),
	.datac(\my_regfile|data_readRegB[26]~118_combout ),
	.datad(\my_regfile|data_readRegB[26]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~132 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~133 (
// Equation(s):
// \my_regfile|data_readRegA[26]~133_combout  = (\my_regfile|data_readRegA[26]~129_combout  & (\my_regfile|data_readRegA[26]~124_combout  & \my_regfile|data_readRegA[26]~132_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[26]~129_combout ),
	.datac(\my_regfile|data_readRegA[26]~124_combout ),
	.datad(\my_regfile|data_readRegA[26]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~133 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[26]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \my_processor|dataA[26]~87 (
// Equation(s):
// \my_processor|dataA[26]~87_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[26]~133_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[26]~133_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[26]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[26]~87 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[26]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \my_processor|dataA[26]~49 (
// Equation(s):
// \my_processor|dataA[26]~49_combout  = (\my_processor|dataA[26]~87_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[26]~132_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[26]~132_combout ),
	.datad(\my_processor|dataA[26]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[26]~49 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~23 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[26]~49_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[24]~51_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[24]~51_combout ),
	.datad(\my_processor|dataA[26]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~23 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~27 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[25]~50_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[23]~52_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[23]~52_combout ),
	.datac(\my_processor|dataA[25]~50_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~27 .lut_mask = 16'hF0CC;
defparam \my_processor|ALUOper|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~28 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~27_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~28 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~45 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[21]~54_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[19]~56_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[19]~56_combout ),
	.datad(\my_processor|dataA[21]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~45 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~46 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~45_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~46 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~47 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~46_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~47 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~61 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[17]~59_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~61_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[15]~61_combout ),
	.datad(\my_processor|dataA[17]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~61 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~62 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~61_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~62 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~75 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~74_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~75 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \my_processor|data_writeReg[11]~223 (
// Equation(s):
// \my_processor|data_writeReg[11]~223_combout  = (\my_processor|data_writeReg[9]~320_combout  & (\my_processor|data_writeReg[9]~198_combout )) # (!\my_processor|data_writeReg[9]~320_combout  & ((\my_processor|data_writeReg[9]~198_combout  & 
// (\my_processor|ALUOper|ShiftRight0~13_combout )) # (!\my_processor|data_writeReg[9]~198_combout  & ((\my_processor|ALUOper|ShiftLeft0~90_combout )))))

	.dataa(\my_processor|data_writeReg[9]~320_combout ),
	.datab(\my_processor|data_writeReg[9]~198_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~223 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[11]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \my_processor|data_writeReg[11]~224 (
// Equation(s):
// \my_processor|data_writeReg[11]~224_combout  = (\my_processor|data_writeReg[9]~197_combout  & (((\my_processor|data_writeReg[11]~223_combout )))) # (!\my_processor|data_writeReg[9]~197_combout  & ((\my_processor|data_writeReg[11]~223_combout  & 
// (\my_processor|ALUOper|ShiftRight0~47_combout )) # (!\my_processor|data_writeReg[11]~223_combout  & ((\my_processor|ALUOper|ShiftRight0~75_combout )))))

	.dataa(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.datab(\my_processor|data_writeReg[9]~197_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.datad(\my_processor|data_writeReg[11]~223_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~224 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[11]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \my_processor|data_writeReg[11]~225 (
// Equation(s):
// \my_processor|data_writeReg[11]~225_combout  = (\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[4]~87_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[4]~87_combout  & 
// ((\my_processor|data_writeReg[11]~224_combout ))) # (!\my_processor|data_writeReg[4]~87_combout  & (\my_processor|ALUOper|Add1~22_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|ALUOper|Add1~22_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|data_writeReg[11]~224_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~225 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[11]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \my_processor|data_writeReg[11]~226 (
// Equation(s):
// \my_processor|data_writeReg[11]~226_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataA[11]~66_combout  & ((\my_processor|dataB[11]~20_combout ) # (\my_processor|data_writeReg[11]~225_combout ))) # 
// (!\my_processor|dataA[11]~66_combout  & (\my_processor|dataB[11]~20_combout  & \my_processor|data_writeReg[11]~225_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[11]~225_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataA[11]~66_combout ),
	.datac(\my_processor|dataB[11]~20_combout ),
	.datad(\my_processor|data_writeReg[11]~225_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~226 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[11]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \my_processor|data_writeReg[11]~227 (
// Equation(s):
// \my_processor|data_writeReg[11]~227_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & (\my_processor|ALUOper|Add0~22_combout )) # (!\my_processor|data_writeReg[2]~79_combout  & 
// ((\my_processor|data_writeReg[11]~226_combout )))))

	.dataa(\my_processor|data_writeReg[2]~318_combout ),
	.datab(\my_processor|data_writeReg[2]~79_combout ),
	.datac(\my_processor|ALUOper|Add0~22_combout ),
	.datad(\my_processor|data_writeReg[11]~226_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~227 .lut_mask = 16'hA280;
defparam \my_processor|data_writeReg[11]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[11]~228 (
// Equation(s):
// \my_processor|data_writeReg[11]~228_combout  = (\my_processor|data_writeReg[11]~227_combout ) # (((\my_processor|checker|isLw~combout  & \my_dmem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|data_writeReg[31]~317_combout ))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[11]~227_combout ),
	.datad(\my_processor|data_writeReg[31]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~228 .lut_mask = 16'hF8FF;
defparam \my_processor|data_writeReg[11]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~445 (
// Equation(s):
// \my_regfile|data_readRegB[11]~445_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [11])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~445 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~444 (
// Equation(s):
// \my_regfile|data_readRegB[11]~444_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~444 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~446 (
// Equation(s):
// \my_regfile|data_readRegB[11]~446_combout  = (\my_regfile|data_readRegB[11]~445_combout  & (\my_regfile|data_readRegB[11]~444_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|data_readRegB[11]~445_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[11]~444_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~446 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[11]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \my_processor|dataA[11]~65 (
// Equation(s):
// \my_processor|dataA[11]~65_combout  = ((\my_regfile|data_readRegB[11]~446_combout  & (\my_regfile|data_readRegB[11]~438_combout  & \my_regfile|data_readRegB[11]~443_combout ))) # (!\my_regfile|data_readRegB[31]~26_combout )

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_regfile|data_readRegB[11]~446_combout ),
	.datac(\my_regfile|data_readRegB[11]~438_combout ),
	.datad(\my_regfile|data_readRegB[11]~443_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[11]~65 .lut_mask = 16'hD555;
defparam \my_processor|dataA[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~449 (
// Equation(s):
// \my_regfile|data_readRegA[11]~449_combout  = (\my_regfile|data_readRegA[11]~445_combout  & (\my_regfile|data_readRegA[11]~448_combout  & \my_regfile|data_readRegA[11]~440_combout ))

	.dataa(\my_regfile|data_readRegA[11]~445_combout ),
	.datab(\my_regfile|data_readRegA[11]~448_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[11]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~449 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[11]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \my_processor|dataA[11]~66 (
// Equation(s):
// \my_processor|dataA[11]~66_combout  = (\my_processor|checker|isI~combout  & (((\my_processor|dataA[11]~65_combout )))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegA[11]~449_combout )) # (!\my_regfile|data_readRegA[31]~28_combout 
// )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~28_combout ),
	.datac(\my_processor|dataA[11]~65_combout ),
	.datad(\my_regfile|data_readRegA[11]~449_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[11]~66 .lut_mask = 16'hF5B1;
defparam \my_processor|dataA[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~22 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~22_combout  = \my_processor|dataA[11]~66_combout  $ (\my_processor|getDmemAddr|Add0~21  $ (\my_processor|dataB[11]~20_combout ))

	.dataa(\my_processor|dataA[11]~66_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dataB[11]~20_combout ),
	.cin(\my_processor|getDmemAddr|Add0~21 ),
	.combout(\my_processor|getDmemAddr|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~22 .lut_mask = 16'hA55A;
defparam \my_processor|getDmemAddr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \my_processor|address_dmem[11]~23 (
// Equation(s):
// \my_processor|address_dmem[11]~23_combout  = (\my_processor|getDmemAddr|Add0~22_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|getDmemAddr|Add0~22_combout ),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[11]~23 .lut_mask = 16'hF0FF;
defparam \my_processor|address_dmem[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~488 (
// Equation(s):
// \my_regfile|data_readRegA[9]~488_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [9]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [9]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~488 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[9]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~489 (
// Equation(s):
// \my_regfile|data_readRegA[9]~489_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [9] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [9])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [9]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~489 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[9]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~490 (
// Equation(s):
// \my_regfile|data_readRegA[9]~490_combout  = (\my_regfile|data_readRegA[9]~488_combout  & (\my_regfile|data_readRegA[9]~489_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [9]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[9]~488_combout ),
	.datad(\my_regfile|data_readRegA[9]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~490 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[9]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~484 (
// Equation(s):
// \my_regfile|data_readRegA[9]~484_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [9]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [9]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~484 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[9]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~240_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~240_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N15
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~486 (
// Equation(s):
// \my_regfile|data_readRegA[9]~486_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [9])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [9]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~486 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[9]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~483 (
// Equation(s):
// \my_regfile|data_readRegA[9]~483_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [9]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [9]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~483 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[9]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N15
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~485 (
// Equation(s):
// \my_regfile|data_readRegA[9]~485_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [9]) # ((!\my_regfile|bca|bitcheck[23]~32_combout )))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [9]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~485 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[9]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~487 (
// Equation(s):
// \my_regfile|data_readRegA[9]~487_combout  = (\my_regfile|data_readRegA[9]~484_combout  & (\my_regfile|data_readRegA[9]~486_combout  & (\my_regfile|data_readRegA[9]~483_combout  & \my_regfile|data_readRegA[9]~485_combout )))

	.dataa(\my_regfile|data_readRegA[9]~484_combout ),
	.datab(\my_regfile|data_readRegA[9]~486_combout ),
	.datac(\my_regfile|data_readRegA[9]~483_combout ),
	.datad(\my_regfile|data_readRegA[9]~485_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~487 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~240_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~471 (
// Equation(s):
// \my_regfile|data_readRegA[9]~471_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [9]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [9]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~471 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~476 (
// Equation(s):
// \my_regfile|data_readRegA[9]~476_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [9] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [9])))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [9]))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~476 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~473 (
// Equation(s):
// \my_regfile|data_readRegA[9]~473_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [9] & ((\my_regfile|bca|bitcheck[10]~6_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|bca|bitcheck[10]~6_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[10]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[9]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~473 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~474 (
// Equation(s):
// \my_regfile|data_readRegA[9]~474_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [9])) # (!\my_regfile|bca|bitcheck[11]~11_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [9]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~474 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~240_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~475 (
// Equation(s):
// \my_regfile|data_readRegA[9]~475_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [9] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [9])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [9]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~475 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~477 (
// Equation(s):
// \my_regfile|data_readRegA[9]~477_combout  = (\my_regfile|data_readRegA[9]~476_combout  & (\my_regfile|data_readRegA[9]~473_combout  & (\my_regfile|data_readRegA[9]~474_combout  & \my_regfile|data_readRegA[9]~475_combout )))

	.dataa(\my_regfile|data_readRegA[9]~476_combout ),
	.datab(\my_regfile|data_readRegA[9]~473_combout ),
	.datac(\my_regfile|data_readRegA[9]~474_combout ),
	.datad(\my_regfile|data_readRegA[9]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~477 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~240_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~240_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~472 (
// Equation(s):
// \my_regfile|data_readRegA[9]~472_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [9]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [9]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~472 .lut_mask = 16'hBB0B;
defparam \my_regfile|data_readRegA[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~480 (
// Equation(s):
// \my_regfile|data_readRegA[9]~480_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [9]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [9] & \my_processor|ctrl_readRegA[1]~10_combout ))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~480 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegA[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~479 (
// Equation(s):
// \my_regfile|data_readRegA[9]~479_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [9]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [9]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~479 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~240_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~478 (
// Equation(s):
// \my_regfile|data_readRegA[9]~478_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [9]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [9]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~478 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~481 (
// Equation(s):
// \my_regfile|data_readRegA[9]~481_combout  = (\my_regfile|data_readRegA[9]~479_combout  & (\my_regfile|data_readRegA[9]~478_combout  & ((\my_regfile|data_readRegA[9]~480_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[9]~480_combout ),
	.datac(\my_regfile|data_readRegA[9]~479_combout ),
	.datad(\my_regfile|data_readRegA[9]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~481 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~482 (
// Equation(s):
// \my_regfile|data_readRegA[9]~482_combout  = (\my_regfile|data_readRegA[9]~471_combout  & (\my_regfile|data_readRegA[9]~477_combout  & (\my_regfile|data_readRegA[9]~472_combout  & \my_regfile|data_readRegA[9]~481_combout )))

	.dataa(\my_regfile|data_readRegA[9]~471_combout ),
	.datab(\my_regfile|data_readRegA[9]~477_combout ),
	.datac(\my_regfile|data_readRegA[9]~472_combout ),
	.datad(\my_regfile|data_readRegA[9]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~482 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_processor|data[9]~43 (
// Equation(s):
// \my_processor|data[9]~43_combout  = ((\my_regfile|data_readRegA[9]~490_combout  & (\my_regfile|data_readRegA[9]~487_combout  & \my_regfile|data_readRegA[9]~482_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[9]~490_combout ),
	.datac(\my_regfile|data_readRegA[9]~487_combout ),
	.datad(\my_regfile|data_readRegA[9]~482_combout ),
	.cin(gnd),
	.combout(\my_processor|data[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[9]~43 .lut_mask = 16'hD555;
defparam \my_processor|data[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[9]~43_combout ,\my_processor|data[8]~67_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~55 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~54_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~55 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[9]~235 (
// Equation(s):
// \my_processor|data_writeReg[9]~235_combout  = (\my_processor|data_writeReg[9]~320_combout  & (\my_processor|data_writeReg[9]~198_combout )) # (!\my_processor|data_writeReg[9]~320_combout  & ((\my_processor|data_writeReg[9]~198_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~22_combout ))) # (!\my_processor|data_writeReg[9]~198_combout  & (\my_processor|ALUOper|ShiftLeft0~96_combout ))))

	.dataa(\my_processor|data_writeReg[9]~320_combout ),
	.datab(\my_processor|data_writeReg[9]~198_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~235 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[9]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~81 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~80_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~81 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeReg[9]~236 (
// Equation(s):
// \my_processor|data_writeReg[9]~236_combout  = (\my_processor|data_writeReg[9]~197_combout  & (((\my_processor|data_writeReg[9]~235_combout )))) # (!\my_processor|data_writeReg[9]~197_combout  & ((\my_processor|data_writeReg[9]~235_combout  & 
// (\my_processor|ALUOper|ShiftRight0~55_combout )) # (!\my_processor|data_writeReg[9]~235_combout  & ((\my_processor|ALUOper|ShiftRight0~81_combout )))))

	.dataa(\my_processor|data_writeReg[9]~197_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.datac(\my_processor|data_writeReg[9]~235_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~236 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[9]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[9]~237 (
// Equation(s):
// \my_processor|data_writeReg[9]~237_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[2]~81_combout ) # ((\my_processor|data_writeReg[9]~236_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (!\my_processor|data_writeReg[2]~81_combout  & (\my_processor|ALUOper|Add1~18_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|ALUOper|Add1~18_combout ),
	.datad(\my_processor|data_writeReg[9]~236_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~237 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[9]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \my_processor|data_writeReg[9]~238 (
// Equation(s):
// \my_processor|data_writeReg[9]~238_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~68_combout ) # (\my_processor|data_writeReg[9]~237_combout ))) # 
// (!\my_processor|dataB[9]~22_combout  & (\my_processor|dataA[9]~68_combout  & \my_processor|data_writeReg[9]~237_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[9]~237_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(\my_processor|dataA[9]~68_combout ),
	.datad(\my_processor|data_writeReg[9]~237_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~238 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[9]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[9]~239 (
// Equation(s):
// \my_processor|data_writeReg[9]~239_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & (\my_processor|ALUOper|Add0~18_combout )) # (!\my_processor|data_writeReg[2]~79_combout  & 
// ((\my_processor|data_writeReg[9]~238_combout )))))

	.dataa(\my_processor|ALUOper|Add0~18_combout ),
	.datab(\my_processor|data_writeReg[2]~79_combout ),
	.datac(\my_processor|data_writeReg[9]~238_combout ),
	.datad(\my_processor|data_writeReg[2]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~239 .lut_mask = 16'hB800;
defparam \my_processor|data_writeReg[9]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[9]~240 (
// Equation(s):
// \my_processor|data_writeReg[9]~240_combout  = ((\my_processor|data_writeReg[9]~239_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [9] & \my_processor|checker|isLw~combout ))) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[9]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~240 .lut_mask = 16'hFF8F;
defparam \my_processor|data_writeReg[9]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[9]~240_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~486 (
// Equation(s):
// \my_regfile|data_readRegB[9]~486_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [9] & 
// (\my_regfile|bcb|bitcheck[28]~47_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~486 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[9]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~487 (
// Equation(s):
// \my_regfile|data_readRegB[9]~487_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[30].dffei|q [9]) # (\my_regfile|bcb|bitcheck[30]~49_combout )))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[29]~50_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [9]) # (\my_regfile|bcb|bitcheck[30]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~487 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[9]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~488 (
// Equation(s):
// \my_regfile|data_readRegB[9]~488_combout  = (\my_regfile|data_readRegB[9]~486_combout  & (\my_regfile|data_readRegB[9]~487_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|data_readRegB[9]~486_combout ),
	.datad(\my_regfile|data_readRegB[9]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~488 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[9]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~481 (
// Equation(s):
// \my_regfile|data_readRegB[9]~481_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [9])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [9] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~481 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[9]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~484 (
// Equation(s):
// \my_regfile|data_readRegB[9]~484_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[26].dffei|q [9]) # (\my_regfile|bcb|bitcheck[26]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [9]) # (\my_regfile|bcb|bitcheck[26]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~484 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[9]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~482 (
// Equation(s):
// \my_regfile|data_readRegB[9]~482_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [9]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [9] & 
// (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [9]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~482 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[9]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~483 (
// Equation(s):
// \my_regfile|data_readRegB[9]~483_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [9])) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [9] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~483 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[9]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~485 (
// Equation(s):
// \my_regfile|data_readRegB[9]~485_combout  = (\my_regfile|data_readRegB[9]~481_combout  & (\my_regfile|data_readRegB[9]~484_combout  & (\my_regfile|data_readRegB[9]~482_combout  & \my_regfile|data_readRegB[9]~483_combout )))

	.dataa(\my_regfile|data_readRegB[9]~481_combout ),
	.datab(\my_regfile|data_readRegB[9]~484_combout ),
	.datac(\my_regfile|data_readRegB[9]~482_combout ),
	.datad(\my_regfile|data_readRegB[9]~483_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~485 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~474 (
// Equation(s):
// \my_regfile|data_readRegB[9]~474_combout  = (\my_regfile|bcb|bitcheck[8]~15_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|bcb|bitcheck[8]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~474 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[9]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~473 (
// Equation(s):
// \my_regfile|data_readRegB[9]~473_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [9]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [9]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~473 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[9]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~469 (
// Equation(s):
// \my_regfile|data_readRegB[9]~469_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [9]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [9]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~469 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegB[9]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~471 (
// Equation(s):
// \my_regfile|data_readRegB[9]~471_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [9]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [9])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~471 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[9]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~470 (
// Equation(s):
// \my_regfile|data_readRegB[9]~470_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [9]) # ((!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~470 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[9]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~472 (
// Equation(s):
// \my_regfile|data_readRegB[9]~472_combout  = (\my_regfile|data_readRegB[9]~469_combout  & (\my_regfile|data_readRegB[9]~470_combout  & ((\my_regfile|data_readRegB[9]~471_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[9]~469_combout ),
	.datac(\my_regfile|data_readRegB[9]~471_combout ),
	.datad(\my_regfile|data_readRegB[9]~470_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~472 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[9]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~477 (
// Equation(s):
// \my_regfile|data_readRegB[9]~477_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [9]) # ((\my_regfile|bcb|bitcheck[14]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [9]) # (\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.datac(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~477 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~476 (
// Equation(s):
// \my_regfile|data_readRegB[9]~476_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [9]) # ((!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~476 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[9]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~478 (
// Equation(s):
// \my_regfile|data_readRegB[9]~478_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [9])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [9] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~478 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[9]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~475 (
// Equation(s):
// \my_regfile|data_readRegB[9]~475_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [9]) # (\my_regfile|bcb|bitcheck[10]~17_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [9]) # ((\my_regfile|bcb|bitcheck[10]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~475 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[9]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~479 (
// Equation(s):
// \my_regfile|data_readRegB[9]~479_combout  = (\my_regfile|data_readRegB[9]~477_combout  & (\my_regfile|data_readRegB[9]~476_combout  & (\my_regfile|data_readRegB[9]~478_combout  & \my_regfile|data_readRegB[9]~475_combout )))

	.dataa(\my_regfile|data_readRegB[9]~477_combout ),
	.datab(\my_regfile|data_readRegB[9]~476_combout ),
	.datac(\my_regfile|data_readRegB[9]~478_combout ),
	.datad(\my_regfile|data_readRegB[9]~475_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~479 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~480 (
// Equation(s):
// \my_regfile|data_readRegB[9]~480_combout  = (\my_regfile|data_readRegB[9]~474_combout  & (\my_regfile|data_readRegB[9]~473_combout  & (\my_regfile|data_readRegB[9]~472_combout  & \my_regfile|data_readRegB[9]~479_combout )))

	.dataa(\my_regfile|data_readRegB[9]~474_combout ),
	.datab(\my_regfile|data_readRegB[9]~473_combout ),
	.datac(\my_regfile|data_readRegB[9]~472_combout ),
	.datad(\my_regfile|data_readRegB[9]~479_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~480 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~489 (
// Equation(s):
// \my_regfile|data_readRegB[9]~489_combout  = (\my_regfile|data_readRegB[9]~488_combout  & (\my_regfile|data_readRegB[9]~485_combout  & \my_regfile|data_readRegB[9]~480_combout ))

	.dataa(\my_regfile|data_readRegB[9]~488_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[9]~485_combout ),
	.datad(\my_regfile|data_readRegB[9]~480_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~489 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[9]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~491 (
// Equation(s):
// \my_regfile|data_readRegA[9]~491_combout  = (\my_regfile|data_readRegA[9]~490_combout  & (\my_regfile|data_readRegA[9]~487_combout  & \my_regfile|data_readRegA[9]~482_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[9]~490_combout ),
	.datac(\my_regfile|data_readRegA[9]~487_combout ),
	.datad(\my_regfile|data_readRegA[9]~482_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~491 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[9]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \my_processor|dataA[9]~102 (
// Equation(s):
// \my_processor|dataA[9]~102_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[9]~491_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[9]~491_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[9]~102 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \my_processor|dataA[9]~68 (
// Equation(s):
// \my_processor|dataA[9]~68_combout  = (\my_processor|dataA[9]~102_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[9]~489_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[9]~489_combout ),
	.datad(\my_processor|dataA[9]~102_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[9]~68 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \my_processor|address_dmem[9]~21 (
// Equation(s):
// \my_processor|address_dmem[9]~21_combout  = (\my_processor|getDmemAddr|Add0~18_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|checker|isDmem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|getDmemAddr|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[9]~21 .lut_mask = 16'hFF55;
defparam \my_processor|address_dmem[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \my_processor|data_writeReg[12]~219 (
// Equation(s):
// \my_processor|data_writeReg[12]~219_combout  = (\my_processor|dataA[12]~64_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # ((\my_processor|dataB[12]~19_combout  & \my_processor|data_writeReg[2]~81_combout )))) # 
// (!\my_processor|dataA[12]~64_combout  & (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|dataB[12]~19_combout ) # (!\my_processor|data_writeReg[2]~81_combout ))))

	.dataa(\my_processor|dataA[12]~64_combout ),
	.datab(\my_processor|dataB[12]~19_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|data_writeReg[2]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~219 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[12]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \my_processor|data_writeReg[12]~217 (
// Equation(s):
// \my_processor|data_writeReg[12]~217_combout  = (\my_processor|data_writeReg[9]~320_combout  & (((\my_processor|data_writeReg[9]~198_combout )))) # (!\my_processor|data_writeReg[9]~320_combout  & ((\my_processor|data_writeReg[9]~198_combout  & 
// (\my_processor|ALUOper|ShiftRight0~10_combout )) # (!\my_processor|data_writeReg[9]~198_combout  & ((\my_processor|ALUOper|ShiftLeft0~82_combout )))))

	.dataa(\my_processor|data_writeReg[9]~320_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.datad(\my_processor|data_writeReg[9]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~217 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[12]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \my_processor|data_writeReg[12]~218 (
// Equation(s):
// \my_processor|data_writeReg[12]~218_combout  = (\my_processor|data_writeReg[9]~197_combout  & (((\my_processor|data_writeReg[12]~217_combout )))) # (!\my_processor|data_writeReg[9]~197_combout  & ((\my_processor|data_writeReg[12]~217_combout  & 
// (\my_processor|ALUOper|ShiftRight0~42_combout )) # (!\my_processor|data_writeReg[12]~217_combout  & ((\my_processor|ALUOper|ShiftRight0~72_combout )))))

	.dataa(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.datab(\my_processor|data_writeReg[9]~197_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.datad(\my_processor|data_writeReg[12]~217_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~218 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[12]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \my_processor|data_writeReg[12]~220 (
// Equation(s):
// \my_processor|data_writeReg[12]~220_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[12]~219_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[12]~219_combout  & 
// (\my_processor|data_writeReg[12]~218_combout )) # (!\my_processor|data_writeReg[12]~219_combout  & ((\my_processor|ALUOper|Add1~24_combout )))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[12]~219_combout ),
	.datac(\my_processor|data_writeReg[12]~218_combout ),
	.datad(\my_processor|ALUOper|Add1~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~220 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[12]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_processor|data_writeReg[12]~221 (
// Equation(s):
// \my_processor|data_writeReg[12]~221_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & ((\my_processor|ALUOper|Add0~24_combout ))) # (!\my_processor|data_writeReg[2]~79_combout  & 
// (\my_processor|data_writeReg[12]~220_combout ))))

	.dataa(\my_processor|data_writeReg[2]~79_combout ),
	.datab(\my_processor|data_writeReg[12]~220_combout ),
	.datac(\my_processor|ALUOper|Add0~24_combout ),
	.datad(\my_processor|data_writeReg[2]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~221 .lut_mask = 16'hE400;
defparam \my_processor|data_writeReg[12]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeReg[12]~222 (
// Equation(s):
// \my_processor|data_writeReg[12]~222_combout  = (\my_processor|data_writeReg[12]~221_combout ) # (((\my_dmem|altsyncram_component|auto_generated|q_a [12] & \my_processor|checker|isLw~combout )) # (!\my_processor|data_writeReg[31]~317_combout ))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[12]~221_combout ),
	.datad(\my_processor|data_writeReg[31]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~222 .lut_mask = 16'hF8FF;
defparam \my_processor|data_writeReg[12]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[12]~222_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~425 (
// Equation(s):
// \my_regfile|data_readRegA[12]~425_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [12] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [12])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [12]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~425 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[12]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~426 (
// Equation(s):
// \my_regfile|data_readRegA[12]~426_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [12] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [12])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [12]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~426 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[12]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~427 (
// Equation(s):
// \my_regfile|data_readRegA[12]~427_combout  = (\my_regfile|data_readRegA[12]~425_combout  & (\my_regfile|data_readRegA[12]~426_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [12]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.datac(\my_regfile|data_readRegA[12]~425_combout ),
	.datad(\my_regfile|data_readRegA[12]~426_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~427 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[12]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~428 (
// Equation(s):
// \my_regfile|data_readRegA[12]~428_combout  = (\my_regfile|data_readRegA[12]~427_combout  & (\my_regfile|data_readRegA[12]~424_combout  & \my_regfile|data_readRegA[12]~419_combout ))

	.dataa(\my_regfile|data_readRegA[12]~427_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~424_combout ),
	.datad(\my_regfile|data_readRegA[12]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~428 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[12]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \my_processor|dataA[12]~100 (
// Equation(s):
// \my_processor|dataA[12]~100_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[12]~428_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[12]~428_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[12]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[12]~100 .lut_mask = 16'h3301;
defparam \my_processor|dataA[12]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \my_processor|dataA[12]~64 (
// Equation(s):
// \my_processor|dataA[12]~64_combout  = (\my_processor|dataA[12]~100_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[12]~426_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[12]~100_combout ),
	.datad(\my_regfile|data_readRegB[12]~426_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[12]~64 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~70 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[14]~62_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~64_combout ))

	.dataa(\my_processor|dataA[12]~64_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[14]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~70 .lut_mask = 16'hFA0A;
defparam \my_processor|ALUOper|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~73 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[13]~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[11]~66_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[13]~63_combout ),
	.datad(\my_processor|dataA[11]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~73 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~74 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~70_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~73_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~74 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~82 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[10]~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[8]~107_combout )))

	.dataa(\my_processor|dataA[10]~67_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[8]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~82 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~85 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~68_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[7]~105_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[7]~105_combout ),
	.datad(\my_processor|dataA[9]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~85 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~86 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~82_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~85_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~86 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~63 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~46_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~62_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~63 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \my_processor|data_writeReg[7]~250 (
// Equation(s):
// \my_processor|data_writeReg[7]~250_combout  = (\my_processor|data_writeReg[1]~35_combout  & (!\my_processor|data_writeReg[4]~102_combout  & (\my_processor|ALUOper|ShiftRight0~86_combout ))) # (!\my_processor|data_writeReg[1]~35_combout  & 
// ((\my_processor|data_writeReg[4]~102_combout ) # ((\my_processor|ALUOper|ShiftRight0~63_combout ))))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|data_writeReg[4]~102_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~250 .lut_mask = 16'h7564;
defparam \my_processor|data_writeReg[7]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \my_processor|data_writeReg[7]~251 (
// Equation(s):
// \my_processor|data_writeReg[7]~251_combout  = (\my_processor|data_writeReg[4]~102_combout  & ((\my_processor|data_writeReg[7]~250_combout  & ((\my_processor|ALUOper|ShiftRight0~30_combout ))) # (!\my_processor|data_writeReg[7]~250_combout  & 
// (\my_processor|ALUOper|ShiftRight0~74_combout )))) # (!\my_processor|data_writeReg[4]~102_combout  & (((\my_processor|data_writeReg[7]~250_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.datab(\my_processor|data_writeReg[4]~102_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.datad(\my_processor|data_writeReg[7]~250_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~251 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[7]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~550 (
// Equation(s):
// \my_regfile|data_readRegA[6]~550_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [6] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[29]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~550 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~549 (
// Equation(s):
// \my_regfile|data_readRegA[6]~549_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [6]) # (!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [6]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~549 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[6]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~551 (
// Equation(s):
// \my_regfile|data_readRegA[6]~551_combout  = (\my_regfile|data_readRegA[6]~550_combout  & (\my_regfile|data_readRegA[6]~549_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [6]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.datab(\my_regfile|data_readRegA[6]~550_combout ),
	.datac(\my_regfile|data_readRegA[6]~549_combout ),
	.datad(\my_regfile|bca|bitcheck[31]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~551 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegA[6]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~547 (
// Equation(s):
// \my_regfile|data_readRegA[6]~547_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [6]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [6]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~547 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[6]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~544 (
// Equation(s):
// \my_regfile|data_readRegA[6]~544_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [6]) # (!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [6]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~544 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~545 (
// Equation(s):
// \my_regfile|data_readRegA[6]~545_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [6] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~545 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~546 (
// Equation(s):
// \my_regfile|data_readRegA[6]~546_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [6]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [6]) # ((\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~546 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[6]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~548 (
// Equation(s):
// \my_regfile|data_readRegA[6]~548_combout  = (\my_regfile|data_readRegA[6]~547_combout  & (\my_regfile|data_readRegA[6]~544_combout  & (\my_regfile|data_readRegA[6]~545_combout  & \my_regfile|data_readRegA[6]~546_combout )))

	.dataa(\my_regfile|data_readRegA[6]~547_combout ),
	.datab(\my_regfile|data_readRegA[6]~544_combout ),
	.datac(\my_regfile|data_readRegA[6]~545_combout ),
	.datad(\my_regfile|data_readRegA[6]~546_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~548 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~533 (
// Equation(s):
// \my_regfile|data_readRegA[6]~533_combout  = (\my_regfile|bca|bitcheck[5]~4_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [6]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [6]) # ((!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~533 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~262_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~532 (
// Equation(s):
// \my_regfile|data_readRegA[6]~532_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [6]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [6]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~532 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~262_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~262_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~536 (
// Equation(s):
// \my_regfile|data_readRegA[6]~536_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [6]) # (\my_regfile|bca|bitcheck[14]~12_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [6]) # ((\my_regfile|bca|bitcheck[14]~12_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~536 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~534 (
// Equation(s):
// \my_regfile|data_readRegA[6]~534_combout  = (\my_regfile|bca|bitcheck[10]~6_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [6])) # (!\my_regfile|bca|bitcheck[9]~8_combout ))) # (!\my_regfile|bca|bitcheck[10]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [6]) # (!\my_regfile|bca|bitcheck[9]~8_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~6_combout ),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~534 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~262_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~535 (
// Equation(s):
// \my_regfile|data_readRegA[6]~535_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [6]) # (!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [6]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~535 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N15
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~537 (
// Equation(s):
// \my_regfile|data_readRegA[6]~537_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [6])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [6]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~537 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~538 (
// Equation(s):
// \my_regfile|data_readRegA[6]~538_combout  = (\my_regfile|data_readRegA[6]~536_combout  & (\my_regfile|data_readRegA[6]~534_combout  & (\my_regfile|data_readRegA[6]~535_combout  & \my_regfile|data_readRegA[6]~537_combout )))

	.dataa(\my_regfile|data_readRegA[6]~536_combout ),
	.datab(\my_regfile|data_readRegA[6]~534_combout ),
	.datac(\my_regfile|data_readRegA[6]~535_combout ),
	.datad(\my_regfile|data_readRegA[6]~537_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~538 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~541 (
// Equation(s):
// \my_regfile|data_readRegA[6]~541_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [6])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [6]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (((\my_processor|ctrl_readRegA[0]~4_combout ))))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~541 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegA[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~262_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~262_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~262_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~539 (
// Equation(s):
// \my_regfile|data_readRegA[6]~539_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [6] & (((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~539 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~540 (
// Equation(s):
// \my_regfile|data_readRegA[6]~540_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [6]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [6]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~540 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~542 (
// Equation(s):
// \my_regfile|data_readRegA[6]~542_combout  = (\my_regfile|data_readRegA[6]~539_combout  & (\my_regfile|data_readRegA[6]~540_combout  & ((\my_regfile|data_readRegA[6]~541_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[6]~541_combout ),
	.datac(\my_regfile|data_readRegA[6]~539_combout ),
	.datad(\my_regfile|data_readRegA[6]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~542 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~543 (
// Equation(s):
// \my_regfile|data_readRegA[6]~543_combout  = (\my_regfile|data_readRegA[6]~533_combout  & (\my_regfile|data_readRegA[6]~532_combout  & (\my_regfile|data_readRegA[6]~538_combout  & \my_regfile|data_readRegA[6]~542_combout )))

	.dataa(\my_regfile|data_readRegA[6]~533_combout ),
	.datab(\my_regfile|data_readRegA[6]~532_combout ),
	.datac(\my_regfile|data_readRegA[6]~538_combout ),
	.datad(\my_regfile|data_readRegA[6]~542_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~543 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \my_processor|data[6]~42 (
// Equation(s):
// \my_processor|data[6]~42_combout  = ((\my_regfile|data_readRegA[6]~551_combout  & (\my_regfile|data_readRegA[6]~548_combout  & \my_regfile|data_readRegA[6]~543_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[6]~551_combout ),
	.datac(\my_regfile|data_readRegA[6]~548_combout ),
	.datad(\my_regfile|data_readRegA[6]~543_combout ),
	.cin(gnd),
	.combout(\my_processor|data[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~42 .lut_mask = 16'hD555;
defparam \my_processor|data[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~512 (
// Equation(s):
// \my_regfile|data_readRegA[7]~512_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [7])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [7])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~512 .lut_mask = 16'hBBF3;
defparam \my_regfile|data_readRegA[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~513 (
// Equation(s):
// \my_regfile|data_readRegA[7]~513_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [7]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [7]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~513 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N19
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~519 (
// Equation(s):
// \my_regfile|data_readRegA[7]~519_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [7]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [7]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~519 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~520 (
// Equation(s):
// \my_regfile|data_readRegA[7]~520_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [7] & ((\my_regfile|bca|bitcheck[8]~21_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|bca|bitcheck[8]~21_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~520 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~521 (
// Equation(s):
// \my_regfile|data_readRegA[7]~521_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [7])) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [7]))))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~521 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegA[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~522 (
// Equation(s):
// \my_regfile|data_readRegA[7]~522_combout  = (\my_regfile|data_readRegA[7]~519_combout  & (\my_regfile|data_readRegA[7]~520_combout  & ((\my_regfile|data_readRegA[7]~521_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[7]~519_combout ),
	.datac(\my_regfile|data_readRegA[7]~520_combout ),
	.datad(\my_regfile|data_readRegA[7]~521_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~522 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~516 (
// Equation(s):
// \my_regfile|data_readRegA[7]~516_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [7] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~516 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N7
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~515 (
// Equation(s):
// \my_regfile|data_readRegA[7]~515_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [7]) # (\my_regfile|bca|bitcheck[12]~10_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & (((\my_regfile|regWriteCheck_loop[12].dffei|q [7]) # (\my_regfile|bca|bitcheck[12]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~515 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N7
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~514 (
// Equation(s):
// \my_regfile|data_readRegA[7]~514_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [7]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [7]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~514 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~517 (
// Equation(s):
// \my_regfile|data_readRegA[7]~517_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [7]) # ((!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [7]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~517 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~518 (
// Equation(s):
// \my_regfile|data_readRegA[7]~518_combout  = (\my_regfile|data_readRegA[7]~516_combout  & (\my_regfile|data_readRegA[7]~515_combout  & (\my_regfile|data_readRegA[7]~514_combout  & \my_regfile|data_readRegA[7]~517_combout )))

	.dataa(\my_regfile|data_readRegA[7]~516_combout ),
	.datab(\my_regfile|data_readRegA[7]~515_combout ),
	.datac(\my_regfile|data_readRegA[7]~514_combout ),
	.datad(\my_regfile|data_readRegA[7]~517_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~518 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~523 (
// Equation(s):
// \my_regfile|data_readRegA[7]~523_combout  = (\my_regfile|data_readRegA[7]~512_combout  & (\my_regfile|data_readRegA[7]~513_combout  & (\my_regfile|data_readRegA[7]~522_combout  & \my_regfile|data_readRegA[7]~518_combout )))

	.dataa(\my_regfile|data_readRegA[7]~512_combout ),
	.datab(\my_regfile|data_readRegA[7]~513_combout ),
	.datac(\my_regfile|data_readRegA[7]~522_combout ),
	.datad(\my_regfile|data_readRegA[7]~518_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~523 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N5
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~524 (
// Equation(s):
// \my_regfile|data_readRegA[7]~524_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [7]) # ((!\my_regfile|bca|bitcheck[19]~24_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [7] & 
// (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [7]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.datac(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~524 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~526 (
// Equation(s):
// \my_regfile|data_readRegA[7]~526_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [7]) # (!\my_regfile|bca|bitcheck[23]~32_combout )))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [7]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~526 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[7]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~525 (
// Equation(s):
// \my_regfile|data_readRegA[7]~525_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [7]) # ((\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [7]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~525 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[7]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~527 (
// Equation(s):
// \my_regfile|data_readRegA[7]~527_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [7])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [7] & 
// (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [7]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~527 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[7]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~528 (
// Equation(s):
// \my_regfile|data_readRegA[7]~528_combout  = (\my_regfile|data_readRegA[7]~524_combout  & (\my_regfile|data_readRegA[7]~526_combout  & (\my_regfile|data_readRegA[7]~525_combout  & \my_regfile|data_readRegA[7]~527_combout )))

	.dataa(\my_regfile|data_readRegA[7]~524_combout ),
	.datab(\my_regfile|data_readRegA[7]~526_combout ),
	.datac(\my_regfile|data_readRegA[7]~525_combout ),
	.datad(\my_regfile|data_readRegA[7]~527_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~528 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~530 (
// Equation(s):
// \my_regfile|data_readRegA[7]~530_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [7]) # (\my_regfile|bca|bitcheck[30]~39_combout )))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [7]) # ((\my_regfile|bca|bitcheck[30]~39_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[30]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~530 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[7]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~255_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~529 (
// Equation(s):
// \my_regfile|data_readRegA[7]~529_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [7]) # (!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [7]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~529 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[7]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~531 (
// Equation(s):
// \my_regfile|data_readRegA[7]~531_combout  = (\my_regfile|data_readRegA[7]~530_combout  & (\my_regfile|data_readRegA[7]~529_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [7]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.datac(\my_regfile|data_readRegA[7]~530_combout ),
	.datad(\my_regfile|data_readRegA[7]~529_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~531 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[7]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \my_processor|data[7]~66 (
// Equation(s):
// \my_processor|data[7]~66_combout  = ((\my_regfile|data_readRegA[7]~523_combout  & (\my_regfile|data_readRegA[7]~528_combout  & \my_regfile|data_readRegA[7]~531_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[7]~523_combout ),
	.datac(\my_regfile|data_readRegA[7]~528_combout ),
	.datad(\my_regfile|data_readRegA[7]~531_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~66 .lut_mask = 16'hD555;
defparam \my_processor|data[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[7]~66_combout ,\my_processor|data[6]~42_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \my_processor|data_writeReg[4]~252 (
// Equation(s):
// \my_processor|data_writeReg[4]~252_combout  = (\my_processor|checker|isLw~combout ) # ((!\my_processor|data_writeReg[2]~79_combout  & (\my_processor|data_writeReg[2]~106_combout  & !\my_processor|ctrl_writeReg[0]~0_combout )))

	.dataa(\my_processor|data_writeReg[2]~79_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[2]~106_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~252 .lut_mask = 16'hCCDC;
defparam \my_processor|data_writeReg[4]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[7]~253 (
// Equation(s):
// \my_processor|data_writeReg[7]~253_combout  = (\my_processor|data_writeReg[4]~252_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [7]) # (!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[4]~252_combout  & 
// (\my_processor|ALUOper|Add0~14_combout  & ((\my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_processor|ALUOper|Add0~14_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|data_writeReg[4]~252_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~253 .lut_mask = 16'hCAF0;
defparam \my_processor|data_writeReg[7]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[7]~254 (
// Equation(s):
// \my_processor|data_writeReg[7]~254_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[7]~253_combout  & ((\my_processor|data_writeReg[7]~251_combout ))) # (!\my_processor|data_writeReg[7]~253_combout  & 
// (\my_processor|data_writeReg[7]~249_combout )))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[7]~253_combout ))))

	.dataa(\my_processor|data_writeReg[7]~249_combout ),
	.datab(\my_processor|data_writeReg[7]~251_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[7]~253_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~254 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[7]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeReg[7]~255 (
// Equation(s):
// \my_processor|data_writeReg[7]~255_combout  = (\my_processor|data_writeReg[7]~254_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[7]~254_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~255 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[7]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[7]~255_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~529 (
// Equation(s):
// \my_regfile|data_readRegB[7]~529_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[30]~49_combout )))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[29]~50_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [7]) # (\my_regfile|bcb|bitcheck[30]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.datac(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datad(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~529 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegB[7]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~528 (
// Equation(s):
// \my_regfile|data_readRegB[7]~528_combout  = (\my_regfile|bcb|bitcheck[27]~48_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [7]) # (\my_regfile|bcb|bitcheck[28]~47_combout )))) # 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[28]~47_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.datac(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~528 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[7]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~530 (
// Equation(s):
// \my_regfile|data_readRegB[7]~530_combout  = (\my_regfile|data_readRegB[7]~529_combout  & (\my_regfile|data_readRegB[7]~528_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|data_readRegB[7]~529_combout ),
	.datad(\my_regfile|data_readRegB[7]~528_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~530 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[7]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~526 (
// Equation(s):
// \my_regfile|data_readRegB[7]~526_combout  = (\my_regfile|bcb|bitcheck[25]~43_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [7]) # (\my_regfile|bcb|bitcheck[26]~42_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [7]) # (\my_regfile|bcb|bitcheck[26]~42_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~526 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[7]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~523 (
// Equation(s):
// \my_regfile|data_readRegB[7]~523_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [7] & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [7])))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [7]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~523 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[7]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~524 (
// Equation(s):
// \my_regfile|data_readRegB[7]~524_combout  = (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|bcb|bitcheck[22]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [7]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~524 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[7]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~525 (
// Equation(s):
// \my_regfile|data_readRegB[7]~525_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [7] & ((\my_regfile|bcb|bitcheck[24]~40_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|bcb|bitcheck[24]~40_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~525 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~527 (
// Equation(s):
// \my_regfile|data_readRegB[7]~527_combout  = (\my_regfile|data_readRegB[7]~526_combout  & (\my_regfile|data_readRegB[7]~523_combout  & (\my_regfile|data_readRegB[7]~524_combout  & \my_regfile|data_readRegB[7]~525_combout )))

	.dataa(\my_regfile|data_readRegB[7]~526_combout ),
	.datab(\my_regfile|data_readRegB[7]~523_combout ),
	.datac(\my_regfile|data_readRegB[7]~524_combout ),
	.datad(\my_regfile|data_readRegB[7]~525_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~527 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~516 (
// Equation(s):
// \my_regfile|data_readRegB[7]~516_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [7])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [7] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~516 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[7]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~518 (
// Equation(s):
// \my_regfile|data_readRegB[7]~518_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[12]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [7]) # (\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.datac(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~518 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegB[7]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~520 (
// Equation(s):
// \my_regfile|data_readRegB[7]~520_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [7] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [7])))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [7]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~520 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[7]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~517 (
// Equation(s):
// \my_regfile|data_readRegB[7]~517_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [7] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~517 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[7]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~519 (
// Equation(s):
// \my_regfile|data_readRegB[7]~519_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [7]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~519 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[7]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~521 (
// Equation(s):
// \my_regfile|data_readRegB[7]~521_combout  = (\my_regfile|data_readRegB[7]~518_combout  & (\my_regfile|data_readRegB[7]~520_combout  & (\my_regfile|data_readRegB[7]~517_combout  & \my_regfile|data_readRegB[7]~519_combout )))

	.dataa(\my_regfile|data_readRegB[7]~518_combout ),
	.datab(\my_regfile|data_readRegB[7]~520_combout ),
	.datac(\my_regfile|data_readRegB[7]~517_combout ),
	.datad(\my_regfile|data_readRegB[7]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~521 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~515 (
// Equation(s):
// \my_regfile|data_readRegB[7]~515_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [7]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [7]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~515 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[7]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~513 (
// Equation(s):
// \my_regfile|data_readRegB[7]~513_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [7])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [7]))))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~513 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[7]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~511 (
// Equation(s):
// \my_regfile|data_readRegB[7]~511_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [7])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [7])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~511 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[7]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~512 (
// Equation(s):
// \my_regfile|data_readRegB[7]~512_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [7])) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~512 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[7]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~514 (
// Equation(s):
// \my_regfile|data_readRegB[7]~514_combout  = (\my_regfile|data_readRegB[7]~511_combout  & (\my_regfile|data_readRegB[7]~512_combout  & ((\my_regfile|data_readRegB[7]~513_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[7]~513_combout ),
	.datac(\my_regfile|data_readRegB[7]~511_combout ),
	.datad(\my_regfile|data_readRegB[7]~512_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~514 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[7]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~522 (
// Equation(s):
// \my_regfile|data_readRegB[7]~522_combout  = (\my_regfile|data_readRegB[7]~516_combout  & (\my_regfile|data_readRegB[7]~521_combout  & (\my_regfile|data_readRegB[7]~515_combout  & \my_regfile|data_readRegB[7]~514_combout )))

	.dataa(\my_regfile|data_readRegB[7]~516_combout ),
	.datab(\my_regfile|data_readRegB[7]~521_combout ),
	.datac(\my_regfile|data_readRegB[7]~515_combout ),
	.datad(\my_regfile|data_readRegB[7]~514_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~522 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~531 (
// Equation(s):
// \my_regfile|data_readRegB[7]~531_combout  = (\my_regfile|data_readRegB[7]~530_combout  & (\my_regfile|data_readRegB[7]~527_combout  & \my_regfile|data_readRegB[7]~522_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[7]~530_combout ),
	.datac(\my_regfile|data_readRegB[7]~527_combout ),
	.datad(\my_regfile|data_readRegB[7]~522_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~531 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[7]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \my_processor|dataA[7]~104 (
// Equation(s):
// \my_processor|dataA[7]~104_combout  = ((\my_regfile|data_readRegA[7]~531_combout  & (\my_regfile|data_readRegA[7]~528_combout  & \my_regfile|data_readRegA[7]~523_combout ))) # (!\my_regfile|data_readRegA[31]~28_combout )

	.dataa(\my_regfile|data_readRegA[31]~28_combout ),
	.datab(\my_regfile|data_readRegA[7]~531_combout ),
	.datac(\my_regfile|data_readRegA[7]~528_combout ),
	.datad(\my_regfile|data_readRegA[7]~523_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[7]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[7]~104 .lut_mask = 16'hD555;
defparam \my_processor|dataA[7]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \my_processor|dataA[7]~105 (
// Equation(s):
// \my_processor|dataA[7]~105_combout  = (\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[7]~531_combout )) # (!\my_regfile|data_readRegB[31]~26_combout ))) # (!\my_processor|checker|isI~combout  & (((\my_processor|dataA[7]~104_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_regfile|data_readRegB[7]~531_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[7]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[7]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[7]~105 .lut_mask = 16'hDFD0;
defparam \my_processor|dataA[7]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \my_processor|address_dmem[7]~19 (
// Equation(s):
// \my_processor|address_dmem[7]~19_combout  = (\my_processor|getDmemAddr|Add0~14_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|checker|isDmem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|getDmemAddr|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[7]~19 .lut_mask = 16'hFF55;
defparam \my_processor|address_dmem[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \my_processor|data_writeReg[24]~133 (
// Equation(s):
// \my_processor|data_writeReg[24]~133_combout  = (\my_processor|dataB[24]~7_combout  & ((\my_processor|data_writeReg[2]~101_combout ) # ((\my_processor|data_writeReg[2]~100_combout  & \my_processor|dataA[24]~51_combout )))) # 
// (!\my_processor|dataB[24]~7_combout  & (\my_processor|data_writeReg[2]~101_combout  & ((\my_processor|dataA[24]~51_combout ) # (!\my_processor|data_writeReg[2]~100_combout ))))

	.dataa(\my_processor|dataB[24]~7_combout ),
	.datab(\my_processor|data_writeReg[2]~100_combout ),
	.datac(\my_processor|data_writeReg[2]~101_combout ),
	.datad(\my_processor|dataA[24]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~133 .lut_mask = 16'hF8B0;
defparam \my_processor|data_writeReg[24]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~97 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~80_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~84_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~97 .lut_mask = 16'hE2E2;
defparam \my_processor|ALUOper|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \my_processor|data_writeReg[24]~129 (
// Equation(s):
// \my_processor|data_writeReg[24]~129_combout  = (\my_processor|data_writeReg[1]~35_combout  & ((\my_processor|data_writeReg[4]~102_combout  & ((\my_processor|ALUOper|ShiftLeft0~85_combout ))) # (!\my_processor|data_writeReg[4]~102_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~83_combout )))) # (!\my_processor|data_writeReg[1]~35_combout  & (\my_processor|data_writeReg[4]~102_combout ))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|data_writeReg[4]~102_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~129 .lut_mask = 16'hEC64;
defparam \my_processor|data_writeReg[24]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~98 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~77_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~79_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~98 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~99 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~99_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~6_combout  & (\my_processor|dataA[0]~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|ALUOper|ShiftLeft0~98_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|dataA[0]~81_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~99 .lut_mask = 16'hB380;
defparam \my_processor|ALUOper|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \my_processor|data_writeReg[24]~130 (
// Equation(s):
// \my_processor|data_writeReg[24]~130_combout  = (\my_processor|data_writeReg[1]~35_combout  & (((\my_processor|data_writeReg[24]~129_combout )))) # (!\my_processor|data_writeReg[1]~35_combout  & ((\my_processor|data_writeReg[24]~129_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~99_combout ))) # (!\my_processor|data_writeReg[24]~129_combout  & (\my_processor|ALUOper|ShiftLeft0~97_combout ))))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.datac(\my_processor|data_writeReg[24]~129_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~130 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[24]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~25 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~24_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~25 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~26 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~25_combout )))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~26 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \my_processor|data_writeReg[24]~131 (
// Equation(s):
// \my_processor|data_writeReg[24]~131_combout  = (\my_processor|data_writeReg[2]~106_combout  & ((\my_processor|data_writeReg[2]~105_combout ) # ((\my_processor|ALUOper|ShiftRight0~26_combout )))) # (!\my_processor|data_writeReg[2]~106_combout  & 
// (!\my_processor|data_writeReg[2]~105_combout  & ((\my_processor|ALUOper|Add1~48_combout ))))

	.dataa(\my_processor|data_writeReg[2]~106_combout ),
	.datab(\my_processor|data_writeReg[2]~105_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.datad(\my_processor|ALUOper|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~131 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[24]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \my_processor|data_writeReg[24]~132 (
// Equation(s):
// \my_processor|data_writeReg[24]~132_combout  = (\my_processor|data_writeReg[2]~105_combout  & ((\my_processor|data_writeReg[24]~131_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[24]~131_combout  & 
// ((\my_processor|data_writeReg[24]~130_combout ))))) # (!\my_processor|data_writeReg[2]~105_combout  & (((\my_processor|data_writeReg[24]~131_combout ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|data_writeReg[2]~105_combout ),
	.datac(\my_processor|data_writeReg[24]~130_combout ),
	.datad(\my_processor|data_writeReg[24]~131_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~132 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[24]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \my_processor|data_writeReg[24]~134 (
// Equation(s):
// \my_processor|data_writeReg[24]~134_combout  = (\my_processor|data_writeReg[2]~100_combout  & (((\my_processor|data_writeReg[24]~133_combout )))) # (!\my_processor|data_writeReg[2]~100_combout  & ((\my_processor|data_writeReg[24]~133_combout  & 
// (\my_processor|ALUOper|Add0~48_combout )) # (!\my_processor|data_writeReg[24]~133_combout  & ((\my_processor|data_writeReg[24]~132_combout )))))

	.dataa(\my_processor|ALUOper|Add0~48_combout ),
	.datab(\my_processor|data_writeReg[2]~100_combout ),
	.datac(\my_processor|data_writeReg[24]~133_combout ),
	.datad(\my_processor|data_writeReg[24]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~134 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[24]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \my_processor|data_writeReg[24]~135 (
// Equation(s):
// \my_processor|data_writeReg[24]~135_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|data_writeReg[24]~134_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|data_writeReg[24]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~135 .lut_mask = 16'h8B88;
defparam \my_processor|data_writeReg[24]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \my_processor|data_writeReg[24]~136 (
// Equation(s):
// \my_processor|data_writeReg[24]~136_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[24]~135_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~70_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~70_combout ),
	.datad(\my_processor|data_writeReg[24]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~136 .lut_mask = 16'hFFAB;
defparam \my_processor|data_writeReg[24]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg[24]~136_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[24]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~174 (
// Equation(s):
// \my_regfile|data_readRegA[24]~174_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[30].dffei|q [24]) # (\my_regfile|bca|bitcheck[30]~39_combout )))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [24]) # (\my_regfile|bca|bitcheck[30]~39_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[30]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~174 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~173 (
// Equation(s):
// \my_regfile|data_readRegA[24]~173_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [24] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~173 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~175 (
// Equation(s):
// \my_regfile|data_readRegA[24]~175_combout  = (\my_regfile|data_readRegA[24]~174_combout  & (\my_regfile|data_readRegA[24]~173_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [24]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|data_readRegA[24]~174_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.datad(\my_regfile|data_readRegA[24]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~175 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[24]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~171 (
// Equation(s):
// \my_regfile|data_readRegA[24]~171_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [24])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [24]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~171 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~168 (
// Equation(s):
// \my_regfile|data_readRegA[24]~168_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [24])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [24]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~168 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~169 (
// Equation(s):
// \my_regfile|data_readRegA[24]~169_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & (((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [24])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [24] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.datac(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~169 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~170 (
// Equation(s):
// \my_regfile|data_readRegA[24]~170_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [24]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [24]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~170 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~172 (
// Equation(s):
// \my_regfile|data_readRegA[24]~172_combout  = (\my_regfile|data_readRegA[24]~171_combout  & (\my_regfile|data_readRegA[24]~168_combout  & (\my_regfile|data_readRegA[24]~169_combout  & \my_regfile|data_readRegA[24]~170_combout )))

	.dataa(\my_regfile|data_readRegA[24]~171_combout ),
	.datab(\my_regfile|data_readRegA[24]~168_combout ),
	.datac(\my_regfile|data_readRegA[24]~169_combout ),
	.datad(\my_regfile|data_readRegA[24]~170_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~172 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~158 (
// Equation(s):
// \my_regfile|data_readRegA[24]~158_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [24]) # (!\my_regfile|bca|bitcheck[3]~17_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )) # (!\my_processor|ctrl_readRegA[0]~4_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~158 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~159 (
// Equation(s):
// \my_regfile|data_readRegA[24]~159_combout  = (\my_regfile|bca|bitcheck[0]~45_combout  & (\my_regfile|data_readRegA[24]~158_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [24]) # (\my_regfile|bca|bitcheck[2]~46_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[0]~45_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~46_combout ),
	.datad(\my_regfile|data_readRegA[24]~158_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~159 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~160 (
// Equation(s):
// \my_regfile|data_readRegA[24]~160_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [24])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [24] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~160 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~156 (
// Equation(s):
// \my_regfile|data_readRegA[24]~156_combout  = (\my_regfile|bca|bitcheck[5]~4_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [24]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [24])) # (!\my_regfile|bca|bitcheck[21]~2_combout )))

	.dataa(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datab(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~156 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~155 (
// Equation(s):
// \my_regfile|data_readRegA[24]~155_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [24])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~155 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~157 (
// Equation(s):
// \my_regfile|data_readRegA[24]~157_combout  = (\my_regfile|data_readRegA[24]~156_combout  & \my_regfile|data_readRegA[24]~155_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[24]~156_combout ),
	.datad(\my_regfile|data_readRegA[24]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~157 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~161 (
// Equation(s):
// \my_regfile|data_readRegA[24]~161_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [24])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [24]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~161 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~162 (
// Equation(s):
// \my_regfile|data_readRegA[24]~162_combout  = (\my_regfile|data_readRegA[24]~159_combout  & (\my_regfile|data_readRegA[24]~160_combout  & (\my_regfile|data_readRegA[24]~157_combout  & \my_regfile|data_readRegA[24]~161_combout )))

	.dataa(\my_regfile|data_readRegA[24]~159_combout ),
	.datab(\my_regfile|data_readRegA[24]~160_combout ),
	.datac(\my_regfile|data_readRegA[24]~157_combout ),
	.datad(\my_regfile|data_readRegA[24]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~162 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~165 (
// Equation(s):
// \my_regfile|data_readRegA[24]~165_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [24]) # ((\my_regfile|bca|bitcheck[14]~12_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [24]) # (\my_regfile|bca|bitcheck[14]~12_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.datac(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~165 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~163 (
// Equation(s):
// \my_regfile|data_readRegA[24]~163_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [24] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [24])) # (!\my_regfile|bca|bitcheck[9]~8_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [24] & 
// (\my_regfile|bca|bitcheck[10]~6_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [24]) # (!\my_regfile|bca|bitcheck[9]~8_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~163 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~164 (
// Equation(s):
// \my_regfile|data_readRegA[24]~164_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [24] & ((\my_regfile|bca|bitcheck[12]~10_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|bca|bitcheck[12]~10_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~164 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~166 (
// Equation(s):
// \my_regfile|data_readRegA[24]~166_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [24])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [24]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~166 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~167 (
// Equation(s):
// \my_regfile|data_readRegA[24]~167_combout  = (\my_regfile|data_readRegA[24]~165_combout  & (\my_regfile|data_readRegA[24]~163_combout  & (\my_regfile|data_readRegA[24]~164_combout  & \my_regfile|data_readRegA[24]~166_combout )))

	.dataa(\my_regfile|data_readRegA[24]~165_combout ),
	.datab(\my_regfile|data_readRegA[24]~163_combout ),
	.datac(\my_regfile|data_readRegA[24]~164_combout ),
	.datad(\my_regfile|data_readRegA[24]~166_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~167 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~176 (
// Equation(s):
// \my_regfile|data_readRegA[24]~176_combout  = (\my_regfile|data_readRegA[24]~175_combout  & (\my_regfile|data_readRegA[24]~172_combout  & (\my_regfile|data_readRegA[24]~162_combout  & \my_regfile|data_readRegA[24]~167_combout )))

	.dataa(\my_regfile|data_readRegA[24]~175_combout ),
	.datab(\my_regfile|data_readRegA[24]~172_combout ),
	.datac(\my_regfile|data_readRegA[24]~162_combout ),
	.datad(\my_regfile|data_readRegA[24]~167_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~176 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \my_processor|dataA[24]~89 (
// Equation(s):
// \my_processor|dataA[24]~89_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[24]~176_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[24]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[24]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[24]~89 .lut_mask = 16'h5501;
defparam \my_processor|dataA[24]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \my_processor|dataA[24]~51 (
// Equation(s):
// \my_processor|dataA[24]~51_combout  = (\my_processor|dataA[24]~89_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[24]~174_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|dataA[24]~89_combout ),
	.datad(\my_regfile|data_readRegB[24]~174_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[24]~51 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~31 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[24]~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[22]~53_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[24]~51_combout ),
	.datad(\my_processor|dataA[22]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~31 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~32 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~27_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~31_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~32 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~33 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~16_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~32_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~33 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~34 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~33_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~34 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~77 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~73_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~76_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~77 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~87 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~87_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~107_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_processor|dataA[6]~70_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[8]~107_combout ),
	.datad(\my_processor|dataA[6]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~87 .lut_mask = 16'h3120;
defparam \my_processor|ALUOper|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~88 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~88_combout  = (\my_processor|ALUOper|ShiftRight0~87_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftRight0~85_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~88 .lut_mask = 16'hFCF0;
defparam \my_processor|ALUOper|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[6]~258 (
// Equation(s):
// \my_processor|data_writeReg[6]~258_combout  = (\my_processor|data_writeReg[1]~35_combout  & ((\my_processor|data_writeReg[4]~102_combout  & (\my_processor|ALUOper|ShiftRight0~77_combout )) # (!\my_processor|data_writeReg[4]~102_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~88_combout ))))) # (!\my_processor|data_writeReg[1]~35_combout  & (\my_processor|data_writeReg[4]~102_combout ))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|data_writeReg[4]~102_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~258 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[6]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~65 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~64_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~65 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~66 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~65_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~66 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[6]~259 (
// Equation(s):
// \my_processor|data_writeReg[6]~259_combout  = (\my_processor|data_writeReg[6]~258_combout  & ((\my_processor|ALUOper|ShiftRight0~34_combout ) # ((\my_processor|data_writeReg[1]~35_combout )))) # (!\my_processor|data_writeReg[6]~258_combout  & 
// (((!\my_processor|data_writeReg[1]~35_combout  & \my_processor|ALUOper|ShiftRight0~66_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.datab(\my_processor|data_writeReg[6]~258_combout ),
	.datac(\my_processor|data_writeReg[1]~35_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~259 .lut_mask = 16'hCBC8;
defparam \my_processor|data_writeReg[6]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \my_processor|data_writeReg[6]~256 (
// Equation(s):
// \my_processor|data_writeReg[6]~256_combout  = (\my_processor|data_writeReg[4]~87_combout  & (\my_processor|data_writeReg[4]~247_combout  & ((\my_processor|ALUOper|ShiftLeft0~101_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (((\my_processor|ALUOper|Add1~12_combout )) # (!\my_processor|data_writeReg[4]~247_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[4]~247_combout ),
	.datac(\my_processor|ALUOper|Add1~12_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~256 .lut_mask = 16'hD951;
defparam \my_processor|data_writeReg[6]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \my_processor|data_writeReg[6]~257 (
// Equation(s):
// \my_processor|data_writeReg[6]~257_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataA[6]~70_combout  & ((\my_processor|dataB[6]~25_combout ) # (!\my_processor|data_writeReg[6]~256_combout ))) # 
// (!\my_processor|dataA[6]~70_combout  & (\my_processor|dataB[6]~25_combout  & !\my_processor|data_writeReg[6]~256_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[6]~256_combout ))))

	.dataa(\my_processor|dataA[6]~70_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|dataB[6]~25_combout ),
	.datad(\my_processor|data_writeReg[6]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~257 .lut_mask = 16'hB3C8;
defparam \my_processor|data_writeReg[6]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \my_processor|data_writeReg[6]~260 (
// Equation(s):
// \my_processor|data_writeReg[6]~260_combout  = (\my_processor|data_writeReg[4]~252_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [6]) # (!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[4]~252_combout  & 
// (\my_processor|ALUOper|Add0~12_combout  & ((\my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_processor|ALUOper|Add0~12_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|data_writeReg[4]~252_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~260 .lut_mask = 16'hCAF0;
defparam \my_processor|data_writeReg[6]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[6]~261 (
// Equation(s):
// \my_processor|data_writeReg[6]~261_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[6]~260_combout  & (\my_processor|data_writeReg[6]~259_combout )) # (!\my_processor|data_writeReg[6]~260_combout  & 
// ((\my_processor|data_writeReg[6]~257_combout ))))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[6]~260_combout ))))

	.dataa(\my_processor|data_writeReg[6]~259_combout ),
	.datab(\my_processor|data_writeReg[6]~257_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[6]~260_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~261 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[6]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[6]~262 (
// Equation(s):
// \my_processor|data_writeReg[6]~262_combout  = (\my_processor|data_writeReg[6]~261_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~317_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~261_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~262 .lut_mask = 16'hFF33;
defparam \my_processor|data_writeReg[6]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~262_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~534 (
// Equation(s):
// \my_regfile|data_readRegB[6]~534_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [6])) # (!\my_processor|ctrl_readRegB[1]~4_combout ))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [6]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~534 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[6]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~532 (
// Equation(s):
// \my_regfile|data_readRegB[6]~532_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [6]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [6]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~532 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegB[6]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~533 (
// Equation(s):
// \my_regfile|data_readRegB[6]~533_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [6])) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~533 .lut_mask = 16'hAF23;
defparam \my_regfile|data_readRegB[6]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~535 (
// Equation(s):
// \my_regfile|data_readRegB[6]~535_combout  = (\my_regfile|data_readRegB[6]~532_combout  & (\my_regfile|data_readRegB[6]~533_combout  & ((\my_regfile|data_readRegB[6]~534_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[6]~534_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[6]~532_combout ),
	.datad(\my_regfile|data_readRegB[6]~533_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~535 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[6]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~538 (
// Equation(s):
// \my_regfile|data_readRegB[6]~538_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [6] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~538 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~539 (
// Equation(s):
// \my_regfile|data_readRegB[6]~539_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [6]) # ((\my_regfile|bcb|bitcheck[12]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [6]) # (\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.datac(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~539 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegB[6]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~541 (
// Equation(s):
// \my_regfile|data_readRegB[6]~541_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [6] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~541 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~540 (
// Equation(s):
// \my_regfile|data_readRegB[6]~540_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~540 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[6]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~542 (
// Equation(s):
// \my_regfile|data_readRegB[6]~542_combout  = (\my_regfile|data_readRegB[6]~538_combout  & (\my_regfile|data_readRegB[6]~539_combout  & (\my_regfile|data_readRegB[6]~541_combout  & \my_regfile|data_readRegB[6]~540_combout )))

	.dataa(\my_regfile|data_readRegB[6]~538_combout ),
	.datab(\my_regfile|data_readRegB[6]~539_combout ),
	.datac(\my_regfile|data_readRegB[6]~541_combout ),
	.datad(\my_regfile|data_readRegB[6]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~542 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~536 (
// Equation(s):
// \my_regfile|data_readRegB[6]~536_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [6]) # ((\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [6] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [6]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.datac(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~536 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[6]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~537 (
// Equation(s):
// \my_regfile|data_readRegB[6]~537_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [6] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~537 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[6]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~543 (
// Equation(s):
// \my_regfile|data_readRegB[6]~543_combout  = (\my_regfile|data_readRegB[6]~535_combout  & (\my_regfile|data_readRegB[6]~542_combout  & (\my_regfile|data_readRegB[6]~536_combout  & \my_regfile|data_readRegB[6]~537_combout )))

	.dataa(\my_regfile|data_readRegB[6]~535_combout ),
	.datab(\my_regfile|data_readRegB[6]~542_combout ),
	.datac(\my_regfile|data_readRegB[6]~536_combout ),
	.datad(\my_regfile|data_readRegB[6]~537_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~543 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~546 (
// Equation(s):
// \my_regfile|data_readRegB[6]~546_combout  = (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [6]) # ((!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|bcb|bitcheck[24]~40_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~546 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[6]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~544 (
// Equation(s):
// \my_regfile|data_readRegB[6]~544_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [6]) # (\my_regfile|bcb|bitcheck[18]~32_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [6]) # (\my_regfile|bcb|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~544 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[6]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~545 (
// Equation(s):
// \my_regfile|data_readRegB[6]~545_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [6] & ((\my_regfile|bcb|bitcheck[20]~35_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [6] & 
// (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|bcb|bitcheck[20]~35_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datac(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~545 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[6]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~547 (
// Equation(s):
// \my_regfile|data_readRegB[6]~547_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [6] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~547 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[6]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~548 (
// Equation(s):
// \my_regfile|data_readRegB[6]~548_combout  = (\my_regfile|data_readRegB[6]~546_combout  & (\my_regfile|data_readRegB[6]~544_combout  & (\my_regfile|data_readRegB[6]~545_combout  & \my_regfile|data_readRegB[6]~547_combout )))

	.dataa(\my_regfile|data_readRegB[6]~546_combout ),
	.datab(\my_regfile|data_readRegB[6]~544_combout ),
	.datac(\my_regfile|data_readRegB[6]~545_combout ),
	.datad(\my_regfile|data_readRegB[6]~547_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~548 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~550 (
// Equation(s):
// \my_regfile|data_readRegB[6]~550_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [6])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~550 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[6]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~549 (
// Equation(s):
// \my_regfile|data_readRegB[6]~549_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [6] & 
// (\my_regfile|bcb|bitcheck[28]~47_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~549 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[6]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~551 (
// Equation(s):
// \my_regfile|data_readRegB[6]~551_combout  = (\my_regfile|data_readRegB[6]~550_combout  & (\my_regfile|data_readRegB[6]~549_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.datac(\my_regfile|data_readRegB[6]~550_combout ),
	.datad(\my_regfile|data_readRegB[6]~549_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~551 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[6]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~552 (
// Equation(s):
// \my_regfile|data_readRegB[6]~552_combout  = (\my_regfile|data_readRegB[6]~543_combout  & (\my_regfile|data_readRegB[6]~548_combout  & \my_regfile|data_readRegB[6]~551_combout ))

	.dataa(\my_regfile|data_readRegB[6]~543_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[6]~548_combout ),
	.datad(\my_regfile|data_readRegB[6]~551_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~552 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[6]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \my_processor|dataA[6]~69 (
// Equation(s):
// \my_processor|dataA[6]~69_combout  = ((\my_regfile|data_readRegA[6]~551_combout  & (\my_regfile|data_readRegA[6]~548_combout  & \my_regfile|data_readRegA[6]~543_combout ))) # (!\my_regfile|data_readRegA[31]~28_combout )

	.dataa(\my_regfile|data_readRegA[6]~551_combout ),
	.datab(\my_regfile|data_readRegA[31]~28_combout ),
	.datac(\my_regfile|data_readRegA[6]~548_combout ),
	.datad(\my_regfile|data_readRegA[6]~543_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[6]~69 .lut_mask = 16'hB333;
defparam \my_processor|dataA[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \my_processor|dataA[6]~70 (
// Equation(s):
// \my_processor|dataA[6]~70_combout  = (\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[6]~552_combout )) # (!\my_regfile|data_readRegB[31]~26_combout ))) # (!\my_processor|checker|isI~combout  & (((\my_processor|dataA[6]~69_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[6]~552_combout ),
	.datad(\my_processor|dataA[6]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[6]~70 .lut_mask = 16'hF7A2;
defparam \my_processor|dataA[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \my_processor|address_dmem[6]~18 (
// Equation(s):
// \my_processor|address_dmem[6]~18_combout  = (\my_processor|getDmemAddr|Add0~12_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|getDmemAddr|Add0~12_combout ),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[6]~18 .lut_mask = 16'hF0FF;
defparam \my_processor|address_dmem[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \my_processor|data_writeReg[10]~231 (
// Equation(s):
// \my_processor|data_writeReg[10]~231_combout  = (\my_processor|dataA[10]~67_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # ((\my_processor|data_writeReg[2]~81_combout  & \my_processor|dataB[10]~21_combout )))) # 
// (!\my_processor|dataA[10]~67_combout  & (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|dataB[10]~21_combout ) # (!\my_processor|data_writeReg[2]~81_combout ))))

	.dataa(\my_processor|dataA[10]~67_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|dataB[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~231 .lut_mask = 16'hF8B0;
defparam \my_processor|data_writeReg[10]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~78 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~65_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~77_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~78 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[10]~229 (
// Equation(s):
// \my_processor|data_writeReg[10]~229_combout  = (\my_processor|data_writeReg[9]~320_combout  & (\my_processor|data_writeReg[9]~198_combout )) # (!\my_processor|data_writeReg[9]~320_combout  & ((\my_processor|data_writeReg[9]~198_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~18_combout ))) # (!\my_processor|data_writeReg[9]~198_combout  & (\my_processor|ALUOper|ShiftLeft0~93_combout ))))

	.dataa(\my_processor|data_writeReg[9]~320_combout ),
	.datab(\my_processor|data_writeReg[9]~198_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~229 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[10]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[10]~230 (
// Equation(s):
// \my_processor|data_writeReg[10]~230_combout  = (\my_processor|data_writeReg[9]~197_combout  & (((\my_processor|data_writeReg[10]~229_combout )))) # (!\my_processor|data_writeReg[9]~197_combout  & ((\my_processor|data_writeReg[10]~229_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~51_combout ))) # (!\my_processor|data_writeReg[10]~229_combout  & (\my_processor|ALUOper|ShiftRight0~78_combout ))))

	.dataa(\my_processor|data_writeReg[9]~197_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.datad(\my_processor|data_writeReg[10]~229_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~230 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[10]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[10]~232 (
// Equation(s):
// \my_processor|data_writeReg[10]~232_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[10]~231_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[10]~231_combout  & 
// ((\my_processor|data_writeReg[10]~230_combout ))) # (!\my_processor|data_writeReg[10]~231_combout  & (\my_processor|ALUOper|Add1~20_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[10]~231_combout ),
	.datac(\my_processor|ALUOper|Add1~20_combout ),
	.datad(\my_processor|data_writeReg[10]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~232 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[10]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[10]~233 (
// Equation(s):
// \my_processor|data_writeReg[10]~233_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & ((\my_processor|ALUOper|Add0~20_combout ))) # (!\my_processor|data_writeReg[2]~79_combout  & 
// (\my_processor|data_writeReg[10]~232_combout ))))

	.dataa(\my_processor|data_writeReg[10]~232_combout ),
	.datab(\my_processor|data_writeReg[2]~79_combout ),
	.datac(\my_processor|ALUOper|Add0~20_combout ),
	.datad(\my_processor|data_writeReg[2]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~233 .lut_mask = 16'hE200;
defparam \my_processor|data_writeReg[10]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[10]~234 (
// Equation(s):
// \my_processor|data_writeReg[10]~234_combout  = (\my_processor|data_writeReg[10]~233_combout ) # (((\my_processor|checker|isLw~combout  & \my_dmem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|data_writeReg[31]~317_combout ))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|data_writeReg[10]~233_combout ),
	.datad(\my_processor|data_writeReg[31]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~234 .lut_mask = 16'hF8FF;
defparam \my_processor|data_writeReg[10]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~234_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~465 (
// Equation(s):
// \my_regfile|data_readRegB[10]~465_combout  = (\my_regfile|bcb|bitcheck[27]~48_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [10] & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [10])))) # 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [10]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~465 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~466 (
// Equation(s):
// \my_regfile|data_readRegB[10]~466_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~466 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[10]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~467 (
// Equation(s):
// \my_regfile|data_readRegB[10]~467_combout  = (\my_regfile|data_readRegB[10]~465_combout  & (\my_regfile|data_readRegB[10]~466_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|data_readRegB[10]~465_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.datac(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datad(\my_regfile|data_readRegB[10]~466_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~467 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[10]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~460 (
// Equation(s):
// \my_regfile|data_readRegB[10]~460_combout  = (\my_regfile|bcb|bitcheck[18]~32_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|bcb|bitcheck[18]~32_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~460 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[10]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~463 (
// Equation(s):
// \my_regfile|data_readRegB[10]~463_combout  = (\my_regfile|bcb|bitcheck[25]~43_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [10]) # (\my_regfile|bcb|bitcheck[26]~42_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [10]) # (\my_regfile|bcb|bitcheck[26]~42_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~463 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[10]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~461 (
// Equation(s):
// \my_regfile|data_readRegB[10]~461_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [10]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [10]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~461 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[10]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~462 (
// Equation(s):
// \my_regfile|data_readRegB[10]~462_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~462 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[10]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~464 (
// Equation(s):
// \my_regfile|data_readRegB[10]~464_combout  = (\my_regfile|data_readRegB[10]~460_combout  & (\my_regfile|data_readRegB[10]~463_combout  & (\my_regfile|data_readRegB[10]~461_combout  & \my_regfile|data_readRegB[10]~462_combout )))

	.dataa(\my_regfile|data_readRegB[10]~460_combout ),
	.datab(\my_regfile|data_readRegB[10]~463_combout ),
	.datac(\my_regfile|data_readRegB[10]~461_combout ),
	.datad(\my_regfile|data_readRegB[10]~462_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~464 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~448 (
// Equation(s):
// \my_regfile|data_readRegB[10]~448_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [10]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [10]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~448 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[10]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~450 (
// Equation(s):
// \my_regfile|data_readRegB[10]~450_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [10]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [10])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~450 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~449 (
// Equation(s):
// \my_regfile|data_readRegB[10]~449_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # ((!\my_regfile|bcb|bitcheck[5]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.datac(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~449 .lut_mask = 16'h8CAF;
defparam \my_regfile|data_readRegB[10]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~451 (
// Equation(s):
// \my_regfile|data_readRegB[10]~451_combout  = (\my_regfile|data_readRegB[10]~448_combout  & (\my_regfile|data_readRegB[10]~449_combout  & ((\my_regfile|data_readRegB[10]~450_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[10]~448_combout ),
	.datab(\my_regfile|data_readRegB[10]~450_combout ),
	.datac(\my_regfile|data_readRegB[10]~449_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~451 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegB[10]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~452 (
// Equation(s):
// \my_regfile|data_readRegB[10]~452_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [10] & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~452 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[10]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~453 (
// Equation(s):
// \my_regfile|data_readRegB[10]~453_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [10]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [10]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~453 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[10]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~455 (
// Equation(s):
// \my_regfile|data_readRegB[10]~455_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~455 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[10]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~456 (
// Equation(s):
// \my_regfile|data_readRegB[10]~456_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [10]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [10]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~456 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[10]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~454 (
// Equation(s):
// \my_regfile|data_readRegB[10]~454_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [10]) # (\my_regfile|bcb|bitcheck[10]~17_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [10]) # ((\my_regfile|bcb|bitcheck[10]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~454 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[10]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~457 (
// Equation(s):
// \my_regfile|data_readRegB[10]~457_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [10])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [10] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~457 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[10]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~458 (
// Equation(s):
// \my_regfile|data_readRegB[10]~458_combout  = (\my_regfile|data_readRegB[10]~455_combout  & (\my_regfile|data_readRegB[10]~456_combout  & (\my_regfile|data_readRegB[10]~454_combout  & \my_regfile|data_readRegB[10]~457_combout )))

	.dataa(\my_regfile|data_readRegB[10]~455_combout ),
	.datab(\my_regfile|data_readRegB[10]~456_combout ),
	.datac(\my_regfile|data_readRegB[10]~454_combout ),
	.datad(\my_regfile|data_readRegB[10]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~458 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~459 (
// Equation(s):
// \my_regfile|data_readRegB[10]~459_combout  = (\my_regfile|data_readRegB[10]~451_combout  & (\my_regfile|data_readRegB[10]~452_combout  & (\my_regfile|data_readRegB[10]~453_combout  & \my_regfile|data_readRegB[10]~458_combout )))

	.dataa(\my_regfile|data_readRegB[10]~451_combout ),
	.datab(\my_regfile|data_readRegB[10]~452_combout ),
	.datac(\my_regfile|data_readRegB[10]~453_combout ),
	.datad(\my_regfile|data_readRegB[10]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~459 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~468 (
// Equation(s):
// \my_regfile|data_readRegB[10]~468_combout  = (\my_regfile|data_readRegB[10]~467_combout  & (\my_regfile|data_readRegB[10]~464_combout  & \my_regfile|data_readRegB[10]~459_combout ))

	.dataa(\my_regfile|data_readRegB[10]~467_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[10]~464_combout ),
	.datad(\my_regfile|data_readRegB[10]~459_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~468 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[10]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~470 (
// Equation(s):
// \my_regfile|data_readRegA[10]~470_combout  = (\my_regfile|data_readRegA[10]~466_combout  & (\my_regfile|data_readRegA[10]~469_combout  & \my_regfile|data_readRegA[10]~461_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[10]~466_combout ),
	.datac(\my_regfile|data_readRegA[10]~469_combout ),
	.datad(\my_regfile|data_readRegA[10]~461_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~470 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[10]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_processor|dataA[10]~101 (
// Equation(s):
// \my_processor|dataA[10]~101_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[10]~470_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[10]~470_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[10]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[10]~101 .lut_mask = 16'h3301;
defparam \my_processor|dataA[10]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \my_processor|dataA[10]~67 (
// Equation(s):
// \my_processor|dataA[10]~67_combout  = (\my_processor|dataA[10]~101_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[10]~468_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[10]~468_combout ),
	.datad(\my_processor|dataA[10]~101_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[10]~67 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~76 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[12]~64_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[10]~67_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[10]~67_combout ),
	.datad(\my_processor|dataA[12]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~76 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~79 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[11]~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~68_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[11]~66_combout ),
	.datad(\my_processor|dataA[9]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~79 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~80 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~79_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~80 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~90 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[6]~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[5]~71_combout ))

	.dataa(\my_processor|dataA[5]~71_combout ),
	.datab(gnd),
	.datac(\my_processor|dataA[6]~70_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~90 .lut_mask = 16'hF0AA;
defparam \my_processor|ALUOper|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~89 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[8]~107_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[7]~105_combout ))))

	.dataa(\my_processor|dataA[7]~105_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|dataA[8]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~89 .lut_mask = 16'hC808;
defparam \my_processor|ALUOper|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~91 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~91_combout  = (\my_processor|ALUOper|ShiftRight0~89_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~90_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~91 .lut_mask = 16'hFF30;
defparam \my_processor|ALUOper|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \my_processor|data_writeReg[5]~265 (
// Equation(s):
// \my_processor|data_writeReg[5]~265_combout  = (\my_processor|data_writeReg[1]~35_combout  & (\my_processor|ALUOper|ShiftRight0~91_combout  & (!\my_processor|data_writeReg[4]~102_combout ))) # (!\my_processor|data_writeReg[1]~35_combout  & 
// (((\my_processor|data_writeReg[4]~102_combout ) # (\my_processor|ALUOper|ShiftRight0~69_combout ))))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.datac(\my_processor|data_writeReg[4]~102_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~265 .lut_mask = 16'h5D58;
defparam \my_processor|data_writeReg[5]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \my_processor|data_writeReg[5]~266 (
// Equation(s):
// \my_processor|data_writeReg[5]~266_combout  = (\my_processor|data_writeReg[4]~102_combout  & ((\my_processor|data_writeReg[5]~265_combout  & ((\my_processor|ALUOper|ShiftRight0~38_combout ))) # (!\my_processor|data_writeReg[5]~265_combout  & 
// (\my_processor|ALUOper|ShiftRight0~80_combout )))) # (!\my_processor|data_writeReg[4]~102_combout  & (((\my_processor|data_writeReg[5]~265_combout ))))

	.dataa(\my_processor|data_writeReg[4]~102_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.datac(\my_processor|data_writeReg[5]~265_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~266 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[5]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \my_processor|data[4]~40 (
// Equation(s):
// \my_processor|data[4]~40_combout  = (\my_regfile|data_readRegA[4]~595_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[4]~595_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~40 .lut_mask = 16'hDDDD;
defparam \my_processor|data[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \my_processor|data[5]~41 (
// Equation(s):
// \my_processor|data[5]~41_combout  = (\my_regfile|data_readRegA[5]~573_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[5]~573_combout ),
	.cin(gnd),
	.combout(\my_processor|data[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~41 .lut_mask = 16'hFF55;
defparam \my_processor|data[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[5]~41_combout ,\my_processor|data[4]~40_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[5]~267 (
// Equation(s):
// \my_processor|data_writeReg[5]~267_combout  = (\my_processor|data_writeReg[4]~252_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [5]) # (!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[4]~252_combout  & 
// (\my_processor|ALUOper|Add0~10_combout  & ((\my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_processor|ALUOper|Add0~10_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|data_writeReg[4]~252_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~267 .lut_mask = 16'hCAF0;
defparam \my_processor|data_writeReg[5]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[5]~268 (
// Equation(s):
// \my_processor|data_writeReg[5]~268_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[5]~267_combout  & ((\my_processor|data_writeReg[5]~266_combout ))) # (!\my_processor|data_writeReg[5]~267_combout  & 
// (\my_processor|data_writeReg[5]~264_combout )))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[5]~267_combout ))))

	.dataa(\my_processor|data_writeReg[5]~264_combout ),
	.datab(\my_processor|data_writeReg[5]~266_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[5]~267_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~268 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[5]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[5]~269 (
// Equation(s):
// \my_processor|data_writeReg[5]~269_combout  = (\my_processor|data_writeReg[5]~268_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[5]~268_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~269 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[5]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[5]~269_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~571 (
// Equation(s):
// \my_regfile|data_readRegB[5]~571_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [5] & 
// (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~571 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[5]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~570 (
// Equation(s):
// \my_regfile|data_readRegB[5]~570_combout  = (\my_regfile|bcb|bitcheck[27]~48_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # (\my_regfile|bcb|bitcheck[28]~47_combout )))) # 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # ((\my_regfile|bcb|bitcheck[28]~47_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~570 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[5]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~572 (
// Equation(s):
// \my_regfile|data_readRegB[5]~572_combout  = (\my_regfile|data_readRegB[5]~571_combout  & (\my_regfile|data_readRegB[5]~570_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|data_readRegB[5]~571_combout ),
	.datad(\my_regfile|data_readRegB[5]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~572 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[5]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~568 (
// Equation(s):
// \my_regfile|data_readRegB[5]~568_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[26].dffei|q [5]) # (\my_regfile|bcb|bitcheck[26]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [5]) # (\my_regfile|bcb|bitcheck[26]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~568 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[5]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~565 (
// Equation(s):
// \my_regfile|data_readRegB[5]~565_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[19]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [5] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~565 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[5]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~566 (
// Equation(s):
// \my_regfile|data_readRegB[5]~566_combout  = (\my_regfile|bcb|bitcheck[22]~36_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [5]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|bcb|bitcheck[22]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [5]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~566 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[5]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~567 (
// Equation(s):
// \my_regfile|data_readRegB[5]~567_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [5]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [5]) # ((\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~567 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[5]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~569 (
// Equation(s):
// \my_regfile|data_readRegB[5]~569_combout  = (\my_regfile|data_readRegB[5]~568_combout  & (\my_regfile|data_readRegB[5]~565_combout  & (\my_regfile|data_readRegB[5]~566_combout  & \my_regfile|data_readRegB[5]~567_combout )))

	.dataa(\my_regfile|data_readRegB[5]~568_combout ),
	.datab(\my_regfile|data_readRegB[5]~565_combout ),
	.datac(\my_regfile|data_readRegB[5]~566_combout ),
	.datad(\my_regfile|data_readRegB[5]~567_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~569 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~555 (
// Equation(s):
// \my_regfile|data_readRegB[5]~555_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [5])) # (!\my_processor|ctrl_readRegB[1]~4_combout ))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [5]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~555 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[5]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~554 (
// Equation(s):
// \my_regfile|data_readRegB[5]~554_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [5]) # ((!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~554 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[5]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~553 (
// Equation(s):
// \my_regfile|data_readRegB[5]~553_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [5])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [5])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~553 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[5]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~556 (
// Equation(s):
// \my_regfile|data_readRegB[5]~556_combout  = (\my_regfile|data_readRegB[5]~554_combout  & (\my_regfile|data_readRegB[5]~553_combout  & ((\my_regfile|data_readRegB[5]~555_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[5]~555_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[5]~554_combout ),
	.datad(\my_regfile|data_readRegB[5]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~556 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[5]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~557 (
// Equation(s):
// \my_regfile|data_readRegB[5]~557_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [5]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [5]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~557 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[5]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~558 (
// Equation(s):
// \my_regfile|data_readRegB[5]~558_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [5]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [5]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~558 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[5]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~561 (
// Equation(s):
// \my_regfile|data_readRegB[5]~561_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [5]) # ((!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~561 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[5]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~559 (
// Equation(s):
// \my_regfile|data_readRegB[5]~559_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [5] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [5])))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [5]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~559 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegB[5]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~562 (
// Equation(s):
// \my_regfile|data_readRegB[5]~562_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [5]) # ((!\my_regfile|bcb|bitcheck[15]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [5] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.datac(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datad(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~562 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[5]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~560 (
// Equation(s):
// \my_regfile|data_readRegB[5]~560_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [5]) # ((\my_regfile|bcb|bitcheck[12]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [5]) # (\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.datac(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~560 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegB[5]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~563 (
// Equation(s):
// \my_regfile|data_readRegB[5]~563_combout  = (\my_regfile|data_readRegB[5]~561_combout  & (\my_regfile|data_readRegB[5]~559_combout  & (\my_regfile|data_readRegB[5]~562_combout  & \my_regfile|data_readRegB[5]~560_combout )))

	.dataa(\my_regfile|data_readRegB[5]~561_combout ),
	.datab(\my_regfile|data_readRegB[5]~559_combout ),
	.datac(\my_regfile|data_readRegB[5]~562_combout ),
	.datad(\my_regfile|data_readRegB[5]~560_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~563 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~564 (
// Equation(s):
// \my_regfile|data_readRegB[5]~564_combout  = (\my_regfile|data_readRegB[5]~556_combout  & (\my_regfile|data_readRegB[5]~557_combout  & (\my_regfile|data_readRegB[5]~558_combout  & \my_regfile|data_readRegB[5]~563_combout )))

	.dataa(\my_regfile|data_readRegB[5]~556_combout ),
	.datab(\my_regfile|data_readRegB[5]~557_combout ),
	.datac(\my_regfile|data_readRegB[5]~558_combout ),
	.datad(\my_regfile|data_readRegB[5]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~564 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~573 (
// Equation(s):
// \my_regfile|data_readRegB[5]~573_combout  = (\my_regfile|data_readRegB[5]~572_combout  & (\my_regfile|data_readRegB[5]~569_combout  & \my_regfile|data_readRegB[5]~564_combout ))

	.dataa(\my_regfile|data_readRegB[5]~572_combout ),
	.datab(\my_regfile|data_readRegB[5]~569_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[5]~564_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~573 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegB[5]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \my_processor|dataB[5]~26 (
// Equation(s):
// \my_processor|dataB[5]~26_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [5])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[5]~573_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_regfile|data_readRegB[5]~573_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[5]~26 .lut_mask = 16'hCCF5;
defparam \my_processor|dataB[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \my_processor|address_dmem[5]~17 (
// Equation(s):
// \my_processor|address_dmem[5]~17_combout  = (\my_processor|getDmemAddr|Add0~10_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(\my_processor|checker|isDmem~0_combout ),
	.datac(\my_processor|getDmemAddr|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|address_dmem[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[5]~17 .lut_mask = 16'hF3F3;
defparam \my_processor|address_dmem[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \my_processor|data_writeReg[8]~243 (
// Equation(s):
// \my_processor|data_writeReg[8]~243_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[8]~23_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # (\my_processor|dataA[8]~107_combout ))) # 
// (!\my_processor|dataB[8]~23_combout  & (\my_processor|data_writeReg[4]~87_combout  & \my_processor|dataA[8]~107_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[4]~87_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|dataA[8]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~243 .lut_mask = 16'hF8D0;
defparam \my_processor|data_writeReg[8]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~59 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~41_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~58_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~59 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~83 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~79_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~82_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~83 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~71 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~67_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~70_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~71 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~84 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~71_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~83_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~84 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[8]~241 (
// Equation(s):
// \my_processor|data_writeReg[8]~241_combout  = (\my_processor|data_writeReg[9]~198_combout  & ((\my_processor|data_writeReg[9]~320_combout ) # ((\my_processor|ALUOper|ShiftRight0~26_combout )))) # (!\my_processor|data_writeReg[9]~198_combout  & 
// (!\my_processor|data_writeReg[9]~320_combout  & (\my_processor|ALUOper|ShiftLeft0~99_combout )))

	.dataa(\my_processor|data_writeReg[9]~198_combout ),
	.datab(\my_processor|data_writeReg[9]~320_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~241 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[8]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[8]~242 (
// Equation(s):
// \my_processor|data_writeReg[8]~242_combout  = (\my_processor|data_writeReg[9]~197_combout  & (((\my_processor|data_writeReg[8]~241_combout )))) # (!\my_processor|data_writeReg[9]~197_combout  & ((\my_processor|data_writeReg[8]~241_combout  & 
// (\my_processor|ALUOper|ShiftRight0~59_combout )) # (!\my_processor|data_writeReg[8]~241_combout  & ((\my_processor|ALUOper|ShiftRight0~84_combout )))))

	.dataa(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.datab(\my_processor|data_writeReg[9]~197_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.datad(\my_processor|data_writeReg[8]~241_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~242 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[8]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[8]~244 (
// Equation(s):
// \my_processor|data_writeReg[8]~244_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[8]~243_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[8]~243_combout  & 
// ((\my_processor|data_writeReg[8]~242_combout ))) # (!\my_processor|data_writeReg[8]~243_combout  & (\my_processor|ALUOper|Add1~16_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[8]~243_combout ),
	.datac(\my_processor|ALUOper|Add1~16_combout ),
	.datad(\my_processor|data_writeReg[8]~242_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~244 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[8]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[8]~245 (
// Equation(s):
// \my_processor|data_writeReg[8]~245_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & (\my_processor|ALUOper|Add0~16_combout )) # (!\my_processor|data_writeReg[2]~79_combout  & 
// ((\my_processor|data_writeReg[8]~244_combout )))))

	.dataa(\my_processor|data_writeReg[2]~79_combout ),
	.datab(\my_processor|ALUOper|Add0~16_combout ),
	.datac(\my_processor|data_writeReg[8]~244_combout ),
	.datad(\my_processor|data_writeReg[2]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~245 .lut_mask = 16'hD800;
defparam \my_processor|data_writeReg[8]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[8]~246 (
// Equation(s):
// \my_processor|data_writeReg[8]~246_combout  = ((\my_processor|data_writeReg[8]~245_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [8] & \my_processor|checker|isLw~combout ))) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(\my_processor|data_writeReg[31]~317_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[8]~245_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~246 .lut_mask = 16'hFFD5;
defparam \my_processor|data_writeReg[8]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~246_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~506 (
// Equation(s):
// \my_regfile|data_readRegA[8]~506_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[23]~32_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[24]~31_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [8]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.datac(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~506 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[8]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~505 (
// Equation(s):
// \my_regfile|data_readRegA[8]~505_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [8] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~505 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[8]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~504 (
// Equation(s):
// \my_regfile|data_readRegA[8]~504_combout  = (\my_regfile|bca|bitcheck[18]~23_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [8])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|bca|bitcheck[18]~23_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [8]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~504 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[8]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~507 (
// Equation(s):
// \my_regfile|data_readRegA[8]~507_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [8]) # (!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [8]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~507 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[8]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~508 (
// Equation(s):
// \my_regfile|data_readRegA[8]~508_combout  = (\my_regfile|data_readRegA[8]~506_combout  & (\my_regfile|data_readRegA[8]~505_combout  & (\my_regfile|data_readRegA[8]~504_combout  & \my_regfile|data_readRegA[8]~507_combout )))

	.dataa(\my_regfile|data_readRegA[8]~506_combout ),
	.datab(\my_regfile|data_readRegA[8]~505_combout ),
	.datac(\my_regfile|data_readRegA[8]~504_combout ),
	.datad(\my_regfile|data_readRegA[8]~507_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~508 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_processor|dataA[8]~106 (
// Equation(s):
// \my_processor|dataA[8]~106_combout  = ((\my_regfile|data_readRegA[8]~508_combout  & (\my_regfile|data_readRegA[8]~511_combout  & \my_regfile|data_readRegA[8]~503_combout ))) # (!\my_regfile|data_readRegA[31]~28_combout )

	.dataa(\my_regfile|data_readRegA[31]~28_combout ),
	.datab(\my_regfile|data_readRegA[8]~508_combout ),
	.datac(\my_regfile|data_readRegA[8]~511_combout ),
	.datad(\my_regfile|data_readRegA[8]~503_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[8]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[8]~106 .lut_mask = 16'hD555;
defparam \my_processor|dataA[8]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_processor|dataA[8]~107 (
// Equation(s):
// \my_processor|dataA[8]~107_combout  = (\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[8]~510_combout )) # (!\my_regfile|data_readRegB[31]~26_combout ))) # (!\my_processor|checker|isI~combout  & (((\my_processor|dataA[8]~106_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[8]~106_combout ),
	.datad(\my_regfile|data_readRegB[8]~510_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[8]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[8]~107 .lut_mask = 16'hFC74;
defparam \my_processor|dataA[8]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~24 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~107_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[10]~67_combout )))

	.dataa(gnd),
	.datab(\my_processor|dataA[8]~107_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[10]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~24 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~26 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~25_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~26 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~88 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~26_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~88 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~105 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~105_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~21_combout ) # 
// (\my_processor|ALUOper|ShiftLeft0~22_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~105 .lut_mask = 16'h0302;
defparam \my_processor|ALUOper|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \my_processor|data_writeReg[19]~169 (
// Equation(s):
// \my_processor|data_writeReg[19]~169_combout  = (\my_processor|data_writeReg[19]~137_combout  & (\my_processor|data_writeReg[19]~138_combout )) # (!\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[19]~138_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~105_combout )) # (!\my_processor|data_writeReg[19]~138_combout  & ((\my_processor|ALUOper|ShiftLeft0~87_combout )))))

	.dataa(\my_processor|data_writeReg[19]~137_combout ),
	.datab(\my_processor|data_writeReg[19]~138_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~169 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[19]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~44 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|dataA[31]~44_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~12_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|dataA[31]~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~44 .lut_mask = 16'hE2E2;
defparam \my_processor|ALUOper|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~48 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~47_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~48 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \my_processor|data_writeReg[19]~170 (
// Equation(s):
// \my_processor|data_writeReg[19]~170_combout  = (\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[19]~169_combout  & ((\my_processor|ALUOper|ShiftRight0~48_combout ))) # (!\my_processor|data_writeReg[19]~169_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~88_combout )))) # (!\my_processor|data_writeReg[19]~137_combout  & (((\my_processor|data_writeReg[19]~169_combout ))))

	.dataa(\my_processor|data_writeReg[19]~137_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.datac(\my_processor|data_writeReg[19]~169_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~170 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[19]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \my_processor|data_writeReg[19]~171 (
// Equation(s):
// \my_processor|data_writeReg[19]~171_combout  = (\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[4]~87_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[4]~87_combout  & 
// ((\my_processor|data_writeReg[19]~170_combout ))) # (!\my_processor|data_writeReg[4]~87_combout  & (\my_processor|ALUOper|Add1~38_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|ALUOper|Add1~38_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|data_writeReg[19]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~171 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[19]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \my_processor|data_writeReg[19]~172 (
// Equation(s):
// \my_processor|data_writeReg[19]~172_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[19]~12_combout  & ((\my_processor|dataA[19]~56_combout ) # (\my_processor|data_writeReg[19]~171_combout ))) # 
// (!\my_processor|dataB[19]~12_combout  & (\my_processor|dataA[19]~56_combout  & \my_processor|data_writeReg[19]~171_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[19]~171_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(\my_processor|dataA[19]~56_combout ),
	.datad(\my_processor|data_writeReg[19]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~172 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[19]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~294 (
// Equation(s):
// \my_regfile|data_readRegA[18]~294_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [18]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [18]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~294 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[18]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~295 (
// Equation(s):
// \my_regfile|data_readRegA[18]~295_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [18]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [18]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~295 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[18]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N21
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~297 (
// Equation(s):
// \my_regfile|data_readRegA[18]~297_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [18]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [18]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~297 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[18]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~296 (
// Equation(s):
// \my_regfile|data_readRegA[18]~296_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [18] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [18])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [18]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~296 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~298 (
// Equation(s):
// \my_regfile|data_readRegA[18]~298_combout  = (\my_regfile|data_readRegA[18]~294_combout  & (\my_regfile|data_readRegA[18]~295_combout  & (\my_regfile|data_readRegA[18]~297_combout  & \my_regfile|data_readRegA[18]~296_combout )))

	.dataa(\my_regfile|data_readRegA[18]~294_combout ),
	.datab(\my_regfile|data_readRegA[18]~295_combout ),
	.datac(\my_regfile|data_readRegA[18]~297_combout ),
	.datad(\my_regfile|data_readRegA[18]~296_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~298 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~283 (
// Equation(s):
// \my_regfile|data_readRegA[18]~283_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # (!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~283 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~282 (
// Equation(s):
// \my_regfile|data_readRegA[18]~282_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [18]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [18]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~282 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~290 (
// Equation(s):
// \my_regfile|data_readRegA[18]~290_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [18])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [18]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~290 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~289 (
// Equation(s):
// \my_regfile|data_readRegA[18]~289_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|bca|bitcheck[6]~20_combout ) # ((\my_regfile|regWriteCheck_loop[6].dffei|q [18])))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [18] & ((\my_regfile|bca|bitcheck[6]~20_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [18]))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~289 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~291 (
// Equation(s):
// \my_regfile|data_readRegA[18]~291_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [18]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [18] & \my_processor|ctrl_readRegA[1]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~291 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegA[18]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~292 (
// Equation(s):
// \my_regfile|data_readRegA[18]~292_combout  = (\my_regfile|data_readRegA[18]~290_combout  & (\my_regfile|data_readRegA[18]~289_combout  & ((\my_regfile|data_readRegA[18]~291_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[18]~290_combout ),
	.datac(\my_regfile|data_readRegA[18]~289_combout ),
	.datad(\my_regfile|data_readRegA[18]~291_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~292 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~284 (
// Equation(s):
// \my_regfile|data_readRegA[18]~284_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [18]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [18]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~284 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~287 (
// Equation(s):
// \my_regfile|data_readRegA[18]~287_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [18]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [18]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~287 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~286 (
// Equation(s):
// \my_regfile|data_readRegA[18]~286_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [18] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~286 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~285 (
// Equation(s):
// \my_regfile|data_readRegA[18]~285_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [18]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [18]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~285 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~288 (
// Equation(s):
// \my_regfile|data_readRegA[18]~288_combout  = (\my_regfile|data_readRegA[18]~284_combout  & (\my_regfile|data_readRegA[18]~287_combout  & (\my_regfile|data_readRegA[18]~286_combout  & \my_regfile|data_readRegA[18]~285_combout )))

	.dataa(\my_regfile|data_readRegA[18]~284_combout ),
	.datab(\my_regfile|data_readRegA[18]~287_combout ),
	.datac(\my_regfile|data_readRegA[18]~286_combout ),
	.datad(\my_regfile|data_readRegA[18]~285_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~288 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~293 (
// Equation(s):
// \my_regfile|data_readRegA[18]~293_combout  = (\my_regfile|data_readRegA[18]~283_combout  & (\my_regfile|data_readRegA[18]~282_combout  & (\my_regfile|data_readRegA[18]~292_combout  & \my_regfile|data_readRegA[18]~288_combout )))

	.dataa(\my_regfile|data_readRegA[18]~283_combout ),
	.datab(\my_regfile|data_readRegA[18]~282_combout ),
	.datac(\my_regfile|data_readRegA[18]~292_combout ),
	.datad(\my_regfile|data_readRegA[18]~288_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~293 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~300 (
// Equation(s):
// \my_regfile|data_readRegA[18]~300_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [18])) # (!\my_regfile|bca|bitcheck[29]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [18] & 
// (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [18]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datac(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~300 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[18]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~299 (
// Equation(s):
// \my_regfile|data_readRegA[18]~299_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [18])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [18]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~299 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[18]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~301 (
// Equation(s):
// \my_regfile|data_readRegA[18]~301_combout  = (\my_regfile|data_readRegA[18]~300_combout  & (\my_regfile|data_readRegA[18]~299_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [18]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|data_readRegA[18]~300_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.datad(\my_regfile|data_readRegA[18]~299_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~301 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[18]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \my_processor|data[18]~52 (
// Equation(s):
// \my_processor|data[18]~52_combout  = ((\my_regfile|data_readRegA[18]~298_combout  & (\my_regfile|data_readRegA[18]~293_combout  & \my_regfile|data_readRegA[18]~301_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[18]~298_combout ),
	.datac(\my_regfile|data_readRegA[18]~293_combout ),
	.datad(\my_regfile|data_readRegA[18]~301_combout ),
	.cin(gnd),
	.combout(\my_processor|data[18]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[18]~52 .lut_mask = 16'hD555;
defparam \my_processor|data[18]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~276 (
// Equation(s):
// \my_regfile|data_readRegA[19]~276_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [19])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [19]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~276 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~274 (
// Equation(s):
// \my_regfile|data_readRegA[19]~274_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [19]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [19]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~274 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[19]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~275 (
// Equation(s):
// \my_regfile|data_readRegA[19]~275_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [19] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [19])))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~275 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N3
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~273 (
// Equation(s):
// \my_regfile|data_readRegA[19]~273_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [19]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [19]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~273 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[19]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~277 (
// Equation(s):
// \my_regfile|data_readRegA[19]~277_combout  = (\my_regfile|data_readRegA[19]~276_combout  & (\my_regfile|data_readRegA[19]~274_combout  & (\my_regfile|data_readRegA[19]~275_combout  & \my_regfile|data_readRegA[19]~273_combout )))

	.dataa(\my_regfile|data_readRegA[19]~276_combout ),
	.datab(\my_regfile|data_readRegA[19]~274_combout ),
	.datac(\my_regfile|data_readRegA[19]~275_combout ),
	.datad(\my_regfile|data_readRegA[19]~273_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~277 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~279 (
// Equation(s):
// \my_regfile|data_readRegA[19]~279_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [19])) # (!\my_regfile|bca|bitcheck[29]~41_combout ))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [19]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~279 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~175_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~278 (
// Equation(s):
// \my_regfile|data_readRegA[19]~278_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [19])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [19]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~278 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~280 (
// Equation(s):
// \my_regfile|data_readRegA[19]~280_combout  = (\my_regfile|data_readRegA[19]~279_combout  & (\my_regfile|data_readRegA[19]~278_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|data_readRegA[19]~279_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.datad(\my_regfile|data_readRegA[19]~278_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~280 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[19]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N5
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~262 (
// Equation(s):
// \my_regfile|data_readRegA[19]~262_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [19]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [19]) # ((!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~262 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegA[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~261 (
// Equation(s):
// \my_regfile|data_readRegA[19]~261_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [19]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [19]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~261 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~268 (
// Equation(s):
// \my_regfile|data_readRegA[19]~268_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|bca|bitcheck[4]~19_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [19])))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [19] & ((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~268 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~270 (
// Equation(s):
// \my_regfile|data_readRegA[19]~270_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [19]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [19])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~270 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~269 (
// Equation(s):
// \my_regfile|data_readRegA[19]~269_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [19])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [19]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~269 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~271 (
// Equation(s):
// \my_regfile|data_readRegA[19]~271_combout  = (\my_regfile|data_readRegA[19]~268_combout  & (\my_regfile|data_readRegA[19]~269_combout  & ((\my_regfile|data_readRegA[19]~270_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[19]~268_combout ),
	.datab(\my_regfile|data_readRegA[19]~270_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datad(\my_regfile|data_readRegA[19]~269_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~271 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N19
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~263 (
// Equation(s):
// \my_regfile|data_readRegA[19]~263_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [19]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [19]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~263 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y27_N11
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y27_N5
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~264 (
// Equation(s):
// \my_regfile|data_readRegA[19]~264_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [19])) # (!\my_regfile|bca|bitcheck[11]~11_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [19] & 
// (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [19]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~264 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~266 (
// Equation(s):
// \my_regfile|data_readRegA[19]~266_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [19])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [19]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~266 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N21
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~265 (
// Equation(s):
// \my_regfile|data_readRegA[19]~265_combout  = (\my_regfile|bca|bitcheck[14]~12_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [19])) # (!\my_regfile|bca|bitcheck[13]~13_combout ))) # (!\my_regfile|bca|bitcheck[14]~12_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [19]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~265 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~267 (
// Equation(s):
// \my_regfile|data_readRegA[19]~267_combout  = (\my_regfile|data_readRegA[19]~263_combout  & (\my_regfile|data_readRegA[19]~264_combout  & (\my_regfile|data_readRegA[19]~266_combout  & \my_regfile|data_readRegA[19]~265_combout )))

	.dataa(\my_regfile|data_readRegA[19]~263_combout ),
	.datab(\my_regfile|data_readRegA[19]~264_combout ),
	.datac(\my_regfile|data_readRegA[19]~266_combout ),
	.datad(\my_regfile|data_readRegA[19]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~267 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~272 (
// Equation(s):
// \my_regfile|data_readRegA[19]~272_combout  = (\my_regfile|data_readRegA[19]~262_combout  & (\my_regfile|data_readRegA[19]~261_combout  & (\my_regfile|data_readRegA[19]~271_combout  & \my_regfile|data_readRegA[19]~267_combout )))

	.dataa(\my_regfile|data_readRegA[19]~262_combout ),
	.datab(\my_regfile|data_readRegA[19]~261_combout ),
	.datac(\my_regfile|data_readRegA[19]~271_combout ),
	.datad(\my_regfile|data_readRegA[19]~267_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~272 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
cycloneive_lcell_comb \my_processor|data[19]~53 (
// Equation(s):
// \my_processor|data[19]~53_combout  = ((\my_regfile|data_readRegA[19]~277_combout  & (\my_regfile|data_readRegA[19]~280_combout  & \my_regfile|data_readRegA[19]~272_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[19]~277_combout ),
	.datac(\my_regfile|data_readRegA[19]~280_combout ),
	.datad(\my_regfile|data_readRegA[19]~272_combout ),
	.cin(gnd),
	.combout(\my_processor|data[19]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[19]~53 .lut_mask = 16'hD555;
defparam \my_processor|data[19]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[19]~53_combout ,\my_processor|data[18]~52_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[19]~173 (
// Equation(s):
// \my_processor|data_writeReg[19]~173_combout  = (\my_processor|data_writeReg[19]~144_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [19]) # ((!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[19]~144_combout  
// & (((\my_processor|ALUOper|Add0~38_combout  & \my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_processor|ALUOper|Add0~38_combout ),
	.datac(\my_processor|data_writeReg[19]~144_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~173 .lut_mask = 16'hACF0;
defparam \my_processor|data_writeReg[19]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \my_processor|data_writeReg[19]~174 (
// Equation(s):
// \my_processor|data_writeReg[19]~174_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[19]~173_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[19]~173_combout  & 
// ((\my_processor|data_writeReg[19]~172_combout ))))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[19]~173_combout ))))

	.dataa(\my_processor|data_writeReg[29]~316_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|data_writeReg[19]~172_combout ),
	.datad(\my_processor|data_writeReg[19]~173_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~174 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[19]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \my_processor|data_writeReg[19]~175 (
// Equation(s):
// \my_processor|data_writeReg[19]~175_combout  = (\my_processor|data_writeReg[19]~174_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[19]~174_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~175 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[19]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~273 (
// Equation(s):
// \my_regfile|data_readRegB[19]~273_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[23]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [19] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~273 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[19]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~274 (
// Equation(s):
// \my_regfile|data_readRegB[19]~274_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [19])) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [19] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~274 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[19]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~272 (
// Equation(s):
// \my_regfile|data_readRegB[19]~272_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [19]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [19] & 
// (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [19]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~272 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[19]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~271 (
// Equation(s):
// \my_regfile|data_readRegB[19]~271_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [19]) # (\my_regfile|bcb|bitcheck[18]~32_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [19]) # ((\my_regfile|bcb|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~271 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[19]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~275 (
// Equation(s):
// \my_regfile|data_readRegB[19]~275_combout  = (\my_regfile|data_readRegB[19]~273_combout  & (\my_regfile|data_readRegB[19]~274_combout  & (\my_regfile|data_readRegB[19]~272_combout  & \my_regfile|data_readRegB[19]~271_combout )))

	.dataa(\my_regfile|data_readRegB[19]~273_combout ),
	.datab(\my_regfile|data_readRegB[19]~274_combout ),
	.datac(\my_regfile|data_readRegB[19]~272_combout ),
	.datad(\my_regfile|data_readRegB[19]~271_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~275 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~277 (
// Equation(s):
// \my_regfile|data_readRegB[19]~277_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [19])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~277 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[19]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~276 (
// Equation(s):
// \my_regfile|data_readRegB[19]~276_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [19] & 
// (\my_regfile|bcb|bitcheck[28]~47_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~276 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[19]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~278 (
// Equation(s):
// \my_regfile|data_readRegB[19]~278_combout  = (\my_regfile|data_readRegB[19]~277_combout  & (\my_regfile|data_readRegB[19]~276_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.datab(\my_regfile|data_readRegB[19]~277_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datad(\my_regfile|data_readRegB[19]~276_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~278 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[19]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~268 (
// Equation(s):
// \my_regfile|data_readRegB[19]~268_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [19] & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [19])))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|bcb|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [19]))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~268 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~265 (
// Equation(s):
// \my_regfile|data_readRegB[19]~265_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [19] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [19])))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [19]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~265 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~267 (
// Equation(s):
// \my_regfile|data_readRegB[19]~267_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [19]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [19]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~267 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~266 (
// Equation(s):
// \my_regfile|data_readRegB[19]~266_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [19] & ((\my_regfile|bcb|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [19])))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|bcb|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [19]))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~266 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~269 (
// Equation(s):
// \my_regfile|data_readRegB[19]~269_combout  = (\my_regfile|data_readRegB[19]~268_combout  & (\my_regfile|data_readRegB[19]~265_combout  & (\my_regfile|data_readRegB[19]~267_combout  & \my_regfile|data_readRegB[19]~266_combout )))

	.dataa(\my_regfile|data_readRegB[19]~268_combout ),
	.datab(\my_regfile|data_readRegB[19]~265_combout ),
	.datac(\my_regfile|data_readRegB[19]~267_combout ),
	.datad(\my_regfile|data_readRegB[19]~266_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~269 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~260 (
// Equation(s):
// \my_regfile|data_readRegB[19]~260_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [19]) # ((!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~260 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~261 (
// Equation(s):
// \my_regfile|data_readRegB[19]~261_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [19]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [19])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~261 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~259 (
// Equation(s):
// \my_regfile|data_readRegB[19]~259_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [19])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [19])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~259 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~262 (
// Equation(s):
// \my_regfile|data_readRegB[19]~262_combout  = (\my_regfile|data_readRegB[19]~260_combout  & (\my_regfile|data_readRegB[19]~259_combout  & ((\my_regfile|data_readRegB[19]~261_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[19]~260_combout ),
	.datab(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datac(\my_regfile|data_readRegB[19]~261_combout ),
	.datad(\my_regfile|data_readRegB[19]~259_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~262 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~264 (
// Equation(s):
// \my_regfile|data_readRegB[19]~264_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [19]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [19]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~264 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~263 (
// Equation(s):
// \my_regfile|data_readRegB[19]~263_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [19]) # ((\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [19] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [19]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.datac(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~263 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~270 (
// Equation(s):
// \my_regfile|data_readRegB[19]~270_combout  = (\my_regfile|data_readRegB[19]~269_combout  & (\my_regfile|data_readRegB[19]~262_combout  & (\my_regfile|data_readRegB[19]~264_combout  & \my_regfile|data_readRegB[19]~263_combout )))

	.dataa(\my_regfile|data_readRegB[19]~269_combout ),
	.datab(\my_regfile|data_readRegB[19]~262_combout ),
	.datac(\my_regfile|data_readRegB[19]~264_combout ),
	.datad(\my_regfile|data_readRegB[19]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~270 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~279 (
// Equation(s):
// \my_regfile|data_readRegB[19]~279_combout  = (\my_regfile|data_readRegB[19]~275_combout  & (\my_regfile|data_readRegB[19]~278_combout  & \my_regfile|data_readRegB[19]~270_combout ))

	.dataa(\my_regfile|data_readRegB[19]~275_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[19]~278_combout ),
	.datad(\my_regfile|data_readRegB[19]~270_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~279 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[19]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~281 (
// Equation(s):
// \my_regfile|data_readRegA[19]~281_combout  = (\my_regfile|data_readRegA[19]~280_combout  & (\my_regfile|data_readRegA[19]~272_combout  & \my_regfile|data_readRegA[19]~277_combout ))

	.dataa(\my_regfile|data_readRegA[19]~280_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[19]~272_combout ),
	.datad(\my_regfile|data_readRegA[19]~277_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~281 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[19]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N18
cycloneive_lcell_comb \my_processor|dataA[19]~94 (
// Equation(s):
// \my_processor|dataA[19]~94_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[19]~281_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[19]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[19]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[19]~94 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[19]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N10
cycloneive_lcell_comb \my_processor|dataA[19]~56 (
// Equation(s):
// \my_processor|dataA[19]~56_combout  = (\my_processor|dataA[19]~94_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[19]~279_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_regfile|data_readRegB[19]~279_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[19]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[19]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[19]~56 .lut_mask = 16'hFFD0;
defparam \my_processor|dataA[19]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~53 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~56_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~59_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[17]~59_combout ),
	.datad(\my_processor|dataA[19]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~53 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~58 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~53_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~57_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~58 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~72 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~71_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~72 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~92 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[7]~105_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[6]~70_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[6]~70_combout ),
	.datad(\my_processor|dataA[7]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~92 .lut_mask = 16'hC840;
defparam \my_processor|ALUOper|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~93 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[5]~71_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[4]~73_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|dataA[4]~73_combout ),
	.datad(\my_processor|dataA[5]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~93 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~94 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~94_combout  = (\my_processor|ALUOper|ShiftRight0~92_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~93_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~94 .lut_mask = 16'hF3F0;
defparam \my_processor|ALUOper|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \my_processor|data_writeReg[4]~272 (
// Equation(s):
// \my_processor|data_writeReg[4]~272_combout  = (\my_processor|data_writeReg[1]~35_combout  & ((\my_processor|data_writeReg[4]~102_combout  & (\my_processor|ALUOper|ShiftRight0~83_combout )) # (!\my_processor|data_writeReg[4]~102_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~94_combout ))))) # (!\my_processor|data_writeReg[1]~35_combout  & (((\my_processor|data_writeReg[4]~102_combout ))))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.datac(\my_processor|data_writeReg[4]~102_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~272 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[4]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[4]~273 (
// Equation(s):
// \my_processor|data_writeReg[4]~273_combout  = (\my_processor|data_writeReg[1]~35_combout  & (((\my_processor|data_writeReg[4]~272_combout )))) # (!\my_processor|data_writeReg[1]~35_combout  & ((\my_processor|data_writeReg[4]~272_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~43_combout ))) # (!\my_processor|data_writeReg[4]~272_combout  & (\my_processor|ALUOper|ShiftRight0~72_combout ))))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.datad(\my_processor|data_writeReg[4]~272_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~273 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[4]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \my_processor|data_writeReg[4]~270 (
// Equation(s):
// \my_processor|data_writeReg[4]~270_combout  = (\my_processor|data_writeReg[4]~87_combout  & (\my_processor|data_writeReg[4]~247_combout  & ((\my_processor|ALUOper|ShiftLeft0~103_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (((\my_processor|ALUOper|Add1~8_combout )) # (!\my_processor|data_writeReg[4]~247_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[4]~247_combout ),
	.datac(\my_processor|ALUOper|Add1~8_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~270 .lut_mask = 16'hD951;
defparam \my_processor|data_writeReg[4]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \my_processor|data_writeReg[4]~271 (
// Equation(s):
// \my_processor|data_writeReg[4]~271_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataA[4]~73_combout  & ((\my_processor|dataB[4]~27_combout ) # (!\my_processor|data_writeReg[4]~270_combout ))) # 
// (!\my_processor|dataA[4]~73_combout  & (\my_processor|dataB[4]~27_combout  & !\my_processor|data_writeReg[4]~270_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[4]~270_combout ))))

	.dataa(\my_processor|dataA[4]~73_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|dataB[4]~27_combout ),
	.datad(\my_processor|data_writeReg[4]~270_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~271 .lut_mask = 16'hB3C8;
defparam \my_processor|data_writeReg[4]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[4]~274 (
// Equation(s):
// \my_processor|data_writeReg[4]~274_combout  = (\my_processor|data_writeReg[4]~252_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [4]) # ((!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[4]~252_combout  & 
// (((\my_processor|ALUOper|Add0~8_combout  & \my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|ALUOper|Add0~8_combout ),
	.datac(\my_processor|data_writeReg[4]~252_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~274 .lut_mask = 16'hACF0;
defparam \my_processor|data_writeReg[4]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[4]~275 (
// Equation(s):
// \my_processor|data_writeReg[4]~275_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[4]~274_combout  & (\my_processor|data_writeReg[4]~273_combout )) # (!\my_processor|data_writeReg[4]~274_combout  & 
// ((\my_processor|data_writeReg[4]~271_combout ))))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[4]~274_combout ))))

	.dataa(\my_processor|data_writeReg[4]~273_combout ),
	.datab(\my_processor|data_writeReg[4]~271_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[4]~274_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~275 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[4]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[4]~276 (
// Equation(s):
// \my_processor|data_writeReg[4]~276_combout  = (\my_processor|data_writeReg[4]~275_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~317_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~275_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~276 .lut_mask = 16'hFF33;
defparam \my_processor|data_writeReg[4]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~276_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~589 (
// Equation(s):
// \my_regfile|data_readRegA[4]~589_combout  = (\my_regfile|bca|bitcheck[24]~31_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [4]) # ((!\my_regfile|bca|bitcheck[23]~32_combout )))) # (!\my_regfile|bca|bitcheck[24]~31_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [4]) # (!\my_regfile|bca|bitcheck[23]~32_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~589 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[4]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~590 (
// Equation(s):
// \my_regfile|data_readRegA[4]~590_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [4]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [4]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~590 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[4]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~588 (
// Equation(s):
// \my_regfile|data_readRegA[4]~588_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [4]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [4]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~588 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[4]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~587 (
// Equation(s):
// \my_regfile|data_readRegA[4]~587_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [4])) # (!\my_regfile|bca|bitcheck[19]~24_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [4] & 
// (\my_regfile|bca|bitcheck[18]~23_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [4]) # (!\my_regfile|bca|bitcheck[19]~24_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~587 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[4]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~591 (
// Equation(s):
// \my_regfile|data_readRegA[4]~591_combout  = (\my_regfile|data_readRegA[4]~589_combout  & (\my_regfile|data_readRegA[4]~590_combout  & (\my_regfile|data_readRegA[4]~588_combout  & \my_regfile|data_readRegA[4]~587_combout )))

	.dataa(\my_regfile|data_readRegA[4]~589_combout ),
	.datab(\my_regfile|data_readRegA[4]~590_combout ),
	.datac(\my_regfile|data_readRegA[4]~588_combout ),
	.datad(\my_regfile|data_readRegA[4]~587_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~591 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~592 (
// Equation(s):
// \my_regfile|data_readRegA[4]~592_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [4])) # (!\my_regfile|bca|bitcheck[27]~38_combout ))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [4]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~592 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[4]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~593 (
// Equation(s):
// \my_regfile|data_readRegA[4]~593_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [4] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [4])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [4]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~593 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[4]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~594 (
// Equation(s):
// \my_regfile|data_readRegA[4]~594_combout  = (\my_regfile|data_readRegA[4]~592_combout  & (\my_regfile|data_readRegA[4]~593_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [4]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.datac(\my_regfile|data_readRegA[4]~592_combout ),
	.datad(\my_regfile|data_readRegA[4]~593_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~594 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[4]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~580 (
// Equation(s):
// \my_regfile|data_readRegA[4]~580_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [4])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [4]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~580 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~579 (
// Equation(s):
// \my_regfile|data_readRegA[4]~579_combout  = (\my_regfile|bca|bitcheck[4]~19_combout  & (((\my_regfile|regWriteCheck_loop[6].dffei|q [4]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|bca|bitcheck[4]~19_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [4]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~579 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~577 (
// Equation(s):
// \my_regfile|data_readRegA[4]~577_combout  = (\my_processor|ctrl_readRegA[0]~4_combout ) # (((\my_regfile|regWriteCheck_loop[2].dffei|q [4] & \my_processor|ctrl_readRegA[1]~10_combout )) # (!\my_regfile|bca|bitcheck[3]~17_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~577 .lut_mask = 16'hFBBB;
defparam \my_regfile|data_readRegA[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~578 (
// Equation(s):
// \my_regfile|data_readRegA[4]~578_combout  = (\my_regfile|data_readRegA[4]~577_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [4]) # (!\my_regfile|bca|bitcheck[3]~47_combout )))

	.dataa(\my_regfile|data_readRegA[4]~577_combout ),
	.datab(gnd),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[3]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~578 .lut_mask = 16'hA0AA;
defparam \my_regfile|data_readRegA[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~575 (
// Equation(s):
// \my_regfile|data_readRegA[4]~575_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # (((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # (\my_processor|ctrl_readRegA[3]~8_combout )) # (!\my_regfile|bca|bitcheck[5]~3_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~575 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegA[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~574 (
// Equation(s):
// \my_regfile|data_readRegA[4]~574_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [4]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [4]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~574 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~576 (
// Equation(s):
// \my_regfile|data_readRegA[4]~576_combout  = (\my_regfile|data_readRegA[4]~575_combout  & (\my_regfile|data_readRegA[4]~574_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [4]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|data_readRegA[4]~575_combout ),
	.datab(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.datad(\my_regfile|data_readRegA[4]~574_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~576 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~581 (
// Equation(s):
// \my_regfile|data_readRegA[4]~581_combout  = (\my_regfile|data_readRegA[4]~580_combout  & (\my_regfile|data_readRegA[4]~579_combout  & (\my_regfile|data_readRegA[4]~578_combout  & \my_regfile|data_readRegA[4]~576_combout )))

	.dataa(\my_regfile|data_readRegA[4]~580_combout ),
	.datab(\my_regfile|data_readRegA[4]~579_combout ),
	.datac(\my_regfile|data_readRegA[4]~578_combout ),
	.datad(\my_regfile|data_readRegA[4]~576_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~581 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~582 (
// Equation(s):
// \my_regfile|data_readRegA[4]~582_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [4]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [4]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~582 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~583 (
// Equation(s):
// \my_regfile|data_readRegA[4]~583_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [4]) # (\my_regfile|bca|bitcheck[12]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [4]) # (\my_regfile|bca|bitcheck[12]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~583 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~584 (
// Equation(s):
// \my_regfile|data_readRegA[4]~584_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [4] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~584 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~585 (
// Equation(s):
// \my_regfile|data_readRegA[4]~585_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [4] & ((\my_regfile|bca|bitcheck[16]~15_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & ((\my_regfile|bca|bitcheck[16]~15_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[15]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~585 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~586 (
// Equation(s):
// \my_regfile|data_readRegA[4]~586_combout  = (\my_regfile|data_readRegA[4]~582_combout  & (\my_regfile|data_readRegA[4]~583_combout  & (\my_regfile|data_readRegA[4]~584_combout  & \my_regfile|data_readRegA[4]~585_combout )))

	.dataa(\my_regfile|data_readRegA[4]~582_combout ),
	.datab(\my_regfile|data_readRegA[4]~583_combout ),
	.datac(\my_regfile|data_readRegA[4]~584_combout ),
	.datad(\my_regfile|data_readRegA[4]~585_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~586 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~595 (
// Equation(s):
// \my_regfile|data_readRegA[4]~595_combout  = (\my_regfile|data_readRegA[4]~591_combout  & (\my_regfile|data_readRegA[4]~594_combout  & (\my_regfile|data_readRegA[4]~581_combout  & \my_regfile|data_readRegA[4]~586_combout )))

	.dataa(\my_regfile|data_readRegA[4]~591_combout ),
	.datab(\my_regfile|data_readRegA[4]~594_combout ),
	.datac(\my_regfile|data_readRegA[4]~581_combout ),
	.datad(\my_regfile|data_readRegA[4]~586_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~595 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \my_processor|dataA[4]~72 (
// Equation(s):
// \my_processor|dataA[4]~72_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[4]~595_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[4]~595_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[4]~72 .lut_mask = 16'h5501;
defparam \my_processor|dataA[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \my_processor|dataA[4]~73 (
// Equation(s):
// \my_processor|dataA[4]~73_combout  = (\my_processor|dataA[4]~72_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[4]~595_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|dataA[4]~72_combout ),
	.datad(\my_regfile|data_readRegB[4]~595_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[4]~73 .lut_mask = 16'hFAF2;
defparam \my_processor|dataA[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \my_processor|address_dmem[4]~16 (
// Equation(s):
// \my_processor|address_dmem[4]~16_combout  = (\my_processor|getDmemAddr|Add0~8_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_processor|getDmemAddr|Add0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[4]~16 .lut_mask = 16'hFF0F;
defparam \my_processor|address_dmem[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~609 (
// Equation(s):
// \my_regfile|data_readRegA[3]~609_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [3]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [3]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~609 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[3]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~612 (
// Equation(s):
// \my_regfile|data_readRegA[3]~612_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [3]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [3]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~612 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[3]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~610 (
// Equation(s):
// \my_regfile|data_readRegA[3]~610_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [3]) # (\my_regfile|bca|bitcheck[22]~29_combout )))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [3]) # (\my_regfile|bca|bitcheck[22]~29_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~610 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~611 (
// Equation(s):
// \my_regfile|data_readRegA[3]~611_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [3]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [3]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~611 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[3]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~613 (
// Equation(s):
// \my_regfile|data_readRegA[3]~613_combout  = (\my_regfile|data_readRegA[3]~609_combout  & (\my_regfile|data_readRegA[3]~612_combout  & (\my_regfile|data_readRegA[3]~610_combout  & \my_regfile|data_readRegA[3]~611_combout )))

	.dataa(\my_regfile|data_readRegA[3]~609_combout ),
	.datab(\my_regfile|data_readRegA[3]~612_combout ),
	.datac(\my_regfile|data_readRegA[3]~610_combout ),
	.datad(\my_regfile|data_readRegA[3]~611_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~613 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[3]~285_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~285_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~615 (
// Equation(s):
// \my_regfile|data_readRegA[3]~615_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [3]) # (\my_regfile|bca|bitcheck[30]~39_combout )))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [3]) # ((\my_regfile|bca|bitcheck[30]~39_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.datac(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~615 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[3]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~285_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~614 (
// Equation(s):
// \my_regfile|data_readRegA[3]~614_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [3] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [3])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [3]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~614 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[3]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~616 (
// Equation(s):
// \my_regfile|data_readRegA[3]~616_combout  = (\my_regfile|data_readRegA[3]~615_combout  & (\my_regfile|data_readRegA[3]~614_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [3]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[3]~615_combout ),
	.datad(\my_regfile|data_readRegA[3]~614_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~616 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~601 (
// Equation(s):
// \my_regfile|data_readRegA[3]~601_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [3]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [3]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~601 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~599 (
// Equation(s):
// \my_regfile|data_readRegA[3]~599_combout  = ((\my_processor|ctrl_readRegA[0]~4_combout ) # ((\my_processor|ctrl_readRegA[1]~10_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [3]))) # (!\my_regfile|bca|bitcheck[3]~17_combout )

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.datad(\my_processor|ctrl_readRegA[0]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~599 .lut_mask = 16'hFFB3;
defparam \my_regfile|data_readRegA[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~600 (
// Equation(s):
// \my_regfile|data_readRegA[3]~600_combout  = (\my_regfile|data_readRegA[3]~599_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [3]) # (!\my_regfile|bca|bitcheck[3]~47_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[3]~599_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[3]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~600 .lut_mask = 16'hC0CC;
defparam \my_regfile|data_readRegA[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~597 (
// Equation(s):
// \my_regfile|data_readRegA[3]~597_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [3]) # (!\my_regfile|bca|bitcheck[5]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|bca|bitcheck[5]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~597 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegA[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~285_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~596 (
// Equation(s):
// \my_regfile|data_readRegA[3]~596_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [3])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [3])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~596 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~598 (
// Equation(s):
// \my_regfile|data_readRegA[3]~598_combout  = (\my_regfile|data_readRegA[3]~597_combout  & (\my_regfile|data_readRegA[3]~596_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [3]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~597_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.datac(\my_regfile|data_readRegA[3]~596_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~598 .lut_mask = 16'h80A0;
defparam \my_regfile|data_readRegA[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~602 (
// Equation(s):
// \my_regfile|data_readRegA[3]~602_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [3]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [3]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~602 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~603 (
// Equation(s):
// \my_regfile|data_readRegA[3]~603_combout  = (\my_regfile|data_readRegA[3]~601_combout  & (\my_regfile|data_readRegA[3]~600_combout  & (\my_regfile|data_readRegA[3]~598_combout  & \my_regfile|data_readRegA[3]~602_combout )))

	.dataa(\my_regfile|data_readRegA[3]~601_combout ),
	.datab(\my_regfile|data_readRegA[3]~600_combout ),
	.datac(\my_regfile|data_readRegA[3]~598_combout ),
	.datad(\my_regfile|data_readRegA[3]~602_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~603 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~605 (
// Equation(s):
// \my_regfile|data_readRegA[3]~605_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [3]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [3]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~605 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~606 (
// Equation(s):
// \my_regfile|data_readRegA[3]~606_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [3] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [3])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [3]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~606 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~604 (
// Equation(s):
// \my_regfile|data_readRegA[3]~604_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [3]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [3]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~604 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~285_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[3]~285_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~607 (
// Equation(s):
// \my_regfile|data_readRegA[3]~607_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [3]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [3]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~607 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~608 (
// Equation(s):
// \my_regfile|data_readRegA[3]~608_combout  = (\my_regfile|data_readRegA[3]~605_combout  & (\my_regfile|data_readRegA[3]~606_combout  & (\my_regfile|data_readRegA[3]~604_combout  & \my_regfile|data_readRegA[3]~607_combout )))

	.dataa(\my_regfile|data_readRegA[3]~605_combout ),
	.datab(\my_regfile|data_readRegA[3]~606_combout ),
	.datac(\my_regfile|data_readRegA[3]~604_combout ),
	.datad(\my_regfile|data_readRegA[3]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~608 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~617 (
// Equation(s):
// \my_regfile|data_readRegA[3]~617_combout  = (\my_regfile|data_readRegA[3]~613_combout  & (\my_regfile|data_readRegA[3]~616_combout  & (\my_regfile|data_readRegA[3]~603_combout  & \my_regfile|data_readRegA[3]~608_combout )))

	.dataa(\my_regfile|data_readRegA[3]~613_combout ),
	.datab(\my_regfile|data_readRegA[3]~616_combout ),
	.datac(\my_regfile|data_readRegA[3]~603_combout ),
	.datad(\my_regfile|data_readRegA[3]~608_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~617 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N22
cycloneive_lcell_comb \my_processor|data[3]~39 (
// Equation(s):
// \my_processor|data[3]~39_combout  = (\my_regfile|data_readRegA[3]~617_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[3]~617_combout ),
	.datad(\my_regfile|data_readRegA[31]~719_combout ),
	.cin(gnd),
	.combout(\my_processor|data[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[3]~39 .lut_mask = 16'hF0FF;
defparam \my_processor|data[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[3]~39_combout ,\my_processor|data[2]~38_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \my_processor|data_writeReg[3]~280 (
// Equation(s):
// \my_processor|data_writeReg[3]~280_combout  = (\my_processor|data_writeReg[2]~279_combout  & ((\my_processor|data_writeReg[2]~105_combout  & (\my_processor|ALUOper|ShiftLeft0~105_combout )) # (!\my_processor|data_writeReg[2]~105_combout  & 
// ((\my_processor|ALUOper|Add1~6_combout ))))) # (!\my_processor|data_writeReg[2]~279_combout  & (!\my_processor|data_writeReg[2]~105_combout ))

	.dataa(\my_processor|data_writeReg[2]~279_combout ),
	.datab(\my_processor|data_writeReg[2]~105_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.datad(\my_processor|ALUOper|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~280 .lut_mask = 16'hB391;
defparam \my_processor|data_writeReg[3]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~95 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[4]~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[3]~75_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|dataA[4]~73_combout ),
	.datad(\my_processor|dataA[3]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~95 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \my_processor|data_writeReg[3]~277 (
// Equation(s):
// \my_processor|data_writeReg[3]~277_combout  = (\my_processor|data_writeReg[2]~82_combout  & (((!\my_processor|ALUOper|ShiftLeft0~70_combout )))) # (!\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|ALUOper|ShiftLeft0~70_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~95_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~70_combout  & (\my_processor|ALUOper|ShiftRight0~86_combout ))))

	.dataa(\my_processor|data_writeReg[2]~82_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~277 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[3]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_processor|data_writeReg[3]~278 (
// Equation(s):
// \my_processor|data_writeReg[3]~278_combout  = (\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|data_writeReg[3]~277_combout  & ((\my_processor|ALUOper|ShiftRight0~75_combout ))) # (!\my_processor|data_writeReg[3]~277_combout  & 
// (\my_processor|ALUOper|ShiftRight0~90_combout )))) # (!\my_processor|data_writeReg[2]~82_combout  & (((\my_processor|data_writeReg[3]~277_combout ))))

	.dataa(\my_processor|data_writeReg[2]~82_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.datad(\my_processor|data_writeReg[3]~277_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~278 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[3]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \my_processor|data_writeReg[3]~281 (
// Equation(s):
// \my_processor|data_writeReg[3]~281_combout  = (\my_processor|data_writeReg[3]~280_combout  & ((\my_processor|data_writeReg[3]~278_combout ) # ((!\my_processor|data_writeReg[2]~106_combout )))) # (!\my_processor|data_writeReg[3]~280_combout  & 
// (((\my_processor|ALUOper|ShiftRight0~48_combout  & \my_processor|data_writeReg[2]~106_combout ))))

	.dataa(\my_processor|data_writeReg[3]~280_combout ),
	.datab(\my_processor|data_writeReg[3]~278_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.datad(\my_processor|data_writeReg[2]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~281 .lut_mask = 16'hD8AA;
defparam \my_processor|data_writeReg[3]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[3]~282 (
// Equation(s):
// \my_processor|data_writeReg[3]~282_combout  = (\my_processor|data_writeReg[2]~100_combout  & (((\my_processor|data_writeReg[2]~101_combout )))) # (!\my_processor|data_writeReg[2]~100_combout  & ((\my_processor|data_writeReg[2]~101_combout  & 
// (\my_processor|ALUOper|Add0~6_combout )) # (!\my_processor|data_writeReg[2]~101_combout  & ((\my_processor|data_writeReg[3]~281_combout )))))

	.dataa(\my_processor|data_writeReg[2]~100_combout ),
	.datab(\my_processor|ALUOper|Add0~6_combout ),
	.datac(\my_processor|data_writeReg[2]~101_combout ),
	.datad(\my_processor|data_writeReg[3]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~282 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[3]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \my_processor|data_writeReg[3]~283 (
// Equation(s):
// \my_processor|data_writeReg[3]~283_combout  = (\my_processor|dataA[3]~75_combout  & ((\my_processor|data_writeReg[3]~282_combout ) # ((\my_processor|dataB[3]~28_combout  & \my_processor|data_writeReg[2]~100_combout )))) # 
// (!\my_processor|dataA[3]~75_combout  & (\my_processor|data_writeReg[3]~282_combout  & ((\my_processor|dataB[3]~28_combout ) # (!\my_processor|data_writeReg[2]~100_combout ))))

	.dataa(\my_processor|dataA[3]~75_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(\my_processor|data_writeReg[2]~100_combout ),
	.datad(\my_processor|data_writeReg[3]~282_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~283 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[3]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \my_processor|data_writeReg[3]~284 (
// Equation(s):
// \my_processor|data_writeReg[3]~284_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[3]~283_combout  & 
// !\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[3]~283_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~284 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[3]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[3]~285 (
// Equation(s):
// \my_processor|data_writeReg[3]~285_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[3]~284_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~70_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~70_combout ),
	.datad(\my_processor|data_writeReg[3]~284_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~285 .lut_mask = 16'hFFAB;
defparam \my_processor|data_writeReg[3]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg[3]~285_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~285_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~606 (
// Equation(s):
// \my_regfile|data_readRegB[3]~606_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [3]) # ((!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~606 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~604 (
// Equation(s):
// \my_regfile|data_readRegB[3]~604_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [3] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [3])))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [3]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~604 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~605 (
// Equation(s):
// \my_regfile|data_readRegB[3]~605_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [3]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [3]) # ((\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~605 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~607 (
// Equation(s):
// \my_regfile|data_readRegB[3]~607_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [3]) # ((!\my_regfile|bcb|bitcheck[15]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.datac(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~607 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~608 (
// Equation(s):
// \my_regfile|data_readRegB[3]~608_combout  = (\my_regfile|data_readRegB[3]~606_combout  & (\my_regfile|data_readRegB[3]~604_combout  & (\my_regfile|data_readRegB[3]~605_combout  & \my_regfile|data_readRegB[3]~607_combout )))

	.dataa(\my_regfile|data_readRegB[3]~606_combout ),
	.datab(\my_regfile|data_readRegB[3]~604_combout ),
	.datac(\my_regfile|data_readRegB[3]~605_combout ),
	.datad(\my_regfile|data_readRegB[3]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~608 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~601 (
// Equation(s):
// \my_regfile|data_readRegB[3]~601_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [3] & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~601 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~597 (
// Equation(s):
// \my_regfile|data_readRegB[3]~597_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [3]) # (\my_processor|ctrl_readRegB[3]~3_combout ))) # (!\my_regfile|bcb|bitcheck[5]~4_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.datad(\my_processor|ctrl_readRegB[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~597 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegB[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~596 (
// Equation(s):
// \my_regfile|data_readRegB[3]~596_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [3]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [3]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~596 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegB[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~598 (
// Equation(s):
// \my_regfile|data_readRegB[3]~598_combout  = (\my_regfile|data_readRegB[3]~597_combout  & (\my_regfile|data_readRegB[3]~596_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.datac(\my_regfile|data_readRegB[3]~597_combout ),
	.datad(\my_regfile|data_readRegB[3]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~598 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~599 (
// Equation(s):
// \my_regfile|data_readRegB[3]~599_combout  = (\my_processor|ctrl_readRegB[0]~1_combout ) # (((\my_processor|ctrl_readRegB[1]~4_combout  & \my_regfile|regWriteCheck_loop[2].dffei|q [3])) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~599 .lut_mask = 16'hECFF;
defparam \my_regfile|data_readRegB[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~600 (
// Equation(s):
// \my_regfile|data_readRegB[3]~600_combout  = (\my_regfile|data_readRegB[3]~599_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[3]~53_combout )))

	.dataa(gnd),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.datac(\my_regfile|bcb|bitcheck[3]~53_combout ),
	.datad(\my_regfile|data_readRegB[3]~599_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~600 .lut_mask = 16'hCF00;
defparam \my_regfile|data_readRegB[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~602 (
// Equation(s):
// \my_regfile|data_readRegB[3]~602_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[7]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~602 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~603 (
// Equation(s):
// \my_regfile|data_readRegB[3]~603_combout  = (\my_regfile|data_readRegB[3]~601_combout  & (\my_regfile|data_readRegB[3]~598_combout  & (\my_regfile|data_readRegB[3]~600_combout  & \my_regfile|data_readRegB[3]~602_combout )))

	.dataa(\my_regfile|data_readRegB[3]~601_combout ),
	.datab(\my_regfile|data_readRegB[3]~598_combout ),
	.datac(\my_regfile|data_readRegB[3]~600_combout ),
	.datad(\my_regfile|data_readRegB[3]~602_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~603 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~614 (
// Equation(s):
// \my_regfile|data_readRegB[3]~614_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [3]) # (\my_regfile|bcb|bitcheck[28]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [3]) # (\my_regfile|bcb|bitcheck[28]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~614 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[3]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~615 (
// Equation(s):
// \my_regfile|data_readRegB[3]~615_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [3])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~615 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[3]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~616 (
// Equation(s):
// \my_regfile|data_readRegB[3]~616_combout  = (\my_regfile|data_readRegB[3]~614_combout  & (\my_regfile|data_readRegB[3]~615_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|data_readRegB[3]~614_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.datac(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datad(\my_regfile|data_readRegB[3]~615_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~616 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~609 (
// Equation(s):
// \my_regfile|data_readRegB[3]~609_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[19]~33_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~609 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[3]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~612 (
// Equation(s):
// \my_regfile|data_readRegB[3]~612_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~612 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[3]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~610 (
// Equation(s):
// \my_regfile|data_readRegB[3]~610_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [3]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [3]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~610 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~611 (
// Equation(s):
// \my_regfile|data_readRegB[3]~611_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [3])) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [3] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~611 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[3]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~613 (
// Equation(s):
// \my_regfile|data_readRegB[3]~613_combout  = (\my_regfile|data_readRegB[3]~609_combout  & (\my_regfile|data_readRegB[3]~612_combout  & (\my_regfile|data_readRegB[3]~610_combout  & \my_regfile|data_readRegB[3]~611_combout )))

	.dataa(\my_regfile|data_readRegB[3]~609_combout ),
	.datab(\my_regfile|data_readRegB[3]~612_combout ),
	.datac(\my_regfile|data_readRegB[3]~610_combout ),
	.datad(\my_regfile|data_readRegB[3]~611_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~613 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~617 (
// Equation(s):
// \my_regfile|data_readRegB[3]~617_combout  = (\my_regfile|data_readRegB[3]~608_combout  & (\my_regfile|data_readRegB[3]~603_combout  & (\my_regfile|data_readRegB[3]~616_combout  & \my_regfile|data_readRegB[3]~613_combout )))

	.dataa(\my_regfile|data_readRegB[3]~608_combout ),
	.datab(\my_regfile|data_readRegB[3]~603_combout ),
	.datac(\my_regfile|data_readRegB[3]~616_combout ),
	.datad(\my_regfile|data_readRegB[3]~613_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~617 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \my_processor|dataA[3]~74 (
// Equation(s):
// \my_processor|dataA[3]~74_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[3]~617_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[3]~617_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[3]~74 .lut_mask = 16'h5501;
defparam \my_processor|dataA[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \my_processor|dataA[3]~75 (
// Equation(s):
// \my_processor|dataA[3]~75_combout  = (\my_processor|dataA[3]~74_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[3]~617_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[3]~617_combout ),
	.datad(\my_processor|dataA[3]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[3]~75 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \my_processor|address_dmem[3]~15 (
// Equation(s):
// \my_processor|address_dmem[3]~15_combout  = (\my_processor|getDmemAddr|Add0~6_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_processor|getDmemAddr|Add0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[3]~15 .lut_mask = 16'hFF0F;
defparam \my_processor|address_dmem[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~363 (
// Equation(s):
// \my_regfile|data_readRegA[15]~363_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [15] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~363 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[15]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~362 (
// Equation(s):
// \my_regfile|data_readRegA[15]~362_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[28].dffei|q [15]) # (\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [15]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~362 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[15]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~364 (
// Equation(s):
// \my_regfile|data_readRegA[15]~364_combout  = (\my_regfile|data_readRegA[15]~363_combout  & (\my_regfile|data_readRegA[15]~362_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [15]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[15]~363_combout ),
	.datad(\my_regfile|data_readRegA[15]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~364 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[15]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~345 (
// Equation(s):
// \my_regfile|data_readRegA[15]~345_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [15]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [15]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~345 .lut_mask = 16'hCAFF;
defparam \my_regfile|data_readRegA[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~346 (
// Equation(s):
// \my_regfile|data_readRegA[15]~346_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [15])) # (!\my_regfile|bca|bitcheck[21]~2_combout ))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [15]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~346 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegA[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~352 (
// Equation(s):
// \my_regfile|data_readRegA[15]~352_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [15]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [15] & 
// (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [15]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~352 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~353 (
// Equation(s):
// \my_regfile|data_readRegA[15]~353_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [15]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [15]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~353 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~354 (
// Equation(s):
// \my_regfile|data_readRegA[15]~354_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [15]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [15])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~354 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~355 (
// Equation(s):
// \my_regfile|data_readRegA[15]~355_combout  = (\my_regfile|data_readRegA[15]~352_combout  & (\my_regfile|data_readRegA[15]~353_combout  & ((\my_regfile|data_readRegA[15]~354_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[15]~352_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datac(\my_regfile|data_readRegA[15]~353_combout ),
	.datad(\my_regfile|data_readRegA[15]~354_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~355 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~350 (
// Equation(s):
// \my_regfile|data_readRegA[15]~350_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [15])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [15]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~350 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~349 (
// Equation(s):
// \my_regfile|data_readRegA[15]~349_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [15]) # (\my_regfile|bca|bitcheck[14]~12_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & (((\my_regfile|regWriteCheck_loop[14].dffei|q [15]) # (\my_regfile|bca|bitcheck[14]~12_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~349 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~347 (
// Equation(s):
// \my_regfile|data_readRegA[15]~347_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [15]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [15]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~347 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~348 (
// Equation(s):
// \my_regfile|data_readRegA[15]~348_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [15] & ((\my_regfile|bca|bitcheck[12]~10_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|bca|bitcheck[12]~10_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~348 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~351 (
// Equation(s):
// \my_regfile|data_readRegA[15]~351_combout  = (\my_regfile|data_readRegA[15]~350_combout  & (\my_regfile|data_readRegA[15]~349_combout  & (\my_regfile|data_readRegA[15]~347_combout  & \my_regfile|data_readRegA[15]~348_combout )))

	.dataa(\my_regfile|data_readRegA[15]~350_combout ),
	.datab(\my_regfile|data_readRegA[15]~349_combout ),
	.datac(\my_regfile|data_readRegA[15]~347_combout ),
	.datad(\my_regfile|data_readRegA[15]~348_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~351 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~356 (
// Equation(s):
// \my_regfile|data_readRegA[15]~356_combout  = (\my_regfile|data_readRegA[15]~345_combout  & (\my_regfile|data_readRegA[15]~346_combout  & (\my_regfile|data_readRegA[15]~355_combout  & \my_regfile|data_readRegA[15]~351_combout )))

	.dataa(\my_regfile|data_readRegA[15]~345_combout ),
	.datab(\my_regfile|data_readRegA[15]~346_combout ),
	.datac(\my_regfile|data_readRegA[15]~355_combout ),
	.datad(\my_regfile|data_readRegA[15]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~356 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_processor|data[15]~49 (
// Equation(s):
// \my_processor|data[15]~49_combout  = ((\my_regfile|data_readRegA[15]~364_combout  & (\my_regfile|data_readRegA[15]~356_combout  & \my_regfile|data_readRegA[15]~361_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[15]~364_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[15]~356_combout ),
	.datad(\my_regfile|data_readRegA[15]~361_combout ),
	.cin(gnd),
	.combout(\my_processor|data[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[15]~49 .lut_mask = 16'hB333;
defparam \my_processor|data[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[15]~49_combout ,\my_processor|data[14]~48_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add0~28 (
// Equation(s):
// \my_processor|ALUOper|Add0~28_combout  = ((\my_processor|dataB[14]~17_combout  $ (\my_processor|dataA[14]~62_combout  $ (!\my_processor|ALUOper|Add0~27 )))) # (GND)
// \my_processor|ALUOper|Add0~29  = CARRY((\my_processor|dataB[14]~17_combout  & ((\my_processor|dataA[14]~62_combout ) # (!\my_processor|ALUOper|Add0~27 ))) # (!\my_processor|dataB[14]~17_combout  & (\my_processor|dataA[14]~62_combout  & 
// !\my_processor|ALUOper|Add0~27 )))

	.dataa(\my_processor|dataB[14]~17_combout ),
	.datab(\my_processor|dataA[14]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~27 ),
	.combout(\my_processor|ALUOper|Add0~28_combout ),
	.cout(\my_processor|ALUOper|Add0~29 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \my_processor|data_writeReg[14]~207 (
// Equation(s):
// \my_processor|data_writeReg[14]~207_combout  = (\my_processor|data_writeReg[4]~87_combout  & (((\my_processor|dataB[14]~17_combout ) # (\my_processor|dataA[14]~62_combout )) # (!\my_processor|data_writeReg[2]~81_combout ))) # 
// (!\my_processor|data_writeReg[4]~87_combout  & (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|dataB[14]~17_combout  & \my_processor|dataA[14]~62_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|dataB[14]~17_combout ),
	.datad(\my_processor|dataA[14]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~207 .lut_mask = 16'hEAA2;
defparam \my_processor|data_writeReg[14]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add1~28 (
// Equation(s):
// \my_processor|ALUOper|Add1~28_combout  = ((\my_processor|dataB[14]~17_combout  $ (\my_processor|dataA[14]~62_combout  $ (\my_processor|ALUOper|Add1~27 )))) # (GND)
// \my_processor|ALUOper|Add1~29  = CARRY((\my_processor|dataB[14]~17_combout  & (\my_processor|dataA[14]~62_combout  & !\my_processor|ALUOper|Add1~27 )) # (!\my_processor|dataB[14]~17_combout  & ((\my_processor|dataA[14]~62_combout ) # 
// (!\my_processor|ALUOper|Add1~27 ))))

	.dataa(\my_processor|dataB[14]~17_combout ),
	.datab(\my_processor|dataA[14]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~27 ),
	.combout(\my_processor|ALUOper|Add1~28_combout ),
	.cout(\my_processor|ALUOper|Add1~29 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~28 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~3 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~2_combout )))

	.dataa(gnd),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~3 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~37 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~34_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~36_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~37 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~43 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~37_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftLeft0~42_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~43 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[14]~205 (
// Equation(s):
// \my_processor|data_writeReg[14]~205_combout  = (\my_processor|data_writeReg[9]~198_combout  & ((\my_processor|data_writeReg[9]~320_combout ) # ((\my_processor|ALUOper|ShiftRight0~3_combout )))) # (!\my_processor|data_writeReg[9]~198_combout  & 
// (!\my_processor|data_writeReg[9]~320_combout  & ((\my_processor|ALUOper|ShiftLeft0~43_combout ))))

	.dataa(\my_processor|data_writeReg[9]~198_combout ),
	.datab(\my_processor|data_writeReg[9]~320_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~205 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[14]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[14]~206 (
// Equation(s):
// \my_processor|data_writeReg[14]~206_combout  = (\my_processor|data_writeReg[9]~197_combout  & (((\my_processor|data_writeReg[14]~205_combout )))) # (!\my_processor|data_writeReg[9]~197_combout  & ((\my_processor|data_writeReg[14]~205_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~33_combout ))) # (!\my_processor|data_writeReg[14]~205_combout  & (\my_processor|ALUOper|ShiftRight0~66_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.datab(\my_processor|data_writeReg[9]~197_combout ),
	.datac(\my_processor|data_writeReg[14]~205_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~206 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[14]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[14]~208 (
// Equation(s):
// \my_processor|data_writeReg[14]~208_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[14]~207_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[14]~207_combout  & 
// ((\my_processor|data_writeReg[14]~206_combout ))) # (!\my_processor|data_writeReg[14]~207_combout  & (\my_processor|ALUOper|Add1~28_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[14]~207_combout ),
	.datac(\my_processor|ALUOper|Add1~28_combout ),
	.datad(\my_processor|data_writeReg[14]~206_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~208 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[14]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[14]~209 (
// Equation(s):
// \my_processor|data_writeReg[14]~209_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & (\my_processor|ALUOper|Add0~28_combout )) # (!\my_processor|data_writeReg[2]~79_combout  & 
// ((\my_processor|data_writeReg[14]~208_combout )))))

	.dataa(\my_processor|data_writeReg[2]~79_combout ),
	.datab(\my_processor|ALUOper|Add0~28_combout ),
	.datac(\my_processor|data_writeReg[14]~208_combout ),
	.datad(\my_processor|data_writeReg[2]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~209 .lut_mask = 16'hD800;
defparam \my_processor|data_writeReg[14]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \my_processor|data_writeReg[14]~210 (
// Equation(s):
// \my_processor|data_writeReg[14]~210_combout  = (\my_processor|data_writeReg[14]~209_combout ) # (((\my_dmem|altsyncram_component|auto_generated|q_a [14] & \my_processor|checker|isLw~combout )) # (!\my_processor|data_writeReg[31]~317_combout ))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[14]~209_combout ),
	.datad(\my_processor|data_writeReg[31]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~210 .lut_mask = 16'hF8FF;
defparam \my_processor|data_writeReg[14]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~210_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~371 (
// Equation(s):
// \my_regfile|data_readRegB[14]~371_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [14])) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~371 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[14]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~373 (
// Equation(s):
// \my_regfile|data_readRegB[14]~373_combout  = (\my_regfile|bcb|bitcheck[13]~28_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [14]) # (\my_regfile|bcb|bitcheck[14]~27_combout )))) # 
// (!\my_regfile|bcb|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [14]) # ((\my_regfile|bcb|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~373 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[14]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~374 (
// Equation(s):
// \my_regfile|data_readRegB[14]~374_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [14]) # ((!\my_regfile|bcb|bitcheck[15]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [14] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.datac(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~374 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[14]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~372 (
// Equation(s):
// \my_regfile|data_readRegB[14]~372_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~372 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[14]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~375 (
// Equation(s):
// \my_regfile|data_readRegB[14]~375_combout  = (\my_regfile|data_readRegB[14]~371_combout  & (\my_regfile|data_readRegB[14]~373_combout  & (\my_regfile|data_readRegB[14]~374_combout  & \my_regfile|data_readRegB[14]~372_combout )))

	.dataa(\my_regfile|data_readRegB[14]~371_combout ),
	.datab(\my_regfile|data_readRegB[14]~373_combout ),
	.datac(\my_regfile|data_readRegB[14]~374_combout ),
	.datad(\my_regfile|data_readRegB[14]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~375 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~378 (
// Equation(s):
// \my_regfile|data_readRegB[14]~378_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [14]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [14]) # ((\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~378 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[14]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~377 (
// Equation(s):
// \my_regfile|data_readRegB[14]~377_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [14]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [14]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~377 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[14]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~379 (
// Equation(s):
// \my_regfile|data_readRegB[14]~379_combout  = (\my_regfile|bcb|bitcheck[25]~43_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [14]) # (\my_regfile|bcb|bitcheck[26]~42_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [14]) # ((\my_regfile|bcb|bitcheck[26]~42_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~379 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[14]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~376 (
// Equation(s):
// \my_regfile|data_readRegB[14]~376_combout  = (\my_regfile|bcb|bitcheck[18]~32_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [14])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|bcb|bitcheck[18]~32_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~376 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[14]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~380 (
// Equation(s):
// \my_regfile|data_readRegB[14]~380_combout  = (\my_regfile|data_readRegB[14]~378_combout  & (\my_regfile|data_readRegB[14]~377_combout  & (\my_regfile|data_readRegB[14]~379_combout  & \my_regfile|data_readRegB[14]~376_combout )))

	.dataa(\my_regfile|data_readRegB[14]~378_combout ),
	.datab(\my_regfile|data_readRegB[14]~377_combout ),
	.datac(\my_regfile|data_readRegB[14]~379_combout ),
	.datad(\my_regfile|data_readRegB[14]~376_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~380 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~381 (
// Equation(s):
// \my_regfile|data_readRegB[14]~381_combout  = (\my_regfile|bcb|bitcheck[27]~48_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [14]) # (\my_regfile|bcb|bitcheck[28]~47_combout )))) # 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [14]) # ((\my_regfile|bcb|bitcheck[28]~47_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~381 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[14]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~382 (
// Equation(s):
// \my_regfile|data_readRegB[14]~382_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[29].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [14] & 
// (\my_regfile|bcb|bitcheck[30]~49_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~382 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[14]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~383 (
// Equation(s):
// \my_regfile|data_readRegB[14]~383_combout  = (\my_regfile|data_readRegB[14]~381_combout  & (\my_regfile|data_readRegB[14]~382_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.datab(\my_regfile|data_readRegB[14]~381_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datad(\my_regfile|data_readRegB[14]~382_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~383 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[14]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~369 (
// Equation(s):
// \my_regfile|data_readRegB[14]~369_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [14]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [14]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~369 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~368 (
// Equation(s):
// \my_regfile|data_readRegB[14]~368_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[4].dffei|q [14]) # (\my_regfile|bcb|bitcheck[4]~10_combout )))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [14] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [14]) # (\my_regfile|bcb|bitcheck[4]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~368 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~366 (
// Equation(s):
// \my_regfile|data_readRegB[14]~366_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [14]) # (!\my_processor|ctrl_readRegB[1]~4_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [14] & ((\my_processor|ctrl_readRegB[1]~4_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~366 .lut_mask = 16'hE2CC;
defparam \my_regfile|data_readRegB[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~364 (
// Equation(s):
// \my_regfile|data_readRegB[14]~364_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [14]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [14]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~364 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~365 (
// Equation(s):
// \my_regfile|data_readRegB[14]~365_combout  = (\my_regfile|bcb|bitcheck[5]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[21]~5_combout )))) # 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [14]) # ((!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~365 .lut_mask = 16'hC4F5;
defparam \my_regfile|data_readRegB[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~367 (
// Equation(s):
// \my_regfile|data_readRegB[14]~367_combout  = (\my_regfile|data_readRegB[14]~364_combout  & (\my_regfile|data_readRegB[14]~365_combout  & ((\my_regfile|data_readRegB[14]~366_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[14]~366_combout ),
	.datac(\my_regfile|data_readRegB[14]~364_combout ),
	.datad(\my_regfile|data_readRegB[14]~365_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~367 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~370 (
// Equation(s):
// \my_regfile|data_readRegB[14]~370_combout  = (\my_regfile|data_readRegB[14]~369_combout  & (\my_regfile|data_readRegB[14]~368_combout  & \my_regfile|data_readRegB[14]~367_combout ))

	.dataa(\my_regfile|data_readRegB[14]~369_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[14]~368_combout ),
	.datad(\my_regfile|data_readRegB[14]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~370 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~384 (
// Equation(s):
// \my_regfile|data_readRegB[14]~384_combout  = (\my_regfile|data_readRegB[14]~375_combout  & (\my_regfile|data_readRegB[14]~380_combout  & (\my_regfile|data_readRegB[14]~383_combout  & \my_regfile|data_readRegB[14]~370_combout )))

	.dataa(\my_regfile|data_readRegB[14]~375_combout ),
	.datab(\my_regfile|data_readRegB[14]~380_combout ),
	.datac(\my_regfile|data_readRegB[14]~383_combout ),
	.datad(\my_regfile|data_readRegB[14]~370_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~384 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
cycloneive_lcell_comb \my_processor|dataB[14]~17 (
// Equation(s):
// \my_processor|dataB[14]~17_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[14]~384_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[14]~384_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[14]~17 .lut_mask = 16'hAFA3;
defparam \my_processor|dataB[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add1~30 (
// Equation(s):
// \my_processor|ALUOper|Add1~30_combout  = (\my_processor|dataA[15]~61_combout  & ((\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add1~29 )) # (!\my_processor|dataB[15]~16_combout  & (\my_processor|ALUOper|Add1~29  & VCC)))) # 
// (!\my_processor|dataA[15]~61_combout  & ((\my_processor|dataB[15]~16_combout  & ((\my_processor|ALUOper|Add1~29 ) # (GND))) # (!\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add1~29 ))))
// \my_processor|ALUOper|Add1~31  = CARRY((\my_processor|dataA[15]~61_combout  & (\my_processor|dataB[15]~16_combout  & !\my_processor|ALUOper|Add1~29 )) # (!\my_processor|dataA[15]~61_combout  & ((\my_processor|dataB[15]~16_combout ) # 
// (!\my_processor|ALUOper|Add1~29 ))))

	.dataa(\my_processor|dataA[15]~61_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~29 ),
	.combout(\my_processor|ALUOper|Add1~30_combout ),
	.cout(\my_processor|ALUOper|Add1~31 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~30 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~23 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~22_combout ) # ((\my_processor|ALUOper|ShiftLeft0~21_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|ALUOper|ShiftLeft0~20_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~23 .lut_mask = 16'hFDA8;
defparam \my_processor|ALUOper|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~31 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~23_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftLeft0~30_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~31 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \my_processor|data_writeReg[15]~199 (
// Equation(s):
// \my_processor|data_writeReg[15]~199_combout  = (\my_processor|data_writeReg[9]~198_combout  & ((\my_processor|dataA[31]~44_combout ) # ((\my_processor|data_writeReg[9]~320_combout )))) # (!\my_processor|data_writeReg[9]~198_combout  & 
// (((!\my_processor|data_writeReg[9]~320_combout  & \my_processor|ALUOper|ShiftLeft0~31_combout ))))

	.dataa(\my_processor|data_writeReg[9]~198_combout ),
	.datab(\my_processor|dataA[31]~44_combout ),
	.datac(\my_processor|data_writeReg[9]~320_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~199 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[15]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \my_processor|data_writeReg[15]~200 (
// Equation(s):
// \my_processor|data_writeReg[15]~200_combout  = (\my_processor|data_writeReg[9]~197_combout  & (((\my_processor|data_writeReg[15]~199_combout )))) # (!\my_processor|data_writeReg[9]~197_combout  & ((\my_processor|data_writeReg[15]~199_combout  & 
// (\my_processor|ALUOper|ShiftRight0~29_combout )) # (!\my_processor|data_writeReg[15]~199_combout  & ((\my_processor|ALUOper|ShiftRight0~63_combout )))))

	.dataa(\my_processor|data_writeReg[9]~197_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.datad(\my_processor|data_writeReg[15]~199_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~200 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[15]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \my_processor|data_writeReg[15]~201 (
// Equation(s):
// \my_processor|data_writeReg[15]~201_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[2]~81_combout ) # ((\my_processor|data_writeReg[15]~200_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (!\my_processor|data_writeReg[2]~81_combout  & (\my_processor|ALUOper|Add1~30_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|ALUOper|Add1~30_combout ),
	.datad(\my_processor|data_writeReg[15]~200_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~201 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[15]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \my_processor|data_writeReg[15]~202 (
// Equation(s):
// \my_processor|data_writeReg[15]~202_combout  = (\my_processor|dataA[15]~61_combout  & ((\my_processor|data_writeReg[15]~201_combout ) # ((\my_processor|data_writeReg[2]~81_combout  & \my_processor|dataB[15]~16_combout )))) # 
// (!\my_processor|dataA[15]~61_combout  & (\my_processor|data_writeReg[15]~201_combout  & ((\my_processor|dataB[15]~16_combout ) # (!\my_processor|data_writeReg[2]~81_combout ))))

	.dataa(\my_processor|dataA[15]~61_combout ),
	.datab(\my_processor|data_writeReg[2]~81_combout ),
	.datac(\my_processor|dataB[15]~16_combout ),
	.datad(\my_processor|data_writeReg[15]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~202 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[15]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \my_processor|data_writeReg[15]~203 (
// Equation(s):
// \my_processor|data_writeReg[15]~203_combout  = (\my_processor|data_writeReg[2]~318_combout  & ((\my_processor|data_writeReg[2]~79_combout  & (\my_processor|ALUOper|Add0~30_combout )) # (!\my_processor|data_writeReg[2]~79_combout  & 
// ((\my_processor|data_writeReg[15]~202_combout )))))

	.dataa(\my_processor|data_writeReg[2]~79_combout ),
	.datab(\my_processor|ALUOper|Add0~30_combout ),
	.datac(\my_processor|data_writeReg[2]~318_combout ),
	.datad(\my_processor|data_writeReg[15]~202_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~203 .lut_mask = 16'hD080;
defparam \my_processor|data_writeReg[15]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \my_processor|data_writeReg[15]~204 (
// Equation(s):
// \my_processor|data_writeReg[15]~204_combout  = (\my_processor|data_writeReg[15]~203_combout ) # (((\my_dmem|altsyncram_component|auto_generated|q_a [15] & \my_processor|checker|isLw~combout )) # (!\my_processor|data_writeReg[31]~317_combout ))

	.dataa(\my_processor|data_writeReg[15]~203_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[31]~317_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~204 .lut_mask = 16'hEAFF;
defparam \my_processor|data_writeReg[15]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~357 (
// Equation(s):
// \my_regfile|data_readRegA[15]~357_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [15]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [15]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~357 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~360 (
// Equation(s):
// \my_regfile|data_readRegA[15]~360_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [15]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~360 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~359 (
// Equation(s):
// \my_regfile|data_readRegA[15]~359_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [15]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [15]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~359 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~358 (
// Equation(s):
// \my_regfile|data_readRegA[15]~358_combout  = (\my_regfile|bca|bitcheck[20]~28_combout  & ((\my_regfile|bca|bitcheck[22]~29_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [15])))) # (!\my_regfile|bca|bitcheck[20]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [15] & ((\my_regfile|bca|bitcheck[22]~29_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~358 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~361 (
// Equation(s):
// \my_regfile|data_readRegA[15]~361_combout  = (\my_regfile|data_readRegA[15]~357_combout  & (\my_regfile|data_readRegA[15]~360_combout  & (\my_regfile|data_readRegA[15]~359_combout  & \my_regfile|data_readRegA[15]~358_combout )))

	.dataa(\my_regfile|data_readRegA[15]~357_combout ),
	.datab(\my_regfile|data_readRegA[15]~360_combout ),
	.datac(\my_regfile|data_readRegA[15]~359_combout ),
	.datad(\my_regfile|data_readRegA[15]~358_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~361 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~365 (
// Equation(s):
// \my_regfile|data_readRegA[15]~365_combout  = (\my_regfile|data_readRegA[15]~361_combout  & (\my_regfile|data_readRegA[15]~356_combout  & \my_regfile|data_readRegA[15]~364_combout ))

	.dataa(\my_regfile|data_readRegA[15]~361_combout ),
	.datab(\my_regfile|data_readRegA[15]~356_combout ),
	.datac(\my_regfile|data_readRegA[15]~364_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~365 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegA[15]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_processor|dataA[15]~97 (
// Equation(s):
// \my_processor|dataA[15]~97_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[15]~365_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegA[15]~365_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[15]~97 .lut_mask = 16'h0F01;
defparam \my_processor|dataA[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_processor|dataA[15]~61 (
// Equation(s):
// \my_processor|dataA[15]~61_combout  = (\my_processor|dataA[15]~97_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[15]~363_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_processor|dataA[15]~97_combout ),
	.datad(\my_regfile|data_readRegB[15]~363_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[15]~61 .lut_mask = 16'hFCF4;
defparam \my_processor|dataA[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~32 (
// Equation(s):
// \my_processor|ALUOper|Add1~32_combout  = ((\my_processor|dataB[16]~15_combout  $ (\my_processor|dataA[16]~60_combout  $ (\my_processor|ALUOper|Add1~31 )))) # (GND)
// \my_processor|ALUOper|Add1~33  = CARRY((\my_processor|dataB[16]~15_combout  & (\my_processor|dataA[16]~60_combout  & !\my_processor|ALUOper|Add1~31 )) # (!\my_processor|dataB[16]~15_combout  & ((\my_processor|dataA[16]~60_combout ) # 
// (!\my_processor|ALUOper|Add1~31 ))))

	.dataa(\my_processor|dataB[16]~15_combout ),
	.datab(\my_processor|dataA[16]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~31 ),
	.combout(\my_processor|ALUOper|Add1~32_combout ),
	.cout(\my_processor|ALUOper|Add1~33 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~32 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~104 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~104_combout  = (\my_processor|ALUOper|ShiftLeft0~6_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|dataA[0]~81_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|dataA[0]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~104 .lut_mask = 16'h2200;
defparam \my_processor|ALUOper|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~60 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~59_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~60 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \my_processor|data_writeReg[16]~190 (
// Equation(s):
// \my_processor|data_writeReg[16]~190_combout  = (\my_processor|data_writeReg[19]~138_combout  & (\my_processor|data_writeReg[19]~137_combout )) # (!\my_processor|data_writeReg[19]~138_combout  & ((\my_processor|data_writeReg[19]~137_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~98_combout ))) # (!\my_processor|data_writeReg[19]~137_combout  & (\my_processor|ALUOper|ShiftLeft0~97_combout ))))

	.dataa(\my_processor|data_writeReg[19]~138_combout ),
	.datab(\my_processor|data_writeReg[19]~137_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~190 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[16]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \my_processor|data_writeReg[16]~191 (
// Equation(s):
// \my_processor|data_writeReg[16]~191_combout  = (\my_processor|data_writeReg[19]~138_combout  & ((\my_processor|data_writeReg[16]~190_combout  & ((\my_processor|ALUOper|ShiftRight0~60_combout ))) # (!\my_processor|data_writeReg[16]~190_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~104_combout )))) # (!\my_processor|data_writeReg[19]~138_combout  & (((\my_processor|data_writeReg[16]~190_combout ))))

	.dataa(\my_processor|data_writeReg[19]~138_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~104_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.datad(\my_processor|data_writeReg[16]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~191 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[16]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \my_processor|data_writeReg[16]~193 (
// Equation(s):
// \my_processor|data_writeReg[16]~193_combout  = (\my_processor|data_writeReg[16]~192_combout  & (((\my_processor|data_writeReg[2]~81_combout ) # (\my_processor|data_writeReg[16]~191_combout )))) # (!\my_processor|data_writeReg[16]~192_combout  & 
// (\my_processor|ALUOper|Add1~32_combout  & (!\my_processor|data_writeReg[2]~81_combout )))

	.dataa(\my_processor|data_writeReg[16]~192_combout ),
	.datab(\my_processor|ALUOper|Add1~32_combout ),
	.datac(\my_processor|data_writeReg[2]~81_combout ),
	.datad(\my_processor|data_writeReg[16]~191_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~193 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[16]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneive_lcell_comb \my_processor|data[16]~50 (
// Equation(s):
// \my_processor|data[16]~50_combout  = ((\my_regfile|data_readRegA[16]~335_combout  & (\my_regfile|data_readRegA[16]~340_combout  & \my_regfile|data_readRegA[16]~343_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[16]~335_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[16]~340_combout ),
	.datad(\my_regfile|data_readRegA[16]~343_combout ),
	.cin(gnd),
	.combout(\my_processor|data[16]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[16]~50 .lut_mask = 16'hB333;
defparam \my_processor|data[16]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N29
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~318 (
// Equation(s):
// \my_regfile|data_readRegA[17]~318_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [17]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~318 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~316 (
// Equation(s):
// \my_regfile|data_readRegA[17]~316_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [17]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [17]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~316 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~189_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~315 (
// Equation(s):
// \my_regfile|data_readRegA[17]~315_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [17]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [17]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~315 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[17]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~317 (
// Equation(s):
// \my_regfile|data_readRegA[17]~317_combout  = (\my_regfile|bca|bitcheck[23]~32_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [17]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [17]) # ((\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.datac(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~317 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~319 (
// Equation(s):
// \my_regfile|data_readRegA[17]~319_combout  = (\my_regfile|data_readRegA[17]~318_combout  & (\my_regfile|data_readRegA[17]~316_combout  & (\my_regfile|data_readRegA[17]~315_combout  & \my_regfile|data_readRegA[17]~317_combout )))

	.dataa(\my_regfile|data_readRegA[17]~318_combout ),
	.datab(\my_regfile|data_readRegA[17]~316_combout ),
	.datac(\my_regfile|data_readRegA[17]~315_combout ),
	.datad(\my_regfile|data_readRegA[17]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~319 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N31
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N29
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~308 (
// Equation(s):
// \my_regfile|data_readRegA[17]~308_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [17]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [17]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~308 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~306 (
// Equation(s):
// \my_regfile|data_readRegA[17]~306_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [17]) # (\my_regfile|bca|bitcheck[12]~10_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & (((\my_regfile|regWriteCheck_loop[12].dffei|q [17]) # (\my_regfile|bca|bitcheck[12]~10_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[12]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~306 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N11
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~307 (
// Equation(s):
// \my_regfile|data_readRegA[17]~307_combout  = (\my_regfile|bca|bitcheck[14]~12_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|bca|bitcheck[14]~12_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [17]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[13]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~307 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~305 (
// Equation(s):
// \my_regfile|data_readRegA[17]~305_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [17]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [17]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~305 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~309 (
// Equation(s):
// \my_regfile|data_readRegA[17]~309_combout  = (\my_regfile|data_readRegA[17]~308_combout  & (\my_regfile|data_readRegA[17]~306_combout  & (\my_regfile|data_readRegA[17]~307_combout  & \my_regfile|data_readRegA[17]~305_combout )))

	.dataa(\my_regfile|data_readRegA[17]~308_combout ),
	.datab(\my_regfile|data_readRegA[17]~306_combout ),
	.datac(\my_regfile|data_readRegA[17]~307_combout ),
	.datad(\my_regfile|data_readRegA[17]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~309 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~304 (
// Equation(s):
// \my_regfile|data_readRegA[17]~304_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [17]) # (!\my_regfile|bca|bitcheck[21]~2_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[5]~4_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [17]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[21]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~304 .lut_mask = 16'hB0BB;
defparam \my_regfile|data_readRegA[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~303 (
// Equation(s):
// \my_regfile|data_readRegA[17]~303_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [17])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [17])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~303 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~310 (
// Equation(s):
// \my_regfile|data_readRegA[17]~310_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|bca|bitcheck[4]~19_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [17])))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [17] & ((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [17]))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~310 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y27_N29
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~312 (
// Equation(s):
// \my_regfile|data_readRegA[17]~312_combout  = (\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [17]) # ((!\my_processor|ctrl_readRegA[1]~10_combout )))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [17] & \my_processor|ctrl_readRegA[1]~10_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.datad(\my_processor|ctrl_readRegA[1]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~312 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegA[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~311 (
// Equation(s):
// \my_regfile|data_readRegA[17]~311_combout  = (\my_regfile|bca|bitcheck[8]~21_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [17])) # (!\my_regfile|bca|bitcheck[7]~22_combout ))) # (!\my_regfile|bca|bitcheck[8]~21_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [17]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~311 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~313 (
// Equation(s):
// \my_regfile|data_readRegA[17]~313_combout  = (\my_regfile|data_readRegA[17]~310_combout  & (\my_regfile|data_readRegA[17]~311_combout  & ((\my_regfile|data_readRegA[17]~312_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[17]~310_combout ),
	.datac(\my_regfile|data_readRegA[17]~312_combout ),
	.datad(\my_regfile|data_readRegA[17]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~313 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~314 (
// Equation(s):
// \my_regfile|data_readRegA[17]~314_combout  = (\my_regfile|data_readRegA[17]~309_combout  & (\my_regfile|data_readRegA[17]~304_combout  & (\my_regfile|data_readRegA[17]~303_combout  & \my_regfile|data_readRegA[17]~313_combout )))

	.dataa(\my_regfile|data_readRegA[17]~309_combout ),
	.datab(\my_regfile|data_readRegA[17]~304_combout ),
	.datac(\my_regfile|data_readRegA[17]~303_combout ),
	.datad(\my_regfile|data_readRegA[17]~313_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~314 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~320 (
// Equation(s):
// \my_regfile|data_readRegA[17]~320_combout  = (\my_regfile|bca|bitcheck[27]~38_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [17] & ((\my_regfile|bca|bitcheck[28]~37_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [17])))) # 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|bca|bitcheck[28]~37_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [17]))))

	.dataa(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~320 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N5
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~321 (
// Equation(s):
// \my_regfile|data_readRegA[17]~321_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [17] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [17])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [17]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~321 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~322 (
// Equation(s):
// \my_regfile|data_readRegA[17]~322_combout  = (\my_regfile|data_readRegA[17]~320_combout  & (\my_regfile|data_readRegA[17]~321_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [17]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.datac(\my_regfile|data_readRegA[17]~320_combout ),
	.datad(\my_regfile|data_readRegA[17]~321_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~322 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneive_lcell_comb \my_processor|data[17]~51 (
// Equation(s):
// \my_processor|data[17]~51_combout  = ((\my_regfile|data_readRegA[17]~319_combout  & (\my_regfile|data_readRegA[17]~314_combout  & \my_regfile|data_readRegA[17]~322_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~719_combout ),
	.datab(\my_regfile|data_readRegA[17]~319_combout ),
	.datac(\my_regfile|data_readRegA[17]~314_combout ),
	.datad(\my_regfile|data_readRegA[17]~322_combout ),
	.cin(gnd),
	.combout(\my_processor|data[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[17]~51 .lut_mask = 16'hD555;
defparam \my_processor|data[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[17]~51_combout ,\my_processor|data[16]~50_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \my_processor|data_writeReg[16]~194 (
// Equation(s):
// \my_processor|data_writeReg[16]~194_combout  = (\my_processor|data_writeReg[19]~319_combout  & ((\my_processor|data_writeReg[19]~144_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|data_writeReg[19]~144_combout  & 
// ((\my_processor|ALUOper|Add0~32_combout ))))) # (!\my_processor|data_writeReg[19]~319_combout  & (((\my_processor|data_writeReg[19]~144_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|ALUOper|Add0~32_combout ),
	.datac(\my_processor|data_writeReg[19]~319_combout ),
	.datad(\my_processor|data_writeReg[19]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~194 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[16]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \my_processor|data_writeReg[16]~195 (
// Equation(s):
// \my_processor|data_writeReg[16]~195_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[16]~194_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[16]~194_combout  & 
// ((\my_processor|data_writeReg[16]~193_combout ))))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[16]~194_combout ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|data_writeReg[29]~316_combout ),
	.datac(\my_processor|data_writeReg[16]~193_combout ),
	.datad(\my_processor|data_writeReg[16]~194_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~195 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[16]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \my_processor|data_writeReg[16]~196 (
// Equation(s):
// \my_processor|data_writeReg[16]~196_combout  = (\my_processor|data_writeReg[16]~195_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[16]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~196 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[16]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~196_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~335 (
// Equation(s):
// \my_regfile|data_readRegB[16]~335_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [16]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [16] & 
// (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [16]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~335 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[16]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~334 (
// Equation(s):
// \my_regfile|data_readRegB[16]~334_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [16])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [16] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~334 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[16]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~337 (
// Equation(s):
// \my_regfile|data_readRegB[16]~337_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~337 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~336 (
// Equation(s):
// \my_regfile|data_readRegB[16]~336_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [16] & ((\my_regfile|bcb|bitcheck[24]~40_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|bcb|bitcheck[24]~40_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [16]))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~336 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~338 (
// Equation(s):
// \my_regfile|data_readRegB[16]~338_combout  = (\my_regfile|data_readRegB[16]~335_combout  & (\my_regfile|data_readRegB[16]~334_combout  & (\my_regfile|data_readRegB[16]~337_combout  & \my_regfile|data_readRegB[16]~336_combout )))

	.dataa(\my_regfile|data_readRegB[16]~335_combout ),
	.datab(\my_regfile|data_readRegB[16]~334_combout ),
	.datac(\my_regfile|data_readRegB[16]~337_combout ),
	.datad(\my_regfile|data_readRegB[16]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~338 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~339 (
// Equation(s):
// \my_regfile|data_readRegB[16]~339_combout  = (\my_regfile|bcb|bitcheck[27]~48_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [16] & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [16]))))

	.dataa(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~339 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~340 (
// Equation(s):
// \my_regfile|data_readRegB[16]~340_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [16])) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~340 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~341 (
// Equation(s):
// \my_regfile|data_readRegB[16]~341_combout  = (\my_regfile|data_readRegB[16]~339_combout  & (\my_regfile|data_readRegB[16]~340_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.datab(\my_regfile|data_readRegB[16]~339_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datad(\my_regfile|data_readRegB[16]~340_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~341 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegB[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~329 (
// Equation(s):
// \my_regfile|data_readRegB[16]~329_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~329 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~331 (
// Equation(s):
// \my_regfile|data_readRegB[16]~331_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [16])) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [16] & 
// (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~331 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[16]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~330 (
// Equation(s):
// \my_regfile|data_readRegB[16]~330_combout  = (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [16]) # ((!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|bcb|bitcheck[12]~25_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.datac(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~330 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~332 (
// Equation(s):
// \my_regfile|data_readRegB[16]~332_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [16]) # (\my_regfile|bcb|bitcheck[16]~30_combout )))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [16]) # ((\my_regfile|bcb|bitcheck[16]~30_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~332 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~333 (
// Equation(s):
// \my_regfile|data_readRegB[16]~333_combout  = (\my_regfile|data_readRegB[16]~329_combout  & (\my_regfile|data_readRegB[16]~331_combout  & (\my_regfile|data_readRegB[16]~330_combout  & \my_regfile|data_readRegB[16]~332_combout )))

	.dataa(\my_regfile|data_readRegB[16]~329_combout ),
	.datab(\my_regfile|data_readRegB[16]~331_combout ),
	.datac(\my_regfile|data_readRegB[16]~330_combout ),
	.datad(\my_regfile|data_readRegB[16]~332_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~333 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~326 (
// Equation(s):
// \my_regfile|data_readRegB[16]~326_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [16]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [16]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~326 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~327 (
// Equation(s):
// \my_regfile|data_readRegB[16]~327_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [16]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [16]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~327 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~324 (
// Equation(s):
// \my_regfile|data_readRegB[16]~324_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [16])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [16]))))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~324 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~323 (
// Equation(s):
// \my_regfile|data_readRegB[16]~323_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[5].dffei|q [16])) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~323 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~322 (
// Equation(s):
// \my_regfile|data_readRegB[16]~322_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [16])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~322 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~325 (
// Equation(s):
// \my_regfile|data_readRegB[16]~325_combout  = (\my_regfile|data_readRegB[16]~323_combout  & (\my_regfile|data_readRegB[16]~322_combout  & ((\my_regfile|data_readRegB[16]~324_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[16]~324_combout ),
	.datac(\my_regfile|data_readRegB[16]~323_combout ),
	.datad(\my_regfile|data_readRegB[16]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~325 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegB[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~328 (
// Equation(s):
// \my_regfile|data_readRegB[16]~328_combout  = (\my_regfile|data_readRegB[16]~326_combout  & (\my_regfile|data_readRegB[16]~327_combout  & \my_regfile|data_readRegB[16]~325_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegB[16]~326_combout ),
	.datac(\my_regfile|data_readRegB[16]~327_combout ),
	.datad(\my_regfile|data_readRegB[16]~325_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~328 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegB[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~342 (
// Equation(s):
// \my_regfile|data_readRegB[16]~342_combout  = (\my_regfile|data_readRegB[16]~338_combout  & (\my_regfile|data_readRegB[16]~341_combout  & (\my_regfile|data_readRegB[16]~333_combout  & \my_regfile|data_readRegB[16]~328_combout )))

	.dataa(\my_regfile|data_readRegB[16]~338_combout ),
	.datab(\my_regfile|data_readRegB[16]~341_combout ),
	.datac(\my_regfile|data_readRegB[16]~333_combout ),
	.datad(\my_regfile|data_readRegB[16]~328_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~342 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N20
cycloneive_lcell_comb \my_processor|dataB[16]~15 (
// Equation(s):
// \my_processor|dataB[16]~15_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[16]~342_combout )) # 
// (!\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[16]~342_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[16]~15 .lut_mask = 16'hF5B1;
defparam \my_processor|dataB[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~107 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~107_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~57_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~107 .lut_mask = 16'h0300;
defparam \my_processor|ALUOper|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \my_processor|data_writeReg[17]~183 (
// Equation(s):
// \my_processor|data_writeReg[17]~183_combout  = (\my_processor|data_writeReg[19]~137_combout  & (((\my_processor|data_writeReg[19]~138_combout )))) # (!\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[19]~138_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~107_combout )) # (!\my_processor|data_writeReg[19]~138_combout  & ((\my_processor|ALUOper|ShiftLeft0~94_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.datab(\my_processor|data_writeReg[19]~137_combout ),
	.datac(\my_processor|data_writeReg[19]~138_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~183 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[17]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~56 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~21_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftRight0~55_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~56 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \my_processor|data_writeReg[17]~184 (
// Equation(s):
// \my_processor|data_writeReg[17]~184_combout  = (\my_processor|data_writeReg[19]~137_combout  & ((\my_processor|data_writeReg[17]~183_combout  & (\my_processor|ALUOper|ShiftRight0~56_combout )) # (!\my_processor|data_writeReg[17]~183_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~95_combout ))))) # (!\my_processor|data_writeReg[19]~137_combout  & (\my_processor|data_writeReg[17]~183_combout ))

	.dataa(\my_processor|data_writeReg[19]~137_combout ),
	.datab(\my_processor|data_writeReg[17]~183_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~184 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[17]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \my_processor|data_writeReg[17]~185 (
// Equation(s):
// \my_processor|data_writeReg[17]~185_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[4]~87_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[4]~87_combout  & 
// ((\my_processor|data_writeReg[17]~184_combout ))) # (!\my_processor|data_writeReg[4]~87_combout  & (\my_processor|ALUOper|Add1~34_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[4]~87_combout ),
	.datac(\my_processor|ALUOper|Add1~34_combout ),
	.datad(\my_processor|data_writeReg[17]~184_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~185 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[17]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \my_processor|data_writeReg[17]~186 (
// Equation(s):
// \my_processor|data_writeReg[17]~186_combout  = (\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|dataB[17]~14_combout  & ((\my_processor|dataA[17]~59_combout ) # (\my_processor|data_writeReg[17]~185_combout ))) # 
// (!\my_processor|dataB[17]~14_combout  & (\my_processor|dataA[17]~59_combout  & \my_processor|data_writeReg[17]~185_combout )))) # (!\my_processor|data_writeReg[2]~81_combout  & (((\my_processor|data_writeReg[17]~185_combout ))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(\my_processor|dataA[17]~59_combout ),
	.datad(\my_processor|data_writeReg[17]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~186 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[17]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \my_processor|data_writeReg[17]~187 (
// Equation(s):
// \my_processor|data_writeReg[17]~187_combout  = (\my_processor|data_writeReg[19]~319_combout  & ((\my_processor|data_writeReg[19]~144_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [17]))) # (!\my_processor|data_writeReg[19]~144_combout  & 
// (\my_processor|ALUOper|Add0~34_combout )))) # (!\my_processor|data_writeReg[19]~319_combout  & (((\my_processor|data_writeReg[19]~144_combout ))))

	.dataa(\my_processor|ALUOper|Add0~34_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|data_writeReg[19]~319_combout ),
	.datad(\my_processor|data_writeReg[19]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~187 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[17]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \my_processor|data_writeReg[17]~188 (
// Equation(s):
// \my_processor|data_writeReg[17]~188_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[17]~187_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[17]~187_combout  & 
// ((\my_processor|data_writeReg[17]~186_combout ))))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[17]~187_combout ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|data_writeReg[17]~186_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[17]~187_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~188 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[17]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \my_processor|data_writeReg[17]~189 (
// Equation(s):
// \my_processor|data_writeReg[17]~189_combout  = (\my_processor|data_writeReg[17]~188_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~317_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~189 .lut_mask = 16'hFF33;
defparam \my_processor|data_writeReg[17]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~306 (
// Equation(s):
// \my_regfile|data_readRegB[17]~306_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [17]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [17]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~306 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~302 (
// Equation(s):
// \my_regfile|data_readRegB[17]~302_combout  = (\my_regfile|bcb|bitcheck[21]~5_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[5]~6_combout )))) # 
// (!\my_regfile|bcb|bitcheck[21]~5_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[5]~6_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~302 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegB[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~303 (
// Equation(s):
// \my_regfile|data_readRegB[17]~303_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [17])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [17]))))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (\my_processor|ctrl_readRegB[0]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~303 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~301 (
// Equation(s):
// \my_regfile|data_readRegB[17]~301_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [17])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [17])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~301 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegB[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~304 (
// Equation(s):
// \my_regfile|data_readRegB[17]~304_combout  = (\my_regfile|data_readRegB[17]~302_combout  & (\my_regfile|data_readRegB[17]~301_combout  & ((\my_regfile|data_readRegB[17]~303_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datab(\my_regfile|data_readRegB[17]~302_combout ),
	.datac(\my_regfile|data_readRegB[17]~303_combout ),
	.datad(\my_regfile|data_readRegB[17]~301_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~304 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~305 (
// Equation(s):
// \my_regfile|data_readRegB[17]~305_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [17]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [17]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~305 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~308 (
// Equation(s):
// \my_regfile|data_readRegB[17]~308_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [17])) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [17] & 
// (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~308 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~309 (
// Equation(s):
// \my_regfile|data_readRegB[17]~309_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [17])) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [17] & 
// (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~309 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~310 (
// Equation(s):
// \my_regfile|data_readRegB[17]~310_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [17]) # (\my_regfile|bcb|bitcheck[16]~30_combout )))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [17]) # ((\my_regfile|bcb|bitcheck[16]~30_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~310 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~307 (
// Equation(s):
// \my_regfile|data_readRegB[17]~307_combout  = (\my_regfile|bcb|bitcheck[10]~17_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|bcb|bitcheck[10]~17_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~307 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~311 (
// Equation(s):
// \my_regfile|data_readRegB[17]~311_combout  = (\my_regfile|data_readRegB[17]~308_combout  & (\my_regfile|data_readRegB[17]~309_combout  & (\my_regfile|data_readRegB[17]~310_combout  & \my_regfile|data_readRegB[17]~307_combout )))

	.dataa(\my_regfile|data_readRegB[17]~308_combout ),
	.datab(\my_regfile|data_readRegB[17]~309_combout ),
	.datac(\my_regfile|data_readRegB[17]~310_combout ),
	.datad(\my_regfile|data_readRegB[17]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~311 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~312 (
// Equation(s):
// \my_regfile|data_readRegB[17]~312_combout  = (\my_regfile|data_readRegB[17]~306_combout  & (\my_regfile|data_readRegB[17]~304_combout  & (\my_regfile|data_readRegB[17]~305_combout  & \my_regfile|data_readRegB[17]~311_combout )))

	.dataa(\my_regfile|data_readRegB[17]~306_combout ),
	.datab(\my_regfile|data_readRegB[17]~304_combout ),
	.datac(\my_regfile|data_readRegB[17]~305_combout ),
	.datad(\my_regfile|data_readRegB[17]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~312 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~313 (
// Equation(s):
// \my_regfile|data_readRegB[17]~313_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [17] & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [17])))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [17]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~313 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~315 (
// Equation(s):
// \my_regfile|data_readRegB[17]~315_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [17]) # (\my_regfile|bcb|bitcheck[24]~40_combout )))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [17]) # (\my_regfile|bcb|bitcheck[24]~40_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~315 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[17]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~314 (
// Equation(s):
// \my_regfile|data_readRegB[17]~314_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [17]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [17] & 
// (\my_regfile|bcb|bitcheck[22]~36_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [17]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~314 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~316 (
// Equation(s):
// \my_regfile|data_readRegB[17]~316_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [17])) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [17] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~316 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~317 (
// Equation(s):
// \my_regfile|data_readRegB[17]~317_combout  = (\my_regfile|data_readRegB[17]~313_combout  & (\my_regfile|data_readRegB[17]~315_combout  & (\my_regfile|data_readRegB[17]~314_combout  & \my_regfile|data_readRegB[17]~316_combout )))

	.dataa(\my_regfile|data_readRegB[17]~313_combout ),
	.datab(\my_regfile|data_readRegB[17]~315_combout ),
	.datac(\my_regfile|data_readRegB[17]~314_combout ),
	.datad(\my_regfile|data_readRegB[17]~316_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~317 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~318 (
// Equation(s):
// \my_regfile|data_readRegB[17]~318_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[27]~48_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [17] & 
// (\my_regfile|bcb|bitcheck[28]~47_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~318 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~319 (
// Equation(s):
// \my_regfile|data_readRegB[17]~319_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~319 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~320 (
// Equation(s):
// \my_regfile|data_readRegB[17]~320_combout  = (\my_regfile|data_readRegB[17]~318_combout  & (\my_regfile|data_readRegB[17]~319_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|data_readRegB[17]~318_combout ),
	.datad(\my_regfile|data_readRegB[17]~319_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~320 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~321 (
// Equation(s):
// \my_regfile|data_readRegB[17]~321_combout  = (\my_regfile|data_readRegB[17]~312_combout  & (\my_regfile|data_readRegB[17]~317_combout  & \my_regfile|data_readRegB[17]~320_combout ))

	.dataa(\my_regfile|data_readRegB[17]~312_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[17]~317_combout ),
	.datad(\my_regfile|data_readRegB[17]~320_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~321 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~323 (
// Equation(s):
// \my_regfile|data_readRegA[17]~323_combout  = (\my_regfile|data_readRegA[17]~319_combout  & (\my_regfile|data_readRegA[17]~314_combout  & \my_regfile|data_readRegA[17]~322_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[17]~319_combout ),
	.datac(\my_regfile|data_readRegA[17]~314_combout ),
	.datad(\my_regfile|data_readRegA[17]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~323 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \my_processor|dataA[17]~95 (
// Equation(s):
// \my_processor|dataA[17]~95_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[17]~323_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~27_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[17]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[17]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[17]~95 .lut_mask = 16'h3301;
defparam \my_processor|dataA[17]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N26
cycloneive_lcell_comb \my_processor|dataA[17]~59 (
// Equation(s):
// \my_processor|dataA[17]~59_combout  = (\my_processor|dataA[17]~95_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[17]~321_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_regfile|data_readRegB[17]~321_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[17]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[17]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[17]~59 .lut_mask = 16'hFFD0;
defparam \my_processor|dataA[17]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~51 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[15]~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~59_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[17]~59_combout ),
	.datad(\my_processor|dataA[15]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~51 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~52 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~11_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~52 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~91 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~41_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~52_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~91 .lut_mask = 16'hEE22;
defparam \my_processor|ALUOper|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[18]~176 (
// Equation(s):
// \my_processor|data_writeReg[18]~176_combout  = (\my_processor|data_writeReg[19]~137_combout  & (((\my_processor|data_writeReg[19]~138_combout ) # (\my_processor|ALUOper|ShiftLeft0~92_combout )))) # (!\my_processor|data_writeReg[19]~137_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~91_combout  & (!\my_processor|data_writeReg[19]~138_combout )))

	.dataa(\my_processor|data_writeReg[19]~137_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.datac(\my_processor|data_writeReg[19]~138_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~176 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[18]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[18]~177 (
// Equation(s):
// \my_processor|data_writeReg[18]~177_combout  = (\my_processor|data_writeReg[19]~138_combout  & ((\my_processor|data_writeReg[18]~176_combout  & ((\my_processor|ALUOper|ShiftRight0~52_combout ))) # (!\my_processor|data_writeReg[18]~176_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~106_combout )))) # (!\my_processor|data_writeReg[19]~138_combout  & (((\my_processor|data_writeReg[18]~176_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.datab(\my_processor|data_writeReg[19]~138_combout ),
	.datac(\my_processor|data_writeReg[18]~176_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~177 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[18]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[18]~179 (
// Equation(s):
// \my_processor|data_writeReg[18]~179_combout  = (\my_processor|data_writeReg[2]~81_combout  & (\my_processor|data_writeReg[18]~178_combout )) # (!\my_processor|data_writeReg[2]~81_combout  & ((\my_processor|data_writeReg[18]~178_combout  & 
// (\my_processor|data_writeReg[18]~177_combout )) # (!\my_processor|data_writeReg[18]~178_combout  & ((\my_processor|ALUOper|Add1~36_combout )))))

	.dataa(\my_processor|data_writeReg[2]~81_combout ),
	.datab(\my_processor|data_writeReg[18]~178_combout ),
	.datac(\my_processor|data_writeReg[18]~177_combout ),
	.datad(\my_processor|ALUOper|Add1~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~179 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[18]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[18]~180 (
// Equation(s):
// \my_processor|data_writeReg[18]~180_combout  = (\my_processor|data_writeReg[19]~144_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [18]) # (!\my_processor|data_writeReg[19]~319_combout )))) # (!\my_processor|data_writeReg[19]~144_combout  
// & (\my_processor|ALUOper|Add0~36_combout  & ((\my_processor|data_writeReg[19]~319_combout ))))

	.dataa(\my_processor|ALUOper|Add0~36_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_processor|data_writeReg[19]~144_combout ),
	.datad(\my_processor|data_writeReg[19]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~180 .lut_mask = 16'hCAF0;
defparam \my_processor|data_writeReg[18]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[18]~181 (
// Equation(s):
// \my_processor|data_writeReg[18]~181_combout  = (\my_processor|data_writeReg[29]~316_combout  & ((\my_processor|data_writeReg[18]~180_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|data_writeReg[18]~180_combout  & 
// ((\my_processor|data_writeReg[18]~179_combout ))))) # (!\my_processor|data_writeReg[29]~316_combout  & (((\my_processor|data_writeReg[18]~180_combout ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|data_writeReg[18]~179_combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_processor|data_writeReg[18]~180_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~181 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[18]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeReg[18]~182 (
// Equation(s):
// \my_processor|data_writeReg[18]~182_combout  = (\my_processor|data_writeReg[18]~181_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[18]~181_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~182 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[18]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~295 (
// Equation(s):
// \my_regfile|data_readRegB[18]~295_combout  = (\my_regfile|bcb|bitcheck[26]~42_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))) # (!\my_regfile|bcb|bitcheck[26]~42_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~295 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~292 (
// Equation(s):
// \my_regfile|data_readRegB[18]~292_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [18] & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [18])))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|bcb|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [18]))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~292 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[18]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~294 (
// Equation(s):
// \my_regfile|data_readRegB[18]~294_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [18])) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [18] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~294 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[18]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~293 (
// Equation(s):
// \my_regfile|data_readRegB[18]~293_combout  = (\my_regfile|bcb|bitcheck[22]~36_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [18]) # (\my_regfile|bcb|bitcheck[20]~35_combout )))) # (!\my_regfile|bcb|bitcheck[22]~36_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [18]) # (\my_regfile|bcb|bitcheck[20]~35_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~293 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[18]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~296 (
// Equation(s):
// \my_regfile|data_readRegB[18]~296_combout  = (\my_regfile|data_readRegB[18]~295_combout  & (\my_regfile|data_readRegB[18]~292_combout  & (\my_regfile|data_readRegB[18]~294_combout  & \my_regfile|data_readRegB[18]~293_combout )))

	.dataa(\my_regfile|data_readRegB[18]~295_combout ),
	.datab(\my_regfile|data_readRegB[18]~292_combout ),
	.datac(\my_regfile|data_readRegB[18]~294_combout ),
	.datad(\my_regfile|data_readRegB[18]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~296 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneive_lcell_comb \my_processor|dataA[18]~57 (
// Equation(s):
// \my_processor|dataA[18]~57_combout  = ((\my_regfile|data_readRegB[18]~296_combout  & (\my_regfile|data_readRegB[18]~291_combout  & \my_regfile|data_readRegB[18]~299_combout ))) # (!\my_regfile|data_readRegB[31]~26_combout )

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_regfile|data_readRegB[18]~296_combout ),
	.datac(\my_regfile|data_readRegB[18]~291_combout ),
	.datad(\my_regfile|data_readRegB[18]~299_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[18]~57 .lut_mask = 16'hD555;
defparam \my_processor|dataA[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~302 (
// Equation(s):
// \my_regfile|data_readRegA[18]~302_combout  = (\my_regfile|data_readRegA[18]~298_combout  & (\my_regfile|data_readRegA[18]~293_combout  & \my_regfile|data_readRegA[18]~301_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[18]~298_combout ),
	.datac(\my_regfile|data_readRegA[18]~293_combout ),
	.datad(\my_regfile|data_readRegA[18]~301_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~302 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[18]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \my_processor|dataA[18]~58 (
// Equation(s):
// \my_processor|dataA[18]~58_combout  = (\my_processor|checker|isI~combout  & (((\my_processor|dataA[18]~57_combout )))) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegA[18]~302_combout )) # (!\my_regfile|data_readRegA[31]~28_combout 
// )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~28_combout ),
	.datac(\my_processor|dataA[18]~57_combout ),
	.datad(\my_regfile|data_readRegA[18]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[18]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[18]~58 .lut_mask = 16'hF5B1;
defparam \my_processor|dataA[18]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~49 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~55_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[18]~58_combout ))

	.dataa(\my_processor|dataA[18]~58_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[20]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~49 .lut_mask = 16'hFA0A;
defparam \my_processor|ALUOper|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~50 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~45_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~49_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~50 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~51 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~32_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~50_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~51 .lut_mask = 16'hEE22;
defparam \my_processor|ALUOper|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~52 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftRight0~51_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~52 .lut_mask = 16'hE2E2;
defparam \my_processor|ALUOper|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~96 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[3]~75_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[2]~77_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|dataA[2]~77_combout ),
	.datad(\my_processor|dataA[3]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~96 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \my_processor|data_writeReg[2]~286 (
// Equation(s):
// \my_processor|data_writeReg[2]~286_combout  = (\my_processor|data_writeReg[2]~82_combout  & (((!\my_processor|ALUOper|ShiftLeft0~70_combout )))) # (!\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|ALUOper|ShiftLeft0~70_combout  & 
// (\my_processor|ALUOper|ShiftRight0~96_combout )) # (!\my_processor|ALUOper|ShiftLeft0~70_combout  & ((\my_processor|ALUOper|ShiftRight0~88_combout )))))

	.dataa(\my_processor|data_writeReg[2]~82_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~286 .lut_mask = 16'h4F4A;
defparam \my_processor|data_writeReg[2]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \my_processor|data_writeReg[2]~287 (
// Equation(s):
// \my_processor|data_writeReg[2]~287_combout  = (\my_processor|data_writeReg[2]~82_combout  & ((\my_processor|data_writeReg[2]~286_combout  & ((\my_processor|ALUOper|ShiftRight0~78_combout ))) # (!\my_processor|data_writeReg[2]~286_combout  & 
// (\my_processor|ALUOper|ShiftRight0~93_combout )))) # (!\my_processor|data_writeReg[2]~82_combout  & (((\my_processor|data_writeReg[2]~286_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.datab(\my_processor|data_writeReg[2]~82_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.datad(\my_processor|data_writeReg[2]~286_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~287 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[2]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[2]~289 (
// Equation(s):
// \my_processor|data_writeReg[2]~289_combout  = (\my_processor|data_writeReg[2]~288_combout  & (((\my_processor|data_writeReg[2]~287_combout ) # (!\my_processor|data_writeReg[2]~106_combout )))) # (!\my_processor|data_writeReg[2]~288_combout  & 
// (\my_processor|ALUOper|ShiftRight0~52_combout  & (\my_processor|data_writeReg[2]~106_combout )))

	.dataa(\my_processor|data_writeReg[2]~288_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.datac(\my_processor|data_writeReg[2]~106_combout ),
	.datad(\my_processor|data_writeReg[2]~287_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~289 .lut_mask = 16'hEA4A;
defparam \my_processor|data_writeReg[2]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[2]~291 (
// Equation(s):
// \my_processor|data_writeReg[2]~291_combout  = (\my_processor|data_writeReg[2]~100_combout  & (((\my_processor|data_writeReg[2]~290_combout )))) # (!\my_processor|data_writeReg[2]~100_combout  & ((\my_processor|data_writeReg[2]~290_combout  & 
// (\my_processor|ALUOper|Add0~4_combout )) # (!\my_processor|data_writeReg[2]~290_combout  & ((\my_processor|data_writeReg[2]~289_combout )))))

	.dataa(\my_processor|data_writeReg[2]~100_combout ),
	.datab(\my_processor|ALUOper|Add0~4_combout ),
	.datac(\my_processor|data_writeReg[2]~290_combout ),
	.datad(\my_processor|data_writeReg[2]~289_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~291 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[2]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[2]~292 (
// Equation(s):
// \my_processor|data_writeReg[2]~292_combout  = (\my_processor|checker|isLw~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|checker|isLw~combout  & (\my_processor|data_writeReg[2]~291_combout  & 
// ((!\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[2]~291_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~292 .lut_mask = 16'hA0E4;
defparam \my_processor|data_writeReg[2]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[2]~293 (
// Equation(s):
// \my_processor|data_writeReg[2]~293_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[2]~292_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~70_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[31]~70_combout ),
	.datad(\my_processor|data_writeReg[2]~292_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~293 .lut_mask = 16'hFFCD;
defparam \my_processor|data_writeReg[2]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg[2]~293_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[2]~293_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~636 (
// Equation(s):
// \my_regfile|data_readRegB[2]~636_combout  = (\my_regfile|bcb|bitcheck[28]~47_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [2])) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))) # (!\my_regfile|bcb|bitcheck[28]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[27]~48_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~636 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[2]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~637 (
// Equation(s):
// \my_regfile|data_readRegB[2]~637_combout  = (\my_regfile|bcb|bitcheck[29]~50_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [2] & ((\my_regfile|bcb|bitcheck[30]~49_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [2])))) # 
// (!\my_regfile|bcb|bitcheck[29]~50_combout  & (((\my_regfile|bcb|bitcheck[30]~49_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [2]))))

	.dataa(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.datac(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~637 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[2]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~638 (
// Equation(s):
// \my_regfile|data_readRegB[2]~638_combout  = (\my_regfile|data_readRegB[2]~636_combout  & (\my_regfile|data_readRegB[2]~637_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|data_readRegB[2]~636_combout ),
	.datad(\my_regfile|data_readRegB[2]~637_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~638 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[2]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~627 (
// Equation(s):
// \my_regfile|data_readRegB[2]~627_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [2] & 
// (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~627 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[2]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~626 (
// Equation(s):
// \my_regfile|data_readRegB[2]~626_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [2]) # (\my_regfile|bcb|bitcheck[10]~17_combout )))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [2]) # ((\my_regfile|bcb|bitcheck[10]~17_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~626 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[2]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~628 (
// Equation(s):
// \my_regfile|data_readRegB[2]~628_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [2]) # ((!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~628 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[2]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~629 (
// Equation(s):
// \my_regfile|data_readRegB[2]~629_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [2]) # ((!\my_regfile|bcb|bitcheck[15]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [2] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.datac(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~629 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegB[2]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~630 (
// Equation(s):
// \my_regfile|data_readRegB[2]~630_combout  = (\my_regfile|data_readRegB[2]~627_combout  & (\my_regfile|data_readRegB[2]~626_combout  & (\my_regfile|data_readRegB[2]~628_combout  & \my_regfile|data_readRegB[2]~629_combout )))

	.dataa(\my_regfile|data_readRegB[2]~627_combout ),
	.datab(\my_regfile|data_readRegB[2]~626_combout ),
	.datac(\my_regfile|data_readRegB[2]~628_combout ),
	.datad(\my_regfile|data_readRegB[2]~629_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~630 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~634 (
// Equation(s):
// \my_regfile|data_readRegB[2]~634_combout  = (\my_regfile|bcb|bitcheck[25]~43_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [2]) # (\my_regfile|bcb|bitcheck[26]~42_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [2]) # ((\my_regfile|bcb|bitcheck[26]~42_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~634 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[2]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~631 (
// Equation(s):
// \my_regfile|data_readRegB[2]~631_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [2]) # (\my_regfile|bcb|bitcheck[18]~32_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [2]) # (\my_regfile|bcb|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~631 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[2]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~633 (
// Equation(s):
// \my_regfile|data_readRegB[2]~633_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [2])) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [2] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~633 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[2]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~632 (
// Equation(s):
// \my_regfile|data_readRegB[2]~632_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~632 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[2]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~635 (
// Equation(s):
// \my_regfile|data_readRegB[2]~635_combout  = (\my_regfile|data_readRegB[2]~634_combout  & (\my_regfile|data_readRegB[2]~631_combout  & (\my_regfile|data_readRegB[2]~633_combout  & \my_regfile|data_readRegB[2]~632_combout )))

	.dataa(\my_regfile|data_readRegB[2]~634_combout ),
	.datab(\my_regfile|data_readRegB[2]~631_combout ),
	.datac(\my_regfile|data_readRegB[2]~633_combout ),
	.datad(\my_regfile|data_readRegB[2]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~635 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~623 (
// Equation(s):
// \my_regfile|data_readRegB[2]~623_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [2] & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [2] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~623 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~621 (
// Equation(s):
// \my_regfile|data_readRegB[2]~621_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [2]) # (((!\my_regfile|bcb|bitcheck[3]~2_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~621 .lut_mask = 16'hBFFF;
defparam \my_regfile|data_readRegB[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~622 (
// Equation(s):
// \my_regfile|data_readRegB[2]~622_combout  = (\my_regfile|bcb|bitcheck[0]~54_combout  & (\my_regfile|data_readRegB[2]~621_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [2]) # (\my_regfile|bcb|bitcheck[2]~55_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[2]~55_combout ),
	.datac(\my_regfile|bcb|bitcheck[0]~54_combout ),
	.datad(\my_regfile|data_readRegB[2]~621_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~622 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegB[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~619 (
// Equation(s):
// \my_regfile|data_readRegB[2]~619_combout  = (\my_processor|ctrl_readRegB[3]~3_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[5]~4_combout )))

	.dataa(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~619 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegB[2]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~618 (
// Equation(s):
// \my_regfile|data_readRegB[2]~618_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [2]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [2]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~618 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~620 (
// Equation(s):
// \my_regfile|data_readRegB[2]~620_combout  = (\my_regfile|data_readRegB[2]~619_combout  & (\my_regfile|data_readRegB[2]~618_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datab(\my_regfile|data_readRegB[2]~619_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.datad(\my_regfile|data_readRegB[2]~618_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~620 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~624 (
// Equation(s):
// \my_regfile|data_readRegB[2]~624_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [2] & ((\my_regfile|bcb|bitcheck[8]~15_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [2])))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|bcb|bitcheck[8]~15_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [2]))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~624 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[2]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~625 (
// Equation(s):
// \my_regfile|data_readRegB[2]~625_combout  = (\my_regfile|data_readRegB[2]~623_combout  & (\my_regfile|data_readRegB[2]~622_combout  & (\my_regfile|data_readRegB[2]~620_combout  & \my_regfile|data_readRegB[2]~624_combout )))

	.dataa(\my_regfile|data_readRegB[2]~623_combout ),
	.datab(\my_regfile|data_readRegB[2]~622_combout ),
	.datac(\my_regfile|data_readRegB[2]~620_combout ),
	.datad(\my_regfile|data_readRegB[2]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~625 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~639 (
// Equation(s):
// \my_regfile|data_readRegB[2]~639_combout  = (\my_regfile|data_readRegB[2]~638_combout  & (\my_regfile|data_readRegB[2]~630_combout  & (\my_regfile|data_readRegB[2]~635_combout  & \my_regfile|data_readRegB[2]~625_combout )))

	.dataa(\my_regfile|data_readRegB[2]~638_combout ),
	.datab(\my_regfile|data_readRegB[2]~630_combout ),
	.datac(\my_regfile|data_readRegB[2]~635_combout ),
	.datad(\my_regfile|data_readRegB[2]~625_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~639 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \my_processor|dataA[2]~76 (
// Equation(s):
// \my_processor|dataA[2]~76_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[2]~639_combout ) # ((!\my_regfile|data_readRegA[31]~27_combout  & !\my_regfile|data_readRegA[31]~23_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[2]~639_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[2]~76 .lut_mask = 16'h5501;
defparam \my_processor|dataA[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \my_processor|dataA[2]~77 (
// Equation(s):
// \my_processor|dataA[2]~77_combout  = (\my_processor|dataA[2]~76_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[2]~639_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_regfile|data_readRegB[2]~639_combout ),
	.datad(\my_processor|dataA[2]~76_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[2]~77 .lut_mask = 16'hFFA2;
defparam \my_processor|dataA[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \my_processor|address_dmem[2]~14 (
// Equation(s):
// \my_processor|address_dmem[2]~14_combout  = (\my_processor|getDmemAddr|Add0~4_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|checker|isDmem~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|getDmemAddr|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[2]~14 .lut_mask = 16'hFF55;
defparam \my_processor|address_dmem[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~16 (
// Equation(s):
// \my_regfile|data_readRegA[31]~16_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [31] & ((\my_regfile|bca|bitcheck[24]~31_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [31])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [31]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~16 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~14 (
// Equation(s):
// \my_regfile|data_readRegA[31]~14_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [31] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~14 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~17 (
// Equation(s):
// \my_regfile|data_readRegA[31]~17_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [31])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [31]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~17 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~15 (
// Equation(s):
// \my_regfile|data_readRegA[31]~15_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [31])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [31] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~15 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~18 (
// Equation(s):
// \my_regfile|data_readRegA[31]~18_combout  = (\my_regfile|data_readRegA[31]~16_combout  & (\my_regfile|data_readRegA[31]~14_combout  & (\my_regfile|data_readRegA[31]~17_combout  & \my_regfile|data_readRegA[31]~15_combout )))

	.dataa(\my_regfile|data_readRegA[31]~16_combout ),
	.datab(\my_regfile|data_readRegA[31]~14_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_regfile|data_readRegA[31]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~18 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~9 (
// Equation(s):
// \my_regfile|data_readRegA[31]~9_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|bca|bitcheck[4]~19_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [31])))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [31] & ((\my_regfile|bca|bitcheck[4]~19_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~9 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~10 (
// Equation(s):
// \my_regfile|data_readRegA[31]~10_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~10 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~11 (
// Equation(s):
// \my_regfile|data_readRegA[31]~11_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [31])) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// ((\my_regfile|regWriteCheck_loop[2].dffei|q [31]))))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~11 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegA[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~12 (
// Equation(s):
// \my_regfile|data_readRegA[31]~12_combout  = (\my_regfile|data_readRegA[31]~9_combout  & (\my_regfile|data_readRegA[31]~10_combout  & ((\my_regfile|data_readRegA[31]~11_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[31]~9_combout ),
	.datac(\my_regfile|data_readRegA[31]~10_combout ),
	.datad(\my_regfile|data_readRegA[31]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~12 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~3 (
// Equation(s):
// \my_regfile|data_readRegA[31]~3_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [31]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [31]) # (!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[5]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~3 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~2 (
// Equation(s):
// \my_regfile|data_readRegA[31]~2_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [31]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [31]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~2 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~5 (
// Equation(s):
// \my_regfile|data_readRegA[31]~5_combout  = (\my_regfile|bca|bitcheck[11]~11_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [31] & ((\my_regfile|bca|bitcheck[12]~10_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[11]~11_combout  & ((\my_regfile|bca|bitcheck[12]~10_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[11]~11_combout ),
	.datab(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~5 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N23
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~4 (
// Equation(s):
// \my_regfile|data_readRegA[31]~4_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [31]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [31]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~4 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~6 (
// Equation(s):
// \my_regfile|data_readRegA[31]~6_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [31] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~6 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~7 (
// Equation(s):
// \my_regfile|data_readRegA[31]~7_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [31]) # (!\my_regfile|bca|bitcheck[15]~16_combout )))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [31]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~7 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~8 (
// Equation(s):
// \my_regfile|data_readRegA[31]~8_combout  = (\my_regfile|data_readRegA[31]~5_combout  & (\my_regfile|data_readRegA[31]~4_combout  & (\my_regfile|data_readRegA[31]~6_combout  & \my_regfile|data_readRegA[31]~7_combout )))

	.dataa(\my_regfile|data_readRegA[31]~5_combout ),
	.datab(\my_regfile|data_readRegA[31]~4_combout ),
	.datac(\my_regfile|data_readRegA[31]~6_combout ),
	.datad(\my_regfile|data_readRegA[31]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~8 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~13 (
// Equation(s):
// \my_regfile|data_readRegA[31]~13_combout  = (\my_regfile|data_readRegA[31]~12_combout  & (\my_regfile|data_readRegA[31]~3_combout  & (\my_regfile|data_readRegA[31]~2_combout  & \my_regfile|data_readRegA[31]~8_combout )))

	.dataa(\my_regfile|data_readRegA[31]~12_combout ),
	.datab(\my_regfile|data_readRegA[31]~3_combout ),
	.datac(\my_regfile|data_readRegA[31]~2_combout ),
	.datad(\my_regfile|data_readRegA[31]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~13 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneive_lcell_comb \my_processor|data[31]~65 (
// Equation(s):
// \my_processor|data[31]~65_combout  = ((\my_regfile|data_readRegA[31]~18_combout  & (\my_regfile|data_readRegA[31]~21_combout  & \my_regfile|data_readRegA[31]~13_combout ))) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(\my_regfile|data_readRegA[31]~18_combout ),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(\my_regfile|data_readRegA[31]~21_combout ),
	.datad(\my_regfile|data_readRegA[31]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|data[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[31]~65 .lut_mask = 16'hB333;
defparam \my_processor|data[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[31]~65_combout ,\my_processor|data[30]~64_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~44 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~44_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[29]~46_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[30]~45_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[30]~45_combout ),
	.datad(\my_processor|dataA[29]~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~44 .lut_mask = 16'h3210;
defparam \my_processor|ALUOper|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~46 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~46_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~44_combout ) # ((\my_processor|ALUOper|ShiftLeft0~45_combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [8]))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~46 .lut_mask = 16'h0F08;
defparam \my_processor|ALUOper|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~50 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~50_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~46_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftLeft0~49_combout 
// ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~50 .lut_mask = 16'h0E0A;
defparam \my_processor|ALUOper|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~56 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~56_combout  = (\my_processor|ALUOper|ShiftLeft0~50_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~55_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~56 .lut_mask = 16'hFAF0;
defparam \my_processor|ALUOper|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~2 (
// Equation(s):
// \my_processor|ALUOper|Selector1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|aulOper[0]~0_combout ) # ((\my_processor|ALUOper|ShiftLeft0~43_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (!\my_processor|aulOper[0]~0_combout  & (\my_processor|ALUOper|ShiftLeft0~56_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~2 .lut_mask = 16'hBA98;
defparam \my_processor|ALUOper|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \my_processor|data_writeReg[30]~72 (
// Equation(s):
// \my_processor|data_writeReg[30]~72_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|ALUOper|Selector1~2_combout  & (\my_processor|dataA[31]~44_combout )) # (!\my_processor|ALUOper|Selector1~2_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~3_combout ))))) # (!\my_processor|aulOper[0]~0_combout  & (((\my_processor|ALUOper|Selector1~2_combout ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.datad(\my_processor|ALUOper|Selector1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~72 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[30]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
cycloneive_lcell_comb \my_processor|dataB[30]~1 (
// Equation(s):
// \my_processor|dataB[30]~1_combout  = (\my_processor|checker|isI~combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[30]~47_combout ) # 
// ((!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[30]~47_combout ),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|dataB[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[30]~1 .lut_mask = 16'hEF45;
defparam \my_processor|dataB[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add0~60 (
// Equation(s):
// \my_processor|ALUOper|Add0~60_combout  = ((\my_processor|dataB[30]~1_combout  $ (\my_processor|dataA[30]~45_combout  $ (!\my_processor|ALUOper|Add0~59 )))) # (GND)
// \my_processor|ALUOper|Add0~61  = CARRY((\my_processor|dataB[30]~1_combout  & ((\my_processor|dataA[30]~45_combout ) # (!\my_processor|ALUOper|Add0~59 ))) # (!\my_processor|dataB[30]~1_combout  & (\my_processor|dataA[30]~45_combout  & 
// !\my_processor|ALUOper|Add0~59 )))

	.dataa(\my_processor|dataB[30]~1_combout ),
	.datab(\my_processor|dataA[30]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~59 ),
	.combout(\my_processor|ALUOper|Add0~60_combout ),
	.cout(\my_processor|ALUOper|Add0~61 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \my_processor|data_writeReg[30]~73 (
// Equation(s):
// \my_processor|data_writeReg[30]~73_combout  = (\my_processor|ALUOper|Selector0~8_combout  & (((\my_processor|ALUOper|Add0~60_combout )))) # (!\my_processor|ALUOper|Selector0~8_combout  & ((\my_processor|aulOper[1]~1_combout  & 
// ((\my_processor|ALUOper|Add0~60_combout ))) # (!\my_processor|aulOper[1]~1_combout  & (\my_processor|data_writeReg[30]~72_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~8_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|data_writeReg[30]~72_combout ),
	.datad(\my_processor|ALUOper|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~73 .lut_mask = 16'hFE10;
defparam \my_processor|data_writeReg[30]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add1~60 (
// Equation(s):
// \my_processor|ALUOper|Add1~60_combout  = ((\my_processor|dataB[30]~1_combout  $ (\my_processor|dataA[30]~45_combout  $ (\my_processor|ALUOper|Add1~59 )))) # (GND)
// \my_processor|ALUOper|Add1~61  = CARRY((\my_processor|dataB[30]~1_combout  & (\my_processor|dataA[30]~45_combout  & !\my_processor|ALUOper|Add1~59 )) # (!\my_processor|dataB[30]~1_combout  & ((\my_processor|dataA[30]~45_combout ) # 
// (!\my_processor|ALUOper|Add1~59 ))))

	.dataa(\my_processor|dataB[30]~1_combout ),
	.datab(\my_processor|dataA[30]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~59 ),
	.combout(\my_processor|ALUOper|Add1~60_combout ),
	.cout(\my_processor|ALUOper|Add1~61 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~60 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~0 (
// Equation(s):
// \my_processor|ALUOper|Selector1~0_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|aulOper[1]~1_combout ) # ((\my_processor|ALUOper|Add1~60_combout )))) # (!\my_processor|aulOper[0]~0_combout  & (!\my_processor|aulOper[1]~1_combout  & 
// ((\my_processor|ALUOper|Add0~60_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Add1~60_combout ),
	.datad(\my_processor|ALUOper|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~0 .lut_mask = 16'hB9A8;
defparam \my_processor|ALUOper|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~1 (
// Equation(s):
// \my_processor|ALUOper|Selector1~1_combout  = (\my_processor|dataB[30]~1_combout  & ((\my_processor|ALUOper|Selector1~0_combout ) # ((\my_processor|aulOper[1]~1_combout  & \my_processor|dataA[30]~45_combout )))) # (!\my_processor|dataB[30]~1_combout  & 
// (\my_processor|ALUOper|Selector1~0_combout  & ((\my_processor|dataA[30]~45_combout ) # (!\my_processor|aulOper[1]~1_combout ))))

	.dataa(\my_processor|dataB[30]~1_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|dataA[30]~45_combout ),
	.datad(\my_processor|ALUOper|Selector1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~1 .lut_mask = 16'hFB80;
defparam \my_processor|ALUOper|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N2
cycloneive_lcell_comb \my_processor|data_writeReg[30]~74 (
// Equation(s):
// \my_processor|data_writeReg[30]~74_combout  = (\my_processor|ALUOper|Selector0~8_combout  & (((\my_processor|data_writeReg[30]~73_combout )))) # (!\my_processor|ALUOper|Selector0~8_combout  & ((\my_processor|aulOper[2]~2_combout  & 
// (\my_processor|data_writeReg[30]~73_combout )) # (!\my_processor|aulOper[2]~2_combout  & ((\my_processor|ALUOper|Selector1~1_combout )))))

	.dataa(\my_processor|ALUOper|Selector0~8_combout ),
	.datab(\my_processor|aulOper[2]~2_combout ),
	.datac(\my_processor|data_writeReg[30]~73_combout ),
	.datad(\my_processor|ALUOper|Selector1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~74 .lut_mask = 16'hF1E0;
defparam \my_processor|data_writeReg[30]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \my_processor|data_writeReg[30]~75 (
// Equation(s):
// \my_processor|data_writeReg[30]~75_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [30])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|data_writeReg[30]~74_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datad(\my_processor|data_writeReg[30]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~75 .lut_mask = 16'h8D88;
defparam \my_processor|data_writeReg[30]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \my_processor|data_writeReg[30]~76 (
// Equation(s):
// \my_processor|data_writeReg[30]~76_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[30]~75_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~70_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|data_writeReg[30]~75_combout ),
	.datad(\my_processor|data_writeReg[31]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~76 .lut_mask = 16'hFCFD;
defparam \my_processor|data_writeReg[30]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~76_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~43 (
// Equation(s):
// \my_regfile|data_readRegA[30]~43_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [30] & (((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|bca|bitcheck[24]~31_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|bca|bitcheck[24]~31_combout ),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~43 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~41 (
// Equation(s):
// \my_regfile|data_readRegA[30]~41_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [30] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~41 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~44 (
// Equation(s):
// \my_regfile|data_readRegA[30]~44_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [30])) # (!\my_regfile|bca|bitcheck[25]~35_combout ))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [30]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~44 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~42 (
// Equation(s):
// \my_regfile|data_readRegA[30]~42_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|bca|bitcheck[20]~28_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [30])))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [30] & ((\my_regfile|bca|bitcheck[20]~28_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~42 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~45 (
// Equation(s):
// \my_regfile|data_readRegA[30]~45_combout  = (\my_regfile|data_readRegA[30]~43_combout  & (\my_regfile|data_readRegA[30]~41_combout  & (\my_regfile|data_readRegA[30]~44_combout  & \my_regfile|data_readRegA[30]~42_combout )))

	.dataa(\my_regfile|data_readRegA[30]~43_combout ),
	.datab(\my_regfile|data_readRegA[30]~41_combout ),
	.datac(\my_regfile|data_readRegA[30]~44_combout ),
	.datad(\my_regfile|data_readRegA[30]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~45 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~36 (
// Equation(s):
// \my_regfile|data_readRegA[30]~36_combout  = (\my_regfile|bca|bitcheck[10]~6_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [30]) # (!\my_regfile|bca|bitcheck[9]~8_combout )))) # (!\my_regfile|bca|bitcheck[10]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [30]) # (!\my_regfile|bca|bitcheck[9]~8_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[9]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~36 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~37 (
// Equation(s):
// \my_regfile|data_readRegA[30]~37_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [30] & 
// (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [30]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~37 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~38 (
// Equation(s):
// \my_regfile|data_readRegA[30]~38_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [30] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~38 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~39 (
// Equation(s):
// \my_regfile|data_readRegA[30]~39_combout  = (\my_regfile|bca|bitcheck[16]~15_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [30])) # (!\my_regfile|bca|bitcheck[15]~16_combout ))) # (!\my_regfile|bca|bitcheck[16]~15_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[15].dffei|q [30]) # (!\my_regfile|bca|bitcheck[15]~16_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~15_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~39 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~40 (
// Equation(s):
// \my_regfile|data_readRegA[30]~40_combout  = (\my_regfile|data_readRegA[30]~36_combout  & (\my_regfile|data_readRegA[30]~37_combout  & (\my_regfile|data_readRegA[30]~38_combout  & \my_regfile|data_readRegA[30]~39_combout )))

	.dataa(\my_regfile|data_readRegA[30]~36_combout ),
	.datab(\my_regfile|data_readRegA[30]~37_combout ),
	.datac(\my_regfile|data_readRegA[30]~38_combout ),
	.datad(\my_regfile|data_readRegA[30]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~40 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~47 (
// Equation(s):
// \my_regfile|data_readRegA[30]~47_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[29]~41_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [30]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[29]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~47 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~46 (
// Equation(s):
// \my_regfile|data_readRegA[30]~46_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [30]) # ((\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[27]~38_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [30]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~46 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~48 (
// Equation(s):
// \my_regfile|data_readRegA[30]~48_combout  = (\my_regfile|data_readRegA[30]~47_combout  & (\my_regfile|data_readRegA[30]~46_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [30]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[30]~47_combout ),
	.datad(\my_regfile|data_readRegA[30]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~48 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~33 (
// Equation(s):
// \my_regfile|data_readRegA[30]~33_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [30]) # ((\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [30] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [30]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~33 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~34 (
// Equation(s):
// \my_regfile|data_readRegA[30]~34_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[7].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[7]~22_combout )))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [30] & 
// (\my_regfile|bca|bitcheck[8]~21_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [30]) # (!\my_regfile|bca|bitcheck[7]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[8]~21_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~34 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~31 (
// Equation(s):
// \my_regfile|data_readRegA[30]~31_combout  = (\my_processor|ctrl_readRegA[1]~10_combout  & ((\my_processor|ctrl_readRegA[0]~4_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [30]))) # (!\my_processor|ctrl_readRegA[0]~4_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [30])))) # (!\my_processor|ctrl_readRegA[1]~10_combout  & (\my_processor|ctrl_readRegA[0]~4_combout ))

	.dataa(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~31 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegA[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~30 (
// Equation(s):
// \my_regfile|data_readRegA[30]~30_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [30]) # (!\my_regfile|bca|bitcheck[5]~4_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[5]~4_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[5]~4_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~30 .lut_mask = 16'hCF45;
defparam \my_regfile|data_readRegA[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~29 (
// Equation(s):
// \my_regfile|data_readRegA[30]~29_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [30])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~29 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~32 (
// Equation(s):
// \my_regfile|data_readRegA[30]~32_combout  = (\my_regfile|data_readRegA[30]~30_combout  & (\my_regfile|data_readRegA[30]~29_combout  & ((\my_regfile|data_readRegA[30]~31_combout ) # (!\my_regfile|bca|bitcheck[3]~17_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~17_combout ),
	.datab(\my_regfile|data_readRegA[30]~31_combout ),
	.datac(\my_regfile|data_readRegA[30]~30_combout ),
	.datad(\my_regfile|data_readRegA[30]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~32 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~35 (
// Equation(s):
// \my_regfile|data_readRegA[30]~35_combout  = (\my_regfile|data_readRegA[30]~33_combout  & (\my_regfile|data_readRegA[30]~34_combout  & \my_regfile|data_readRegA[30]~32_combout ))

	.dataa(\my_regfile|data_readRegA[30]~33_combout ),
	.datab(\my_regfile|data_readRegA[30]~34_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[30]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~35 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~49 (
// Equation(s):
// \my_regfile|data_readRegA[30]~49_combout  = (\my_regfile|data_readRegA[30]~45_combout  & (\my_regfile|data_readRegA[30]~40_combout  & (\my_regfile|data_readRegA[30]~48_combout  & \my_regfile|data_readRegA[30]~35_combout )))

	.dataa(\my_regfile|data_readRegA[30]~45_combout ),
	.datab(\my_regfile|data_readRegA[30]~40_combout ),
	.datac(\my_regfile|data_readRegA[30]~48_combout ),
	.datad(\my_regfile|data_readRegA[30]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~49 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneive_lcell_comb \my_processor|data[30]~64 (
// Equation(s):
// \my_processor|data[30]~64_combout  = (\my_regfile|data_readRegA[30]~49_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~719_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[30]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|data[30]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[30]~64 .lut_mask = 16'hFF33;
defparam \my_processor|data[30]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~18 (
// Equation(s):
// \my_regfile|data_readRegB[31]~18_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~18 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~17 (
// Equation(s):
// \my_regfile|data_readRegB[31]~17_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [31] & (((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [31])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [31]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datac(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~17 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegB[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~19 (
// Equation(s):
// \my_regfile|data_readRegB[31]~19_combout  = (\my_regfile|data_readRegB[31]~18_combout  & (\my_regfile|data_readRegB[31]~17_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~18_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.datad(\my_regfile|data_readRegB[31]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~19 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegB[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~15 (
// Equation(s):
// \my_regfile|data_readRegB[31]~15_combout  = (\my_regfile|bcb|bitcheck[25]~43_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [31]) # (\my_regfile|bcb|bitcheck[26]~42_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~43_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[26]~42_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~15 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~13 (
// Equation(s):
// \my_regfile|data_readRegB[31]~13_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [31]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~13 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~14 (
// Equation(s):
// \my_regfile|data_readRegB[31]~14_combout  = (\my_regfile|bcb|bitcheck[23]~41_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [31] & ((\my_regfile|bcb|bitcheck[24]~40_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [31])))) # 
// (!\my_regfile|bcb|bitcheck[23]~41_combout  & ((\my_regfile|bcb|bitcheck[24]~40_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [31]))))

	.dataa(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~14 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~12 (
// Equation(s):
// \my_regfile|data_readRegB[31]~12_combout  = (\my_regfile|bcb|bitcheck[19]~33_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]) # (\my_regfile|bcb|bitcheck[18]~32_combout )))) # 
// (!\my_regfile|bcb|bitcheck[19]~33_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~12 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~16 (
// Equation(s):
// \my_regfile|data_readRegB[31]~16_combout  = (\my_regfile|data_readRegB[31]~15_combout  & (\my_regfile|data_readRegB[31]~13_combout  & (\my_regfile|data_readRegB[31]~14_combout  & \my_regfile|data_readRegB[31]~12_combout )))

	.dataa(\my_regfile|data_readRegB[31]~15_combout ),
	.datab(\my_regfile|data_readRegB[31]~13_combout ),
	.datac(\my_regfile|data_readRegB[31]~14_combout ),
	.datad(\my_regfile|data_readRegB[31]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~16 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~4 (
// Equation(s):
// \my_regfile|data_readRegB[31]~4_combout  = (\my_regfile|bcb|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[6]~11_combout )))) # (!\my_regfile|bcb|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[6].dffei|q [31]) # (\my_regfile|bcb|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~4 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~5 (
// Equation(s):
// \my_regfile|data_readRegB[31]~5_combout  = (\my_regfile|regWriteCheck_loop[8].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[7].dffei|q [31])) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))) # (!\my_regfile|regWriteCheck_loop[8].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[8]~15_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[7]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~5 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~9 (
// Equation(s):
// \my_regfile|data_readRegB[31]~9_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[15].dffei|q [31])) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[16]~30_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[15]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datac(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~9 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegB[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~8 (
// Equation(s):
// \my_regfile|data_readRegB[31]~8_combout  = (\my_regfile|bcb|bitcheck[14]~27_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|bcb|bitcheck[14]~27_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~8 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~7 (
// Equation(s):
// \my_regfile|data_readRegB[31]~7_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[11]~26_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[12]~25_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[11]~26_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~7 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~6 (
// Equation(s):
// \my_regfile|data_readRegB[31]~6_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[9]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[10]~17_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[9]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~6 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~10 (
// Equation(s):
// \my_regfile|data_readRegB[31]~10_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~8_combout  & (\my_regfile|data_readRegB[31]~7_combout  & \my_regfile|data_readRegB[31]~6_combout )))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~8_combout ),
	.datac(\my_regfile|data_readRegB[31]~7_combout ),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~10 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~0 (
// Equation(s):
// \my_regfile|data_readRegB[31]~0_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [31]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [31]))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~0 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~2 (
// Equation(s):
// \my_regfile|data_readRegB[31]~2_combout  = (\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [31]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [31])))) # (!\my_processor|ctrl_readRegB[1]~4_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~2 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~1 (
// Equation(s):
// \my_regfile|data_readRegB[31]~1_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[21].dffei|q [31])) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[5]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[5]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~1 .lut_mask = 16'hA2F3;
defparam \my_regfile|data_readRegB[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~3 (
// Equation(s):
// \my_regfile|data_readRegB[31]~3_combout  = (\my_regfile|data_readRegB[31]~0_combout  & (\my_regfile|data_readRegB[31]~1_combout  & ((\my_regfile|data_readRegB[31]~2_combout ) # (!\my_regfile|bcb|bitcheck[3]~2_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~0_combout ),
	.datab(\my_regfile|data_readRegB[31]~2_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.datad(\my_regfile|data_readRegB[31]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~3 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegB[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~11 (
// Equation(s):
// \my_regfile|data_readRegB[31]~11_combout  = (\my_regfile|data_readRegB[31]~4_combout  & (\my_regfile|data_readRegB[31]~5_combout  & (\my_regfile|data_readRegB[31]~10_combout  & \my_regfile|data_readRegB[31]~3_combout )))

	.dataa(\my_regfile|data_readRegB[31]~4_combout ),
	.datab(\my_regfile|data_readRegB[31]~5_combout ),
	.datac(\my_regfile|data_readRegB[31]~10_combout ),
	.datad(\my_regfile|data_readRegB[31]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~11 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~20 (
// Equation(s):
// \my_regfile|data_readRegB[31]~20_combout  = (\my_regfile|data_readRegB[31]~19_combout  & (\my_regfile|data_readRegB[31]~16_combout  & \my_regfile|data_readRegB[31]~11_combout ))

	.dataa(\my_regfile|data_readRegB[31]~19_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[31]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~20 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegB[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \my_processor|dataB[31]~0 (
// Equation(s):
// \my_processor|dataB[31]~0_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[31]~20_combout ) # 
// (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[31]~0 .lut_mask = 16'hAFA3;
defparam \my_processor|dataB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add0~62 (
// Equation(s):
// \my_processor|ALUOper|Add0~62_combout  = (\my_processor|dataA[31]~44_combout  & ((\my_processor|dataB[31]~0_combout  & (\my_processor|ALUOper|Add0~61  & VCC)) # (!\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add0~61 )))) # 
// (!\my_processor|dataA[31]~44_combout  & ((\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add0~61 )) # (!\my_processor|dataB[31]~0_combout  & ((\my_processor|ALUOper|Add0~61 ) # (GND)))))
// \my_processor|ALUOper|Add0~63  = CARRY((\my_processor|dataA[31]~44_combout  & (!\my_processor|dataB[31]~0_combout  & !\my_processor|ALUOper|Add0~61 )) # (!\my_processor|dataA[31]~44_combout  & ((!\my_processor|ALUOper|Add0~61 ) # 
// (!\my_processor|dataB[31]~0_combout ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~61 ),
	.combout(\my_processor|ALUOper|Add0~62_combout ),
	.cout(\my_processor|ALUOper|Add0~63 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~62 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~9 (
// Equation(s):
// \my_processor|ALUOper|Selector0~9_combout  = (\my_processor|aulOper[1]~1_combout  & ((\my_processor|dataB[31]~0_combout  & ((\my_processor|aulOper[0]~0_combout ) # (\my_processor|dataA[31]~44_combout ))) # (!\my_processor|dataB[31]~0_combout  & 
// (\my_processor|aulOper[0]~0_combout  & \my_processor|dataA[31]~44_combout )))) # (!\my_processor|aulOper[1]~1_combout  & (((\my_processor|aulOper[0]~0_combout ))))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(\my_processor|aulOper[0]~0_combout ),
	.datad(\my_processor|dataA[31]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~9 .lut_mask = 16'hF8D0;
defparam \my_processor|ALUOper|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add1~62 (
// Equation(s):
// \my_processor|ALUOper|Add1~62_combout  = (\my_processor|dataA[31]~44_combout  & ((\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add1~61 )) # (!\my_processor|dataB[31]~0_combout  & (\my_processor|ALUOper|Add1~61  & VCC)))) # 
// (!\my_processor|dataA[31]~44_combout  & ((\my_processor|dataB[31]~0_combout  & ((\my_processor|ALUOper|Add1~61 ) # (GND))) # (!\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add1~61 ))))
// \my_processor|ALUOper|Add1~63  = CARRY((\my_processor|dataA[31]~44_combout  & (\my_processor|dataB[31]~0_combout  & !\my_processor|ALUOper|Add1~61 )) # (!\my_processor|dataA[31]~44_combout  & ((\my_processor|dataB[31]~0_combout ) # 
// (!\my_processor|ALUOper|Add1~61 ))))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~61 ),
	.combout(\my_processor|ALUOper|Add1~62_combout ),
	.cout(\my_processor|ALUOper|Add1~63 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~62 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~10 (
// Equation(s):
// \my_processor|ALUOper|Selector0~10_combout  = (\my_processor|ALUOper|Selector0~9_combout  & (\my_processor|ALUOper|Add0~62_combout  $ (((\my_processor|aulOper[1]~1_combout ) # (\my_processor|ALUOper|Add1~62_combout ))))) # 
// (!\my_processor|ALUOper|Selector0~9_combout  & (\my_processor|aulOper[1]~1_combout  & (\my_processor|ALUOper|Add0~62_combout )))

	.dataa(\my_processor|ALUOper|Selector0~9_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Add0~62_combout ),
	.datad(\my_processor|ALUOper|Add1~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~10 .lut_mask = 16'h4A68;
defparam \my_processor|ALUOper|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~11 (
// Equation(s):
// \my_processor|ALUOper|Selector0~11_combout  = (\my_processor|ALUOper|Selector0~8_combout  & (((\my_processor|ALUOper|Add0~62_combout )))) # (!\my_processor|ALUOper|Selector0~8_combout  & (!\my_processor|aulOper[2]~2_combout  & 
// (\my_processor|ALUOper|Add0~62_combout  $ (\my_processor|ALUOper|Selector0~10_combout ))))

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|ALUOper|Selector0~8_combout ),
	.datac(\my_processor|ALUOper|Add0~62_combout ),
	.datad(\my_processor|ALUOper|Selector0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~11 .lut_mask = 16'hC1D0;
defparam \my_processor|ALUOper|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~12 (
// Equation(s):
// \my_processor|ALUOper|Selector0~12_combout  = (\my_processor|ALUOper|Selector0~11_combout ) # ((\my_processor|ALUOper|Selector0~13_combout  & \my_processor|ALUOper|Selector0~7_combout ))

	.dataa(\my_processor|ALUOper|Selector0~13_combout ),
	.datab(\my_processor|ALUOper|Selector0~7_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|Selector0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~12 .lut_mask = 16'hFF88;
defparam \my_processor|ALUOper|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \my_processor|data_writeReg[31]~68 (
// Equation(s):
// \my_processor|data_writeReg[31]~68_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [31])) # (!\my_processor|checker|isLw~combout  & (((!\my_processor|ctrl_writeReg[0]~0_combout  & 
// \my_processor|ALUOper|Selector0~12_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|ctrl_writeReg[0]~0_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|ALUOper|Selector0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~68 .lut_mask = 16'hA3A0;
defparam \my_processor|data_writeReg[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \my_processor|data_writeReg[31]~71 (
// Equation(s):
// \my_processor|data_writeReg[31]~71_combout  = (\my_processor|checker|isSw~0_combout ) # ((\my_processor|data_writeReg[31]~68_combout ) # ((!\my_processor|checker|isLw~combout  & !\my_processor|data_writeReg[31]~70_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~70_combout ),
	.datad(\my_processor|data_writeReg[31]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~71 .lut_mask = 16'hFFAB;
defparam \my_processor|data_writeReg[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~71_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~20 (
// Equation(s):
// \my_regfile|data_readRegA[31]~20_combout  = (\my_regfile|bca|bitcheck[29]~41_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [31] & ((\my_regfile|bca|bitcheck[30]~39_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[29]~41_combout  & ((\my_regfile|bca|bitcheck[30]~39_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[29]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~20 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~19 (
// Equation(s):
// \my_regfile|data_readRegA[31]~19_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [31]) # (!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [31] & 
// (\my_regfile|bca|bitcheck[28]~37_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [31]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~19 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~21 (
// Equation(s):
// \my_regfile|data_readRegA[31]~21_combout  = (\my_regfile|data_readRegA[31]~20_combout  & (\my_regfile|data_readRegA[31]~19_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [31]) # (!\my_regfile|bca|bitcheck[31]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|data_readRegA[31]~20_combout ),
	.datad(\my_regfile|data_readRegA[31]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~21 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~22 (
// Equation(s):
// \my_regfile|data_readRegA[31]~22_combout  = (\my_regfile|data_readRegA[31]~21_combout  & (\my_regfile|data_readRegA[31]~18_combout  & \my_regfile|data_readRegA[31]~13_combout ))

	.dataa(\my_regfile|data_readRegA[31]~21_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~18_combout ),
	.datad(\my_regfile|data_readRegA[31]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~22 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \my_processor|dataA[31]~82 (
// Equation(s):
// \my_processor|dataA[31]~82_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[31]~22_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[31]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[31]~82 .lut_mask = 16'h3301;
defparam \my_processor|dataA[31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \my_processor|dataA[31]~44 (
// Equation(s):
// \my_processor|dataA[31]~44_combout  = (\my_processor|dataA[31]~82_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[31]~20_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_processor|dataA[31]~82_combout ),
	.datab(\my_regfile|data_readRegB[31]~26_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_regfile|data_readRegB[31]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[31]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[31]~44 .lut_mask = 16'hFABA;
defparam \my_processor|dataA[31]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~2 (
// Equation(s):
// \my_processor|ALUOper|Selector0~2_combout  = (\my_processor|dataA[31]~44_combout  & ((\my_processor|aulOper[0]~0_combout ) # ((\my_processor|ALUOper|ShiftLeft0~6_combout  & \my_processor|data_writeReg[1]~35_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datab(\my_processor|data_writeReg[1]~35_combout ),
	.datac(\my_processor|dataA[31]~44_combout ),
	.datad(\my_processor|aulOper[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~2 .lut_mask = 16'hF080;
defparam \my_processor|ALUOper|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~3 (
// Equation(s):
// \my_processor|ALUOper|Selector0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|ALUOper|ShiftLeft0~10_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[30]~45_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.datad(\my_processor|dataA[30]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~3 .lut_mask = 16'hE2C0;
defparam \my_processor|ALUOper|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~4 (
// Equation(s):
// \my_processor|ALUOper|Selector0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~9_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|Selector0~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|ALUOper|Selector0~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~4 .lut_mask = 16'h5404;
defparam \my_processor|ALUOper|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~5 (
// Equation(s):
// \my_processor|ALUOper|Selector0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|ALUOper|Selector0~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~17_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|Selector0~4_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~5 .lut_mask = 16'h3230;
defparam \my_processor|ALUOper|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~6 (
// Equation(s):
// \my_processor|ALUOper|Selector0~6_combout  = (!\my_processor|aulOper[0]~0_combout  & ((\my_processor|ALUOper|Selector0~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|ALUOper|ShiftLeft0~31_combout ))))

	.dataa(\my_processor|aulOper[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.datad(\my_processor|ALUOper|Selector0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~6 .lut_mask = 16'h5540;
defparam \my_processor|ALUOper|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~7 (
// Equation(s):
// \my_processor|ALUOper|Selector0~7_combout  = (\my_processor|aulOper[1]~1_combout  & (((\my_processor|ALUOper|Add0~62_combout )))) # (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|ALUOper|Selector0~2_combout ) # 
// ((\my_processor|ALUOper|Selector0~6_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~2_combout ),
	.datab(\my_processor|ALUOper|Add0~62_combout ),
	.datac(\my_processor|ALUOper|Selector0~6_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~7 .lut_mask = 16'hCCFA;
defparam \my_processor|ALUOper|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|Decoder0~0 (
// Equation(s):
// \my_processor|ALUOper|Decoder0~0_combout  = (!\my_processor|aulOper[1]~1_combout  & (!\my_processor|ALUOper|Selector0~8_combout  & (!\my_processor|aulOper[2]~2_combout  & \my_processor|aulOper[0]~0_combout )))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_processor|ALUOper|Selector0~8_combout ),
	.datac(\my_processor|aulOper[2]~2_combout ),
	.datad(\my_processor|aulOper[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Decoder0~0 .lut_mask = 16'h0100;
defparam \my_processor|ALUOper|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~64 (
// Equation(s):
// \my_processor|ALUOper|Add1~64_combout  = \my_processor|dataA[31]~44_combout  $ (\my_processor|ALUOper|Add1~63  $ (\my_processor|dataB[31]~0_combout ))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dataB[31]~0_combout ),
	.cin(\my_processor|ALUOper|Add1~63 ),
	.combout(\my_processor|ALUOper|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~64 .lut_mask = 16'hA55A;
defparam \my_processor|ALUOper|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~64 (
// Equation(s):
// \my_processor|ALUOper|Add0~64_combout  = \my_processor|dataA[31]~44_combout  $ (\my_processor|ALUOper|Add0~63  $ (!\my_processor|dataB[31]~0_combout ))

	.dataa(\my_processor|dataA[31]~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dataB[31]~0_combout ),
	.cin(\my_processor|ALUOper|Add0~63 ),
	.combout(\my_processor|ALUOper|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~64 .lut_mask = 16'h5AA5;
defparam \my_processor|ALUOper|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \my_processor|ALUOper|Selector32~0 (
// Equation(s):
// \my_processor|ALUOper|Selector32~0_combout  = (\my_processor|ALUOper|Decoder0~0_combout  & (\my_processor|ALUOper|Add1~64_combout )) # (!\my_processor|ALUOper|Decoder0~0_combout  & ((\my_processor|ALUOper|Add0~64_combout )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Decoder0~0_combout ),
	.datac(\my_processor|ALUOper|Add1~64_combout ),
	.datad(\my_processor|ALUOper|Add0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector32~0 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~0 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~0_combout  = \my_processor|ALUOper|Selector32~0_combout  $ (((\my_processor|ALUOper|Selector0~11_combout ) # ((\my_processor|ALUOper|Selector0~13_combout  & \my_processor|ALUOper|Selector0~7_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~13_combout ),
	.datab(\my_processor|ALUOper|Selector0~7_combout ),
	.datac(\my_processor|ALUOper|Selector32~0_combout ),
	.datad(\my_processor|ALUOper|Selector0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~0 .lut_mask = 16'h0F78;
defparam \my_processor|ctrl_writeReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[31]~70 (
// Equation(s):
// \my_processor|data_writeReg[31]~70_combout  = (\my_processor|checker|isAddi~1_combout ) # ((\my_processor|checker|isALU~0_combout  & ((\my_processor|data_writeReg[31]~69_combout ) # (!\my_processor|ctrl_writeReg[0]~0_combout ))))

	.dataa(\my_processor|checker|isALU~0_combout ),
	.datab(\my_processor|data_writeReg[31]~69_combout ),
	.datac(\my_processor|checker|isAddi~1_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~70 .lut_mask = 16'hF8FA;
defparam \my_processor|data_writeReg[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[31]~317 (
// Equation(s):
// \my_processor|data_writeReg[31]~317_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|data_writeReg[31]~70_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_processor|data_writeReg[31]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~317 .lut_mask = 16'h3320;
defparam \my_processor|data_writeReg[31]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \my_processor|checker|isALU~1 (
// Equation(s):
// \my_processor|checker|isALU~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|checker|isALU~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isALU~1 .lut_mask = 16'h000F;
defparam \my_processor|checker|isALU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \my_processor|checker|isALU~2 (
// Equation(s):
// \my_processor|checker|isALU~2_combout  = (\my_processor|checker|isAddi~1_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|data_writeReg[2]~34_combout  & \my_processor|checker|isLw~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|data_writeReg[2]~34_combout ),
	.datac(\my_processor|checker|isAddi~1_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isALU~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isALU~2 .lut_mask = 16'hF4F0;
defparam \my_processor|checker|isALU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_processor|data_writeReg[1]~303 (
// Equation(s):
// \my_processor|data_writeReg[1]~303_combout  = (\my_processor|ctrl_writeReg[0]~0_combout  & (((!\my_processor|checker|isALU~2_combout ) # (!\my_processor|data_writeReg[2]~78_combout )) # (!\my_processor|checker|isALU~1_combout )))

	.dataa(\my_processor|checker|isALU~1_combout ),
	.datab(\my_processor|data_writeReg[2]~78_combout ),
	.datac(\my_processor|checker|isALU~2_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~303 .lut_mask = 16'h7F00;
defparam \my_processor|data_writeReg[1]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~659 (
// Equation(s):
// \my_regfile|data_readRegA[1]~659_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [1]) # ((\my_regfile|bca|bitcheck[28]~37_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [1] & 
// (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [1]) # (\my_regfile|bca|bitcheck[28]~37_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datad(\my_regfile|bca|bitcheck[28]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~659 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~658 (
// Equation(s):
// \my_regfile|data_readRegA[1]~658_combout  = (\my_regfile|bca|bitcheck[31]~42_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [1]) # (!\my_regfile|bca|bitcheck[29]~41_combout )))) # 
// (!\my_regfile|bca|bitcheck[31]~42_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [1]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[29]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~658 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~660 (
// Equation(s):
// \my_regfile|data_readRegA[1]~660_combout  = (\my_regfile|data_readRegA[1]~659_combout  & (\my_regfile|data_readRegA[1]~658_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [1]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.datab(\my_regfile|data_readRegA[1]~659_combout ),
	.datac(\my_regfile|bca|bitcheck[27]~38_combout ),
	.datad(\my_regfile|data_readRegA[1]~658_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~660 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~648 (
// Equation(s):
// \my_regfile|data_readRegA[1]~648_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [1]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [1]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~648 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~650 (
// Equation(s):
// \my_regfile|data_readRegA[1]~650_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [1]) # ((!\my_regfile|bca|bitcheck[13]~13_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [1] & 
// (\my_regfile|bca|bitcheck[14]~12_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [1]) # (!\my_regfile|bca|bitcheck[13]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datad(\my_regfile|bca|bitcheck[14]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~650 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~649 (
// Equation(s):
// \my_regfile|data_readRegA[1]~649_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [1]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [1]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~649 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~651 (
// Equation(s):
// \my_regfile|data_readRegA[1]~651_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [1]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [1]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~651 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[1]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~652 (
// Equation(s):
// \my_regfile|data_readRegA[1]~652_combout  = (\my_regfile|data_readRegA[1]~648_combout  & (\my_regfile|data_readRegA[1]~650_combout  & (\my_regfile|data_readRegA[1]~649_combout  & \my_regfile|data_readRegA[1]~651_combout )))

	.dataa(\my_regfile|data_readRegA[1]~648_combout ),
	.datab(\my_regfile|data_readRegA[1]~650_combout ),
	.datac(\my_regfile|data_readRegA[1]~649_combout ),
	.datad(\my_regfile|data_readRegA[1]~651_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~652 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~305_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~654 (
// Equation(s):
// \my_regfile|data_readRegA[1]~654_combout  = (\my_regfile|regWriteCheck_loop[22].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [1]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|regWriteCheck_loop[22].dffei|q [1] & 
// (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [1]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[20]~28_combout ),
	.datad(\my_regfile|bca|bitcheck[22]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~654 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[1]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~656 (
// Equation(s):
// \my_regfile|data_readRegA[1]~656_combout  = (\my_regfile|bca|bitcheck[26]~33_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [1]) # ((!\my_regfile|bca|bitcheck[25]~35_combout )))) # (!\my_regfile|bca|bitcheck[26]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [1]) # (!\my_regfile|bca|bitcheck[25]~35_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[25]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~656 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~305_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N25
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~655 (
// Equation(s):
// \my_regfile|data_readRegA[1]~655_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [1]) # ((\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [1]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~655 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[1]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~653 (
// Equation(s):
// \my_regfile|data_readRegA[1]~653_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [1]) # (\my_regfile|bca|bitcheck[18]~23_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [1]) # (\my_regfile|bca|bitcheck[18]~23_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[18]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~653 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[1]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~657 (
// Equation(s):
// \my_regfile|data_readRegA[1]~657_combout  = (\my_regfile|data_readRegA[1]~654_combout  & (\my_regfile|data_readRegA[1]~656_combout  & (\my_regfile|data_readRegA[1]~655_combout  & \my_regfile|data_readRegA[1]~653_combout )))

	.dataa(\my_regfile|data_readRegA[1]~654_combout ),
	.datab(\my_regfile|data_readRegA[1]~656_combout ),
	.datac(\my_regfile|data_readRegA[1]~655_combout ),
	.datad(\my_regfile|data_readRegA[1]~653_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~657 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~645 (
// Equation(s):
// \my_regfile|data_readRegA[1]~645_combout  = (\my_regfile|bca|bitcheck[6]~20_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [1]) # ((\my_regfile|bca|bitcheck[4]~19_combout )))) # (!\my_regfile|bca|bitcheck[6]~20_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [1]) # (\my_regfile|bca|bitcheck[4]~19_combout ))))

	.dataa(\my_regfile|bca|bitcheck[6]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[4]~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~645 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[1]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~643 (
// Equation(s):
// \my_regfile|data_readRegA[1]~643_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [1]) # (!\my_regfile|bca|bitcheck[3]~17_combout )) # (!\my_processor|ctrl_readRegA[1]~10_combout )) # (!\my_processor|ctrl_readRegA[0]~4_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~643 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegA[1]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~644 (
// Equation(s):
// \my_regfile|data_readRegA[1]~644_combout  = (\my_regfile|data_readRegA[1]~643_combout  & (\my_regfile|bca|bitcheck[0]~45_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [1]) # (\my_regfile|bca|bitcheck[2]~46_combout ))))

	.dataa(\my_regfile|data_readRegA[1]~643_combout ),
	.datab(\my_regfile|bca|bitcheck[0]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[2]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~644 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[1]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~641 (
// Equation(s):
// \my_regfile|data_readRegA[1]~641_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [1]) # ((\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # (!\my_regfile|bca|bitcheck[5]~3_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~641 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[1]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N15
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[17].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[17].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[17].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[17].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~305_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~305_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~640 (
// Equation(s):
// \my_regfile|data_readRegA[1]~640_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [1])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [1])))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~640 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[1]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~642 (
// Equation(s):
// \my_regfile|data_readRegA[1]~642_combout  = (\my_regfile|data_readRegA[1]~641_combout  & (\my_regfile|data_readRegA[1]~640_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [1]) # (!\my_regfile|bca|bitcheck[21]~2_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|data_readRegA[1]~641_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.datad(\my_regfile|data_readRegA[1]~640_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~642 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[1]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~646 (
// Equation(s):
// \my_regfile|data_readRegA[1]~646_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [1]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [1]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~646 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[1]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~647 (
// Equation(s):
// \my_regfile|data_readRegA[1]~647_combout  = (\my_regfile|data_readRegA[1]~645_combout  & (\my_regfile|data_readRegA[1]~644_combout  & (\my_regfile|data_readRegA[1]~642_combout  & \my_regfile|data_readRegA[1]~646_combout )))

	.dataa(\my_regfile|data_readRegA[1]~645_combout ),
	.datab(\my_regfile|data_readRegA[1]~644_combout ),
	.datac(\my_regfile|data_readRegA[1]~642_combout ),
	.datad(\my_regfile|data_readRegA[1]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~647 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~661 (
// Equation(s):
// \my_regfile|data_readRegA[1]~661_combout  = (\my_regfile|data_readRegA[1]~660_combout  & (\my_regfile|data_readRegA[1]~652_combout  & (\my_regfile|data_readRegA[1]~657_combout  & \my_regfile|data_readRegA[1]~647_combout )))

	.dataa(\my_regfile|data_readRegA[1]~660_combout ),
	.datab(\my_regfile|data_readRegA[1]~652_combout ),
	.datac(\my_regfile|data_readRegA[1]~657_combout ),
	.datad(\my_regfile|data_readRegA[1]~647_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~661 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \my_processor|data[1]~37 (
// Equation(s):
// \my_processor|data[1]~37_combout  = (\my_regfile|data_readRegA[1]~661_combout ) # (!\my_regfile|data_readRegA[31]~719_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[1]~661_combout ),
	.datad(\my_regfile|data_readRegA[31]~719_combout ),
	.cin(gnd),
	.combout(\my_processor|data[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[1]~37 .lut_mask = 16'hF0FF;
defparam \my_processor|data[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[1]~37_combout ,\my_processor|data[0]~36_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \my_processor|data_writeReg[1]~294 (
// Equation(s):
// \my_processor|data_writeReg[1]~294_combout  = (\my_processor|ALUOper|Add0~2_combout  & ((\my_processor|ALUOper|Selector0~8_combout ) # ((\my_processor|aulOper[2]~2_combout  & \my_processor|aulOper[1]~1_combout ))))

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|ALUOper|Add0~2_combout ),
	.datac(\my_processor|ALUOper|Selector0~8_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~294 .lut_mask = 16'hC8C0;
defparam \my_processor|data_writeReg[1]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \my_processor|data_writeReg[1]~295 (
// Equation(s):
// \my_processor|data_writeReg[1]~295_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[2]~77_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[1]~79_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[2]~77_combout ),
	.datad(\my_processor|dataA[1]~79_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~295 .lut_mask = 16'h3120;
defparam \my_processor|data_writeReg[1]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \my_processor|data_writeReg[1]~296 (
// Equation(s):
// \my_processor|data_writeReg[1]~296_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[1]~295_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~95_combout ))))

	.dataa(\my_processor|data_writeReg[1]~295_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|aulOper[0]~0_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~296 .lut_mask = 16'hE0A0;
defparam \my_processor|data_writeReg[1]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \my_processor|data_writeReg[1]~297 (
// Equation(s):
// \my_processor|data_writeReg[1]~297_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|data_writeReg[1]~296_combout ) # ((!\my_processor|aulOper[0]~0_combout  & \my_processor|ALUOper|ShiftLeft0~57_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|data_writeReg[1]~296_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~297 .lut_mask = 16'h5150;
defparam \my_processor|data_writeReg[1]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \my_processor|data_writeReg[1]~298 (
// Equation(s):
// \my_processor|data_writeReg[1]~298_combout  = (\my_processor|data_writeReg[1]~297_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|aulOper[0]~0_combout  & \my_processor|ALUOper|ShiftRight0~91_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.datad(\my_processor|data_writeReg[1]~297_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~298 .lut_mask = 16'hFF80;
defparam \my_processor|data_writeReg[1]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \my_processor|data_writeReg[1]~299 (
// Equation(s):
// \my_processor|data_writeReg[1]~299_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|ALUOper|ShiftRight0~56_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~81_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~299 .lut_mask = 16'hE4A0;
defparam \my_processor|data_writeReg[1]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \my_processor|data_writeReg[1]~300 (
// Equation(s):
// \my_processor|data_writeReg[1]~300_combout  = (\my_processor|data_writeReg[1]~35_combout  & ((\my_processor|data_writeReg[1]~298_combout ) # ((\my_processor|aulOper[0]~0_combout  & \my_processor|data_writeReg[1]~299_combout )))) # 
// (!\my_processor|data_writeReg[1]~35_combout  & (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[1]~299_combout ))))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|data_writeReg[1]~298_combout ),
	.datad(\my_processor|data_writeReg[1]~299_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~300 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[1]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \my_processor|ALUOper|Selector30~0 (
// Equation(s):
// \my_processor|ALUOper|Selector30~0_combout  = (\my_processor|aulOper[1]~1_combout  & (\my_processor|aulOper[0]~0_combout )) # (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|aulOper[0]~0_combout  & (\my_processor|ALUOper|Add1~2_combout )) # 
// (!\my_processor|aulOper[0]~0_combout  & ((\my_processor|ALUOper|Add0~2_combout )))))

	.dataa(\my_processor|aulOper[1]~1_combout ),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|ALUOper|Add1~2_combout ),
	.datad(\my_processor|ALUOper|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector30~0 .lut_mask = 16'hD9C8;
defparam \my_processor|ALUOper|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \my_processor|ALUOper|Selector30~1 (
// Equation(s):
// \my_processor|ALUOper|Selector30~1_combout  = (\my_processor|dataA[1]~79_combout  & ((\my_processor|ALUOper|Selector30~0_combout ) # ((\my_processor|aulOper[1]~1_combout  & \my_processor|dataB[1]~30_combout )))) # (!\my_processor|dataA[1]~79_combout  & 
// (\my_processor|ALUOper|Selector30~0_combout  & ((\my_processor|dataB[1]~30_combout ) # (!\my_processor|aulOper[1]~1_combout ))))

	.dataa(\my_processor|dataA[1]~79_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|dataB[1]~30_combout ),
	.datad(\my_processor|ALUOper|Selector30~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector30~1 .lut_mask = 16'hFB80;
defparam \my_processor|ALUOper|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \my_processor|data_writeReg[1]~301 (
// Equation(s):
// \my_processor|data_writeReg[1]~301_combout  = (\my_processor|aulOper[2]~2_combout  & (\my_processor|data_writeReg[1]~300_combout  & ((!\my_processor|aulOper[1]~1_combout )))) # (!\my_processor|aulOper[2]~2_combout  & 
// (((\my_processor|ALUOper|Selector30~1_combout ))))

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|data_writeReg[1]~300_combout ),
	.datac(\my_processor|ALUOper|Selector30~1_combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~301 .lut_mask = 16'h50D8;
defparam \my_processor|data_writeReg[1]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[1]~302 (
// Equation(s):
// \my_processor|data_writeReg[1]~302_combout  = (!\my_processor|ctrl_writeReg[0]~0_combout  & ((\my_processor|data_writeReg[1]~294_combout ) # ((!\my_processor|ALUOper|Selector0~8_combout  & \my_processor|data_writeReg[1]~301_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~8_combout ),
	.datab(\my_processor|data_writeReg[1]~294_combout ),
	.datac(\my_processor|data_writeReg[1]~301_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~302 .lut_mask = 16'h00DC;
defparam \my_processor|data_writeReg[1]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \my_processor|data_writeReg[1]~304 (
// Equation(s):
// \my_processor|data_writeReg[1]~304_combout  = (\my_processor|checker|isLw~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [1])))) # (!\my_processor|checker|isLw~combout  & ((\my_processor|data_writeReg[1]~303_combout ) # 
// ((\my_processor|data_writeReg[1]~302_combout ))))

	.dataa(\my_processor|data_writeReg[1]~303_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_processor|data_writeReg[1]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~304 .lut_mask = 16'hF3E2;
defparam \my_processor|data_writeReg[1]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_processor|data_writeReg[1]~305 (
// Equation(s):
// \my_processor|data_writeReg[1]~305_combout  = (\my_processor|data_writeReg[1]~304_combout ) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[1]~304_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~305 .lut_mask = 16'hFF0F;
defparam \my_processor|data_writeReg[1]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N11
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~305_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~645 (
// Equation(s):
// \my_regfile|data_readRegB[1]~645_combout  = (\my_regfile|regWriteCheck_loop[6].dffei|q [1] & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[6].dffei|q [1] & 
// (\my_regfile|bcb|bitcheck[6]~11_combout  & ((\my_regfile|bcb|bitcheck[4]~10_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[4]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~645 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegB[1]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~640 (
// Equation(s):
// \my_regfile|data_readRegB[1]~640_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [1])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [1])))) # 
// (!\my_regfile|bcb|bitcheck[17]~3_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[17]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~640 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegB[1]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~641 (
// Equation(s):
// \my_regfile|data_readRegB[1]~641_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout ) # ((\my_processor|ctrl_readRegB[3]~3_combout ) # (\my_regfile|regWriteCheck_loop[5].dffei|q [1]))) # (!\my_regfile|bcb|bitcheck[5]~4_combout )

	.dataa(\my_regfile|bcb|bitcheck[5]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~641 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegB[1]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~642 (
// Equation(s):
// \my_regfile|data_readRegB[1]~642_combout  = (\my_regfile|data_readRegB[1]~640_combout  & (\my_regfile|data_readRegB[1]~641_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[21]~5_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[21]~5_combout ),
	.datab(\my_regfile|data_readRegB[1]~640_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.datad(\my_regfile|data_readRegB[1]~641_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~642 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegB[1]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~643 (
// Equation(s):
// \my_regfile|data_readRegB[1]~643_combout  = (((\my_regfile|regWriteCheck_loop[3].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[3]~2_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[1]~4_combout )

	.dataa(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~643 .lut_mask = 16'hF7FF;
defparam \my_regfile|data_readRegB[1]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~644 (
// Equation(s):
// \my_regfile|data_readRegB[1]~644_combout  = (\my_regfile|bcb|bitcheck[0]~54_combout  & (\my_regfile|data_readRegB[1]~643_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [1]) # (\my_regfile|bcb|bitcheck[2]~55_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[2]~55_combout ),
	.datac(\my_regfile|bcb|bitcheck[0]~54_combout ),
	.datad(\my_regfile|data_readRegB[1]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~644 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegB[1]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~646 (
// Equation(s):
// \my_regfile|data_readRegB[1]~646_combout  = (\my_regfile|bcb|bitcheck[7]~16_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [1]) # (\my_regfile|bcb|bitcheck[8]~15_combout )))) # 
// (!\my_regfile|bcb|bitcheck[7]~16_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [1]) # ((\my_regfile|bcb|bitcheck[8]~15_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[7]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[8]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~646 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[1]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~647 (
// Equation(s):
// \my_regfile|data_readRegB[1]~647_combout  = (\my_regfile|data_readRegB[1]~645_combout  & (\my_regfile|data_readRegB[1]~642_combout  & (\my_regfile|data_readRegB[1]~644_combout  & \my_regfile|data_readRegB[1]~646_combout )))

	.dataa(\my_regfile|data_readRegB[1]~645_combout ),
	.datab(\my_regfile|data_readRegB[1]~642_combout ),
	.datac(\my_regfile|data_readRegB[1]~644_combout ),
	.datad(\my_regfile|data_readRegB[1]~646_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~647 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~656 (
// Equation(s):
// \my_regfile|data_readRegB[1]~656_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [1] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[25]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [1] & 
// (\my_regfile|bcb|bitcheck[26]~42_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[25]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[26]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[25]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~656 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[1]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~653 (
// Equation(s):
// \my_regfile|data_readRegB[1]~653_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [1] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [1])) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [1] & 
// (\my_regfile|bcb|bitcheck[18]~32_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[19]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[19]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[18]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~653 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[1]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~654 (
// Equation(s):
// \my_regfile|data_readRegB[1]~654_combout  = (\my_regfile|bcb|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [1]) # ((\my_regfile|bcb|bitcheck[22]~36_combout )))) # (!\my_regfile|bcb|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [1]) # (\my_regfile|bcb|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~654 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegB[1]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~655 (
// Equation(s):
// \my_regfile|data_readRegB[1]~655_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [1] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [1])) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [1] & 
// (\my_regfile|bcb|bitcheck[24]~40_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[23]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[23]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[24]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~655 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegB[1]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~657 (
// Equation(s):
// \my_regfile|data_readRegB[1]~657_combout  = (\my_regfile|data_readRegB[1]~656_combout  & (\my_regfile|data_readRegB[1]~653_combout  & (\my_regfile|data_readRegB[1]~654_combout  & \my_regfile|data_readRegB[1]~655_combout )))

	.dataa(\my_regfile|data_readRegB[1]~656_combout ),
	.datab(\my_regfile|data_readRegB[1]~653_combout ),
	.datac(\my_regfile|data_readRegB[1]~654_combout ),
	.datad(\my_regfile|data_readRegB[1]~655_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~657 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~658 (
// Equation(s):
// \my_regfile|data_readRegB[1]~658_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [1] & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[27]~48_combout  & ((\my_regfile|bcb|bitcheck[28]~47_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[28]~47_combout ),
	.datac(\my_regfile|bcb|bitcheck[27]~48_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~658 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegB[1]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~659 (
// Equation(s):
// \my_regfile|data_readRegB[1]~659_combout  = (\my_regfile|bcb|bitcheck[30]~49_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[29]~50_combout )))) # (!\my_regfile|bcb|bitcheck[30]~49_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[29]~50_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[30]~49_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[29]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~659 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegB[1]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~660 (
// Equation(s):
// \my_regfile|data_readRegB[1]~660_combout  = (\my_regfile|data_readRegB[1]~658_combout  & (\my_regfile|data_readRegB[1]~659_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[31]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[31]~51_combout ),
	.datac(\my_regfile|data_readRegB[1]~658_combout ),
	.datad(\my_regfile|data_readRegB[1]~659_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~660 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegB[1]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~649 (
// Equation(s):
// \my_regfile|data_readRegB[1]~649_combout  = (\my_regfile|bcb|bitcheck[11]~26_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [1]) # (\my_regfile|bcb|bitcheck[12]~25_combout )))) # 
// (!\my_regfile|bcb|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [1]) # ((\my_regfile|bcb|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[11]~26_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~649 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[1]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~648 (
// Equation(s):
// \my_regfile|data_readRegB[1]~648_combout  = (\my_regfile|bcb|bitcheck[9]~21_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [1] & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [1])))) # 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~17_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [1]))))

	.dataa(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datab(\my_regfile|bcb|bitcheck[10]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~648 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegB[1]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~650 (
// Equation(s):
// \my_regfile|data_readRegB[1]~650_combout  = (\my_regfile|regWriteCheck_loop[14].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [1]) # ((!\my_regfile|bcb|bitcheck[13]~28_combout )))) # (!\my_regfile|regWriteCheck_loop[14].dffei|q [1] & 
// (\my_regfile|bcb|bitcheck[14]~27_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[13]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.datac(\my_regfile|bcb|bitcheck[14]~27_combout ),
	.datad(\my_regfile|bcb|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~650 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegB[1]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~651 (
// Equation(s):
// \my_regfile|data_readRegB[1]~651_combout  = (\my_regfile|bcb|bitcheck[15]~31_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [1]) # (\my_regfile|bcb|bitcheck[16]~30_combout )))) # 
// (!\my_regfile|bcb|bitcheck[15]~31_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [1]) # (\my_regfile|bcb|bitcheck[16]~30_combout ))))

	.dataa(\my_regfile|bcb|bitcheck[15]~31_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[16]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~651 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegB[1]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~652 (
// Equation(s):
// \my_regfile|data_readRegB[1]~652_combout  = (\my_regfile|data_readRegB[1]~649_combout  & (\my_regfile|data_readRegB[1]~648_combout  & (\my_regfile|data_readRegB[1]~650_combout  & \my_regfile|data_readRegB[1]~651_combout )))

	.dataa(\my_regfile|data_readRegB[1]~649_combout ),
	.datab(\my_regfile|data_readRegB[1]~648_combout ),
	.datac(\my_regfile|data_readRegB[1]~650_combout ),
	.datad(\my_regfile|data_readRegB[1]~651_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~652 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~661 (
// Equation(s):
// \my_regfile|data_readRegB[1]~661_combout  = (\my_regfile|data_readRegB[1]~647_combout  & (\my_regfile|data_readRegB[1]~657_combout  & (\my_regfile|data_readRegB[1]~660_combout  & \my_regfile|data_readRegB[1]~652_combout )))

	.dataa(\my_regfile|data_readRegB[1]~647_combout ),
	.datab(\my_regfile|data_readRegB[1]~657_combout ),
	.datac(\my_regfile|data_readRegB[1]~660_combout ),
	.datad(\my_regfile|data_readRegB[1]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~661 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \my_processor|dataA[1]~78 (
// Equation(s):
// \my_processor|dataA[1]~78_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[1]~661_combout ) # ((!\my_regfile|data_readRegA[31]~23_combout  & !\my_regfile|data_readRegA[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~23_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[31]~27_combout ),
	.datad(\my_regfile|data_readRegA[1]~661_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[1]~78 .lut_mask = 16'h3301;
defparam \my_processor|dataA[1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \my_processor|dataA[1]~79 (
// Equation(s):
// \my_processor|dataA[1]~79_combout  = (\my_processor|dataA[1]~78_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[1]~661_combout ) # (!\my_regfile|data_readRegB[31]~26_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[1]~661_combout ),
	.datad(\my_processor|dataA[1]~78_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[1]~79 .lut_mask = 16'hFFC4;
defparam \my_processor|dataA[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \my_processor|address_dmem[1]~13 (
// Equation(s):
// \my_processor|address_dmem[1]~13_combout  = (\my_processor|getDmemAddr|Add0~2_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|getDmemAddr|Add0~2_combout ),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[1]~13 .lut_mask = 16'hF0FF;
defparam \my_processor|address_dmem[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \my_processor|ALUOper|Selector31~0 (
// Equation(s):
// \my_processor|ALUOper|Selector31~0_combout  = (\my_processor|aulOper[1]~1_combout  & (((\my_processor|aulOper[0]~0_combout )))) # (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|aulOper[0]~0_combout  & (\my_processor|ALUOper|Add1~0_combout )) # 
// (!\my_processor|aulOper[0]~0_combout  & ((\my_processor|ALUOper|Add0~0_combout )))))

	.dataa(\my_processor|ALUOper|Add1~0_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Add0~0_combout ),
	.datad(\my_processor|aulOper[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~0 .lut_mask = 16'hEE30;
defparam \my_processor|ALUOper|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \my_processor|ALUOper|Selector31~1 (
// Equation(s):
// \my_processor|ALUOper|Selector31~1_combout  = (\my_processor|ALUOper|Selector31~0_combout  & (((\my_processor|dataA[0]~81_combout ) # (\my_processor|dataB[0]~31_combout )) # (!\my_processor|aulOper[1]~1_combout ))) # 
// (!\my_processor|ALUOper|Selector31~0_combout  & (\my_processor|aulOper[1]~1_combout  & (\my_processor|dataA[0]~81_combout  & \my_processor|dataB[0]~31_combout )))

	.dataa(\my_processor|ALUOper|Selector31~0_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|dataA[0]~81_combout ),
	.datad(\my_processor|dataB[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~1 .lut_mask = 16'hEAA2;
defparam \my_processor|ALUOper|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \my_processor|data_writeReg[0]~307 (
// Equation(s):
// \my_processor|data_writeReg[0]~307_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|ALUOper|ShiftRight0~96_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[1]~79_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[1]~79_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~307 .lut_mask = 16'hEC20;
defparam \my_processor|data_writeReg[0]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \my_processor|data_writeReg[0]~308 (
// Equation(s):
// \my_processor|data_writeReg[0]~308_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~94_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|data_writeReg[0]~307_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|data_writeReg[0]~307_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~308 .lut_mask = 16'h3210;
defparam \my_processor|data_writeReg[0]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \my_processor|data_writeReg[0]~309 (
// Equation(s):
// \my_processor|data_writeReg[0]~309_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[0]~308_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftRight0~84_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.datad(\my_processor|data_writeReg[0]~308_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~309 .lut_mask = 16'h5540;
defparam \my_processor|data_writeReg[0]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \my_processor|data_writeReg[0]~310 (
// Equation(s):
// \my_processor|data_writeReg[0]~310_combout  = (\my_processor|aulOper[0]~0_combout  & ((\my_processor|data_writeReg[0]~309_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|ALUOper|ShiftRight0~60_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|aulOper[0]~0_combout ),
	.datac(\my_processor|data_writeReg[0]~309_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~310 .lut_mask = 16'hC8C0;
defparam \my_processor|data_writeReg[0]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[0]~311 (
// Equation(s):
// \my_processor|data_writeReg[0]~311_combout  = (\my_processor|data_writeReg[0]~310_combout ) # ((\my_processor|data_writeReg[1]~35_combout  & (\my_processor|ALUOper|ShiftLeft0~6_combout  & \my_processor|dataA[0]~81_combout )))

	.dataa(\my_processor|data_writeReg[1]~35_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datac(\my_processor|dataA[0]~81_combout ),
	.datad(\my_processor|data_writeReg[0]~310_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~311 .lut_mask = 16'hFF80;
defparam \my_processor|data_writeReg[0]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[0]~312 (
// Equation(s):
// \my_processor|data_writeReg[0]~312_combout  = (\my_processor|aulOper[2]~2_combout  & (!\my_processor|aulOper[1]~1_combout  & ((\my_processor|data_writeReg[0]~311_combout )))) # (!\my_processor|aulOper[2]~2_combout  & 
// (((\my_processor|ALUOper|Selector31~1_combout ))))

	.dataa(\my_processor|aulOper[2]~2_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Selector31~1_combout ),
	.datad(\my_processor|data_writeReg[0]~311_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~312 .lut_mask = 16'h7250;
defparam \my_processor|data_writeReg[0]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[0]~306 (
// Equation(s):
// \my_processor|data_writeReg[0]~306_combout  = (\my_processor|ALUOper|Add0~0_combout  & ((\my_processor|ALUOper|Selector0~8_combout ) # ((\my_processor|aulOper[1]~1_combout  & \my_processor|aulOper[2]~2_combout ))))

	.dataa(\my_processor|ALUOper|Add0~0_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|ALUOper|Selector0~8_combout ),
	.datad(\my_processor|aulOper[2]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~306 .lut_mask = 16'hA8A0;
defparam \my_processor|data_writeReg[0]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeReg[0]~313 (
// Equation(s):
// \my_processor|data_writeReg[0]~313_combout  = (\my_processor|data_writeReg[0]~306_combout ) # ((\my_processor|ctrl_writeReg[0]~0_combout ) # ((\my_processor|data_writeReg[0]~312_combout  & !\my_processor|ALUOper|Selector0~8_combout )))

	.dataa(\my_processor|data_writeReg[0]~312_combout ),
	.datab(\my_processor|data_writeReg[0]~306_combout ),
	.datac(\my_processor|ALUOper|Selector0~8_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~313 .lut_mask = 16'hFFCE;
defparam \my_processor|data_writeReg[0]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[0]~314 (
// Equation(s):
// \my_processor|data_writeReg[0]~314_combout  = (!\my_processor|checker|isLw~combout  & (\my_processor|data_writeReg[0]~313_combout  & ((!\my_processor|data_writeReg[1]~303_combout ) # (!\my_processor|checker|isAddi~1_combout ))))

	.dataa(\my_processor|checker|isAddi~1_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[1]~303_combout ),
	.datad(\my_processor|data_writeReg[0]~313_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~314 .lut_mask = 16'h1300;
defparam \my_processor|data_writeReg[0]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \my_processor|data_writeReg[0]~315 (
// Equation(s):
// \my_processor|data_writeReg[0]~315_combout  = ((\my_processor|data_writeReg[0]~314_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [0] & \my_processor|checker|isLw~combout ))) # (!\my_processor|data_writeReg[31]~317_combout )

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[31]~317_combout ),
	.datad(\my_processor|data_writeReg[0]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~315 .lut_mask = 16'hFF8F;
defparam \my_processor|data_writeReg[0]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~315_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~663 (
// Equation(s):
// \my_regfile|data_readRegA[0]~663_combout  = (\my_regfile|bca|bitcheck[12]~10_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[11]~11_combout )))) # (!\my_regfile|bca|bitcheck[12]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [0]) # (!\my_regfile|bca|bitcheck[11]~11_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[11]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~663 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[0]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~664 (
// Equation(s):
// \my_regfile|data_readRegA[0]~664_combout  = (\my_regfile|bca|bitcheck[13]~13_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [0] & ((\my_regfile|bca|bitcheck[14]~12_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [0])))) # 
// (!\my_regfile|bca|bitcheck[13]~13_combout  & ((\my_regfile|bca|bitcheck[14]~12_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [0]))))

	.dataa(\my_regfile|bca|bitcheck[13]~13_combout ),
	.datab(\my_regfile|bca|bitcheck[14]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~664 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[0]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~662 (
// Equation(s):
// \my_regfile|data_readRegA[0]~662_combout  = (\my_regfile|bca|bitcheck[9]~8_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [0]) # (\my_regfile|bca|bitcheck[10]~6_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~8_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [0]) # (\my_regfile|bca|bitcheck[10]~6_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[10]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~662 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[0]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~665 (
// Equation(s):
// \my_regfile|data_readRegA[0]~665_combout  = (\my_regfile|bca|bitcheck[15]~16_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [0]) # (\my_regfile|bca|bitcheck[16]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[15]~16_combout  & (((\my_regfile|regWriteCheck_loop[16].dffei|q [0]) # (\my_regfile|bca|bitcheck[16]~15_combout ))))

	.dataa(\my_regfile|bca|bitcheck[15]~16_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[16]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~665 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[0]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~666 (
// Equation(s):
// \my_regfile|data_readRegA[0]~666_combout  = (\my_regfile|data_readRegA[0]~663_combout  & (\my_regfile|data_readRegA[0]~664_combout  & (\my_regfile|data_readRegA[0]~662_combout  & \my_regfile|data_readRegA[0]~665_combout )))

	.dataa(\my_regfile|data_readRegA[0]~663_combout ),
	.datab(\my_regfile|data_readRegA[0]~664_combout ),
	.datac(\my_regfile|data_readRegA[0]~662_combout ),
	.datad(\my_regfile|data_readRegA[0]~665_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~666 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~667 (
// Equation(s):
// \my_regfile|data_readRegA[0]~667_combout  = ((\my_regfile|regWriteCheck_loop[3].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[3]~17_combout ) # (!\my_processor|ctrl_readRegA[1]~10_combout ))) # (!\my_processor|ctrl_readRegA[0]~4_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~4_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.datac(\my_processor|ctrl_readRegA[1]~10_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~667 .lut_mask = 16'hDFFF;
defparam \my_regfile|data_readRegA[0]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~668 (
// Equation(s):
// \my_regfile|data_readRegA[0]~668_combout  = (\my_regfile|bca|bitcheck[0]~45_combout  & (\my_regfile|data_readRegA[0]~667_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [0]) # (\my_regfile|bca|bitcheck[2]~46_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[0]~45_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~46_combout ),
	.datad(\my_regfile|data_readRegA[0]~667_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~668 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[0]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~681 (
// Equation(s):
// \my_regfile|data_readRegA[0]~681_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [0]) # ((\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # (!\my_regfile|bca|bitcheck[5]~3_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~681 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[0]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~679 (
// Equation(s):
// \my_regfile|data_readRegA[0]~679_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [0]) # (\my_regfile|bca|bitcheck[6]~20_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[4]~19_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [0]) # (\my_regfile|bca|bitcheck[6]~20_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[4]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[6]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~679 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[0]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~675 (
// Equation(s):
// \my_regfile|data_readRegA[0]~675_combout  = (\my_regfile|bca|bitcheck[22]~29_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [0]) # ((\my_regfile|bca|bitcheck[20]~28_combout )))) # (!\my_regfile|bca|bitcheck[22]~29_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [0]) # (\my_regfile|bca|bitcheck[20]~28_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[20]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~675 .lut_mask = 16'hFAC8;
defparam \my_regfile|data_readRegA[0]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~674 (
// Equation(s):
// \my_regfile|data_readRegA[0]~674_combout  = (\my_regfile|bca|bitcheck[19]~24_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [0] & ((\my_regfile|bca|bitcheck[18]~23_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [0])))) # 
// (!\my_regfile|bca|bitcheck[19]~24_combout  & ((\my_regfile|bca|bitcheck[18]~23_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [0]))))

	.dataa(\my_regfile|bca|bitcheck[19]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~674 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[0]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~677 (
// Equation(s):
// \my_regfile|data_readRegA[0]~677_combout  = (\my_regfile|bca|bitcheck[25]~35_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [0]) # (\my_regfile|bca|bitcheck[26]~33_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~35_combout  & (((\my_regfile|regWriteCheck_loop[26].dffei|q [0]) # (\my_regfile|bca|bitcheck[26]~33_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[26]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~677 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[0]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~676 (
// Equation(s):
// \my_regfile|data_readRegA[0]~676_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[24].dffei|q [0]) # (\my_regfile|bca|bitcheck[24]~31_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[23]~32_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [0]) # (\my_regfile|bca|bitcheck[24]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[23]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[24]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~676 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[0]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~678 (
// Equation(s):
// \my_regfile|data_readRegA[0]~678_combout  = (\my_regfile|data_readRegA[0]~675_combout  & (\my_regfile|data_readRegA[0]~674_combout  & (\my_regfile|data_readRegA[0]~677_combout  & \my_regfile|data_readRegA[0]~676_combout )))

	.dataa(\my_regfile|data_readRegA[0]~675_combout ),
	.datab(\my_regfile|data_readRegA[0]~674_combout ),
	.datac(\my_regfile|data_readRegA[0]~677_combout ),
	.datad(\my_regfile|data_readRegA[0]~676_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~678 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~680 (
// Equation(s):
// \my_regfile|data_readRegA[0]~680_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [0]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [0]))) # 
// (!\my_regfile|bca|bitcheck[17]~0_combout )

	.dataa(\my_regfile|bca|bitcheck[17]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~680 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[0]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~682 (
// Equation(s):
// \my_regfile|data_readRegA[0]~682_combout  = (\my_regfile|data_readRegA[0]~681_combout  & (\my_regfile|data_readRegA[0]~679_combout  & (\my_regfile|data_readRegA[0]~678_combout  & \my_regfile|data_readRegA[0]~680_combout )))

	.dataa(\my_regfile|data_readRegA[0]~681_combout ),
	.datab(\my_regfile|data_readRegA[0]~679_combout ),
	.datac(\my_regfile|data_readRegA[0]~678_combout ),
	.datad(\my_regfile|data_readRegA[0]~680_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~682 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~671 (
// Equation(s):
// \my_regfile|data_readRegA[0]~671_combout  = (\my_regfile|bca|bitcheck[30]~39_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[29]~41_combout )))) # (!\my_regfile|bca|bitcheck[30]~39_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[29].dffei|q [0]) # (!\my_regfile|bca|bitcheck[29]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~39_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[29]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~671 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[0]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~670 (
// Equation(s):
// \my_regfile|data_readRegA[0]~670_combout  = (\my_regfile|bca|bitcheck[28]~37_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [0]) # (!\my_regfile|bca|bitcheck[27]~38_combout )))) # (!\my_regfile|bca|bitcheck[28]~37_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [0]) # (!\my_regfile|bca|bitcheck[27]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~37_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[27]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~670 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[0]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~669 (
// Equation(s):
// \my_regfile|data_readRegA[0]~669_combout  = (\my_regfile|bca|bitcheck[7]~22_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [0]) # (\my_regfile|bca|bitcheck[8]~21_combout )))) # 
// (!\my_regfile|bca|bitcheck[7]~22_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [0]) # (\my_regfile|bca|bitcheck[8]~21_combout ))))

	.dataa(\my_regfile|bca|bitcheck[7]~22_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[8]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~669 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[0]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~672 (
// Equation(s):
// \my_regfile|data_readRegA[0]~672_combout  = (\my_regfile|bca|bitcheck[21]~2_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[31].dffei|q [0]) # (!\my_regfile|bca|bitcheck[31]~42_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~2_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [0])) # (!\my_regfile|bca|bitcheck[31]~42_combout )))

	.dataa(\my_regfile|bca|bitcheck[21]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~672 .lut_mask = 16'hF531;
defparam \my_regfile|data_readRegA[0]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~673 (
// Equation(s):
// \my_regfile|data_readRegA[0]~673_combout  = (\my_regfile|data_readRegA[0]~671_combout  & (\my_regfile|data_readRegA[0]~670_combout  & (\my_regfile|data_readRegA[0]~669_combout  & \my_regfile|data_readRegA[0]~672_combout )))

	.dataa(\my_regfile|data_readRegA[0]~671_combout ),
	.datab(\my_regfile|data_readRegA[0]~670_combout ),
	.datac(\my_regfile|data_readRegA[0]~669_combout ),
	.datad(\my_regfile|data_readRegA[0]~672_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~673 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~683 (
// Equation(s):
// \my_regfile|data_readRegA[0]~683_combout  = (\my_regfile|data_readRegA[0]~666_combout  & (\my_regfile|data_readRegA[0]~668_combout  & (\my_regfile|data_readRegA[0]~682_combout  & \my_regfile|data_readRegA[0]~673_combout )))

	.dataa(\my_regfile|data_readRegA[0]~666_combout ),
	.datab(\my_regfile|data_readRegA[0]~668_combout ),
	.datac(\my_regfile|data_readRegA[0]~682_combout ),
	.datad(\my_regfile|data_readRegA[0]~673_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~683 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \my_processor|dataA[0]~81 (
// Equation(s):
// \my_processor|dataA[0]~81_combout  = (\my_processor|dataA[0]~80_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[0]~683_combout ))) # (!\my_processor|checker|isI~combout  & (\my_regfile|data_readRegA[0]~683_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_processor|dataA[0]~80_combout ),
	.datac(\my_regfile|data_readRegA[0]~683_combout ),
	.datad(\my_regfile|data_readRegB[0]~683_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[0]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[0]~81 .lut_mask = 16'hFEDC;
defparam \my_processor|dataA[0]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~716 (
// Equation(s):
// \my_regfile|data_readRegA[6]~716_combout  = (\my_regfile|data_readRegA[6]~548_combout  & (\my_regfile|data_readRegA[6]~543_combout  & \my_regfile|data_readRegA[6]~551_combout ))

	.dataa(\my_regfile|data_readRegA[6]~548_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[6]~543_combout ),
	.datad(\my_regfile|data_readRegA[6]~551_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~716_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~716 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[6]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~717 (
// Equation(s):
// \my_regfile|data_readRegA[7]~717_combout  = (\my_regfile|data_readRegA[7]~528_combout  & (\my_regfile|data_readRegA[7]~531_combout  & \my_regfile|data_readRegA[7]~523_combout ))

	.dataa(\my_regfile|data_readRegA[7]~528_combout ),
	.datab(\my_regfile|data_readRegA[7]~531_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[7]~523_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~717_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~717 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[7]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~718 (
// Equation(s):
// \my_regfile|data_readRegA[8]~718_combout  = (\my_regfile|data_readRegA[8]~511_combout  & (\my_regfile|data_readRegA[8]~508_combout  & \my_regfile|data_readRegA[8]~503_combout ))

	.dataa(\my_regfile|data_readRegA[8]~511_combout ),
	.datab(\my_regfile|data_readRegA[8]~508_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[8]~503_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~718 .lut_mask = 16'h8800;
defparam \my_regfile|data_readRegA[8]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~17 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~17_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~17 .lut_mask = 16'hCFC0;
defparam \my_processor|ctrl_readRegA[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~18 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~18_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~18 .lut_mask = 16'hBB88;
defparam \my_processor|ctrl_readRegA[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~19 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~19_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~19 .lut_mask = 16'hBB88;
defparam \my_processor|ctrl_readRegA[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~20 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~20_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~20 .lut_mask = 16'hF5A0;
defparam \my_processor|ctrl_readRegA[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~21 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~21_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~21 .lut_mask = 16'hDD88;
defparam \my_processor|ctrl_readRegA[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~10 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~10_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [17]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~10 .lut_mask = 16'hFA0A;
defparam \my_processor|ctrl_readRegB[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~11 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~11_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [18]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~11 .lut_mask = 16'hFC0C;
defparam \my_processor|ctrl_readRegB[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~12 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~12_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~12 .lut_mask = 16'hEE22;
defparam \my_processor|ctrl_readRegB[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~13 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~13_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~13 .lut_mask = 16'hCACA;
defparam \my_processor|ctrl_readRegB[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~14 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~14_combout  = (\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|checker|isI~combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~14 .lut_mask = 16'hEE22;
defparam \my_processor|ctrl_readRegB[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \my_processor|data_writeReg[0]~321 (
// Equation(s):
// \my_processor|data_writeReg[0]~321_combout  = (\my_processor|data_writeReg[0]~314_combout ) # ((\my_processor|checker|isLw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_dmem|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|data_writeReg[0]~314_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~321 .lut_mask = 16'hF8F0;
defparam \my_processor|data_writeReg[0]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \my_processor|data_writeReg[8]~322 (
// Equation(s):
// \my_processor|data_writeReg[8]~322_combout  = (\my_processor|data_writeReg[8]~245_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|checker|isLw~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|data_writeReg[8]~245_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~322 .lut_mask = 16'hECCC;
defparam \my_processor|data_writeReg[8]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[9]~323 (
// Equation(s):
// \my_processor|data_writeReg[9]~323_combout  = (\my_processor|data_writeReg[9]~239_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [9] & (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_processor|data_writeReg[9]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~323 .lut_mask = 16'hFF80;
defparam \my_processor|data_writeReg[9]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \my_processor|data_writeReg[10]~324 (
// Equation(s):
// \my_processor|data_writeReg[10]~324_combout  = (\my_processor|data_writeReg[10]~233_combout ) # ((\my_processor|checker|isLw~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [10] & \my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_processor|data_writeReg[10]~233_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~324 .lut_mask = 16'hEAAA;
defparam \my_processor|data_writeReg[10]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \my_processor|data_writeReg[11]~325 (
// Equation(s):
// \my_processor|data_writeReg[11]~325_combout  = (\my_processor|data_writeReg[11]~227_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [11] & (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout )))

	.dataa(\my_processor|data_writeReg[11]~227_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~325 .lut_mask = 16'hEAAA;
defparam \my_processor|data_writeReg[11]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[12]~326 (
// Equation(s):
// \my_processor|data_writeReg[12]~326_combout  = (\my_processor|data_writeReg[12]~221_combout ) # ((\my_processor|checker|isLw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_dmem|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\my_processor|data_writeReg[12]~221_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~326 .lut_mask = 16'hEAAA;
defparam \my_processor|data_writeReg[12]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \my_processor|data_writeReg[13]~327 (
// Equation(s):
// \my_processor|data_writeReg[13]~327_combout  = (\my_processor|data_writeReg[13]~215_combout ) # ((\my_processor|checker|isLw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_dmem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|data_writeReg[13]~215_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~327 .lut_mask = 16'hF8F0;
defparam \my_processor|data_writeReg[13]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[14]~328 (
// Equation(s):
// \my_processor|data_writeReg[14]~328_combout  = (\my_processor|data_writeReg[14]~209_combout ) # ((\my_processor|checker|isLw~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [14] & \my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|data_writeReg[14]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~328 .lut_mask = 16'hFF80;
defparam \my_processor|data_writeReg[14]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \my_processor|data_writeReg[15]~329 (
// Equation(s):
// \my_processor|data_writeReg[15]~329_combout  = (\my_processor|data_writeReg[15]~203_combout ) # ((\my_dmem|altsyncram_component|auto_generated|q_a [15] & (\my_processor|checker|isLw~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|data_writeReg[15]~203_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~329 .lut_mask = 16'hF8F0;
defparam \my_processor|data_writeReg[15]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \my_processor|data_writeReg[28]~330 (
// Equation(s):
// \my_processor|data_writeReg[28]~330_combout  = (\my_processor|data_writeReg[28]~98_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_dmem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isLw~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|data_writeReg[28]~98_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~330 .lut_mask = 16'hECCC;
defparam \my_processor|data_writeReg[28]~330 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
