<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TestCPU1.ngr"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="TestCPU1.ntrc_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="TestCPU1_ALU.lso"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TestCPU1_ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TestCPU1_ALU.xst"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="TestCPU1_Cntl.lso"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TestCPU1_Cntl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TestCPU1_Cntl.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TestCPU1_SynthBench.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TestCPU1_SynthBench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TestCPU1_SynthBench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TestCPU1_SynthBench.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TestCPU1_SynthBench.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TestCPU1_SynthBench.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TestCPU1_SynthBench.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TestCPU1_SynthBench.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TestCPU1_SynthBench.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TestCPU1_SynthBench.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestCPU1_SynthBench.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TestCPU1_SynthBench.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TestCPU1_SynthBench.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TestCPU1_SynthBench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TestCPU1_SynthBench.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TestCPU1_SynthBench.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TestCPU1_SynthBench.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TestCPU1_SynthBench.ut"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TestCPU1_SynthBench.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TestCPU1_SynthBench.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="TestCPU1_SynthBench_TB.fdo"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TestCPU1_SynthBench_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TestCPU1_SynthBench_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TestCPU1_SynthBench_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TestCPU1_SynthBench_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TestCPU1_SynthBench_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestCPU1_SynthBench_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestCPU1_SynthBench_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TestCPU1_SynthBench_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TestCPU1_SynthBench_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestCPU1_SynthBench_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TestCPU1_SynthBench_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TestCPU1_SynthBench_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TestCPU1_SynthBench_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestCPU1_SynthBench_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestCPU1_SynthBench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TestCPU1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="TestCPU1_iRAM.lso"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TestCPU1_iRAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TestCPU1_iRAM.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BCD" xil_pn:name="TestCPU1_xdb/cst.xbcd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="device_usage_statistics.html"/>
    <file xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="smartpreview.twr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testcpu1_synthbench.bgn"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testcpu1_synthbench.bit"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testcpu1_synthbench.drc"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1255904463" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1255904463">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256449469" xil_pn:in_ck="-6040448558790225441" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1256449469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1256050951" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1256050951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256050951" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3418866178078708973" xil_pn:start_ts="1256050951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256050951" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6834503620298301459" xil_pn:start_ts="1256050951">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256449469" xil_pn:in_ck="-6040448558790225441" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1256449469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1256449470" xil_pn:in_ck="-6040448558790225441" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7542685390072526246" xil_pn:start_ts="1256449469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1256455377" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1256455377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256455377" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3418866178078708973" xil_pn:start_ts="1256455377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256455377" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6834503620298301459" xil_pn:start_ts="1256455377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256455377" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1256455377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256455377" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1256455377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1256455377" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1256455377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1259010450" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="545225158664981667" xil_pn:start_ts="1259010450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1259011146" xil_pn:in_ck="1908817959089640006" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8638650753065207626" xil_pn:start_ts="1259011125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestCPU1.ngr"/>
      <outfile xil_pn:name="TestCPU1.ntrc_log"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.cmd_log"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.lso"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.ngc"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.ngr"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.prj"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.stx"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.syr"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.xst"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_summary.html"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_vhdl.prj"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1259010474" xil_pn:in_ck="8538055782138513338" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2447155184659356262" xil_pn:start_ts="1259010473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestCPU1_xdb/cst.xbcd"/>
    </transform>
    <transform xil_pn:end_ts="1259011151" xil_pn:in_ck="-4919552186486190162" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9171021517284809163" xil_pn:start_ts="1259011146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.bld"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.cmd_log"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.ngd"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1259011158" xil_pn:in_ck="-3647748436080982385" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1259011151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.pcf"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_map.map"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_map.mrp"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_map.ncd"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_map.ngm"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_map.xrpt"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_summary.xml"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1259011184" xil_pn:in_ck="-8626161763542491256" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-6749389678153680302" xil_pn:start_ts="1259011158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.ncd"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.pad"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.par"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.ptwx"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.unroutes"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.xpi"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_pad.csv"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_pad.txt"/>
      <outfile xil_pn:name="TestCPU1_SynthBench_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="smartpreview.twr"/>
    </transform>
    <transform xil_pn:end_ts="1259011193" xil_pn:in_ck="8538055782138505713" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1259011184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="device_usage_statistics.html"/>
      <outfile xil_pn:name="testcpu1_synthbench.bgn"/>
      <outfile xil_pn:name="testcpu1_synthbench.bit"/>
      <outfile xil_pn:name="testcpu1_synthbench.drc"/>
    </transform>
    <transform xil_pn:end_ts="1259011184" xil_pn:in_ck="-5505146826182444405" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="9067365325683159964" xil_pn:start_ts="1259011179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.twr"/>
      <outfile xil_pn:name="TestCPU1_SynthBench.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
