Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 4ded64565f4647c6b75854913202ab7a --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dct_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dct_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "dct_tb_time_synth.sdf", for root module "dct_tb/jpeg0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "dct_tb_time_synth.sdf", for root module "dct_tb/jpeg0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.jpeg_add20s_18
Compiling module xil_defaultlib.jpeg_add20s_18_18
Compiling module xil_defaultlib.jpeg_add20s_18_18_1
Compiling module xil_defaultlib.jpeg_add20s_18_0
Compiling module xil_defaultlib.jpeg_add24s
Compiling module xil_defaultlib.jpeg_add24s_1
Compiling module xil_defaultlib.jpeg_add24s_21
Compiling module xil_defaultlib.jpeg_add64s_61
Compiling module xil_defaultlib.jpeg_add64s_61_2
Compiling module xil_defaultlib.jpeg_add71_71s
Compiling module xil_defaultlib.jpeg_mul12s
Compiling module xil_defaultlib.jpeg_mul12s_3
Compiling module xil_defaultlib.jpeg_mul12u
Compiling module xil_defaultlib.jpeg_mul8u
Compiling module xil_defaultlib.jpeg_mul8u_4
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.jpeg_MEMB14W64_sub
Compiling module xil_defaultlib.jpeg_MEMB14W64
Compiling module xil_defaultlib.jpeg_dat
Compiling module xil_defaultlib.jpeg_fsm
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.dct_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dct_tb_time_synth
