data HELP_TYPE_DES 1
data DESIGN FPGA_SoC
data HPATH 'D:/GitHub/FPGA/FPGA_SoC/designer/FPGA_SoC'
data CPATH 'D:/GitHub/FPGA/FPGA_SoC/constraint/io'
data CDIR 'D:/GitHub/FPGA/FPGA_SoC/constraint'
data ETYPE IO
data FAM SmartFusion2
data DIE PA4M1000
data PACKAGE vf256
data HYDRA_EXPORT_DATA 1
data HYDRA_PRESERVE_DATA_FILES 1
data REGION_DEFCOLOR_EMPTY 2143322112
data REGION_DEFCOLOR_INCLUSIVE 2147442270
data REGION_DEFCOLOR_EXCLUSIVE 2143338688
data REGION_DEFCOLOR_CLOCK 16735838
data VCCI_1.2_VOLTR COM
data VCCI_1.5_VOLTR COM
data VCCI_1.8_VOLTR COM
data VCCI_2.5_VOLTR COM
data VCCI_3.3_VOLTR COM
data FLOW_TYPE OLD
data AFL 'D:/GitHub/FPGA/FPGA_SoC/designer/FPGA_SoC/FPGA_SoC.afl'
data ADL 'D:/GitHub/FPGA/FPGA_SoC/designer/FPGA_SoC/FPGA_SoC.adl'
data LOC 'D:/GitHub/FPGA/FPGA_SoC/designer/FPGA_SoC/FPGA_SoC.loc'
data SEG 'D:/GitHub/FPGA/FPGA_SoC/designer/FPGA_SoC/FPGA_SoC.seg'
data GDEV_SKIP_UNASSIGN_CMP_CHECK    1 

