
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.027125                       # Number of seconds simulated
sim_ticks                                2027124977500                       # Number of ticks simulated
final_tick                               2630128986000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60989                       # Simulator instruction rate (inst/s)
host_op_rate                                    63825                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61816556                       # Simulator tick rate (ticks/s)
host_mem_usage                                9025392                       # Number of bytes of host memory used
host_seconds                                 32792.59                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2092974016                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1388680320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1388680704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    383901440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       383901440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     21698130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21698136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5998460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5998460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    685049188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             685049378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       189382226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189382226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       189382226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    685049188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            874431603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    21698137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5998460                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21698137                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5998460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1386976896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1703872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               383899584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1388680768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            383901440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  26623                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1306865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1307680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1282396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1361636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1404259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1462121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1434989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1377551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1345009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1322649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1372752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1382805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1301232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1254835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1359720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1395015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            353608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            350424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            346596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            365216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            392233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            426400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            418181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            405572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            395751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            364463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           367839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           371255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           348459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           338474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           368443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           385517                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2027124944000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21698137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5998460                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12689452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6673858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1998785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  309419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 290189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 358054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 371825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 375481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 377260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 377970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 378225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 377946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 377607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 377859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 378456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 379607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 382297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 385650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 381003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 379918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     23053909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.814550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.536080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    45.838415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     20087345     87.13%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2635339     11.43%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       226285      0.98%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58789      0.26%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22707      0.10%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10531      0.05%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5514      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2774      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4625      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     23053909                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       371403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.350315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.725973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.817800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         282747     76.13%     76.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        59903     16.13%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        18459      4.97%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         7962      2.14%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         2052      0.55%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          113      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           42      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           16      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           11      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        371403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       371403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.556897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           343452     92.47%     92.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4773      1.29%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19096      5.14%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3435      0.92%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              550      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               75      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        371403                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 751719051000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1158059938500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               108357570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34686.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53436.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       684.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    685.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3281155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1334868                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73190.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    16.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              83201591760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              44222672010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             78093721440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            15963960600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         160535363040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         253366635900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3570588960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    591175479480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     61850227680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1985511210                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1293981888720                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            638.333551                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1462170506000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1657666500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   67919796000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4656316000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 161069126750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  495377009000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1296445063250                       # Time in different power states
system.mem_ctrls_1.actEnergy              81403404180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              43266912645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             76640881380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            15347849220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         160513850640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         248603907990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3565840800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    597139053750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     61061980320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1785688125                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1289344170900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            636.045722                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1472617397000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1642363750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   67909796000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4090902500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 159016552750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  484955367500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1309509995000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          64022399                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           364796669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          64023423                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.697863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.019077                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.980923                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1090900725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1090900725                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    310335803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       310335803                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     54440289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       54440289                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    364776092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        364776092                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    364776092                       # number of overall hits
system.cpu.dcache.overall_hits::total       364776092                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    146547346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     146547346                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2115725                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2115725                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    148663071                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      148663071                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    148663071                       # number of overall misses
system.cpu.dcache.overall_misses::total     148663071                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 7371024883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 7371024883000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  32684203852                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32684203852                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 7403709086852                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 7403709086852                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 7403709086852                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 7403709086852                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    456883149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    456883149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     56556014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56556014                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    513439163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    513439163                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    513439163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    513439163                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.320755                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.320755                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.037409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037409                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.289544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.289544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.289544                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.289544                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 50297.907701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50297.907701                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15448.228788                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15448.228788                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 49801.938283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49801.938283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 49801.938283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49801.938283                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    156160888                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          860                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           9205746                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.963415                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   286.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     31945703                       # number of writebacks
system.cpu.dcache.writebacks::total          31945703                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     83381637                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     83381637                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1259033                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1259033                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     84640670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     84640670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     84640670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     84640670                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     63165709                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     63165709                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       856692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       856692                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     64022401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     64022401                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     64022401                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     64022401                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 2684063165000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2684063165000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  15062296458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15062296458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2699125461458                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2699125461458                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2699125461458                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2699125461458                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.138254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.138254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.124693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.124693                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124693                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 42492.409370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42492.409370                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 17581.927295                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17581.927295                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 42159.078999                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42159.078999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 42159.078999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42159.078999                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 5                       # number of replacements
system.cpu.icache.tags.tagsinuse           357.999991                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1841545287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          5073127.512397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   352.730243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     5.269748                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.688926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.010292                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.699219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1493963052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1493963052                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    746981517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       746981517                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    746981517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        746981517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    746981517                       # number of overall hits
system.cpu.icache.overall_hits::total       746981517                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             6                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              6                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::total             6                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       509000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       509000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       509000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       509000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       509000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       509000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    746981523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    746981523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    746981523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    746981523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    746981523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    746981523                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 84833.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84833.333333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 84833.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84833.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 84833.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84833.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            6                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            6                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       503000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       503000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       503000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       503000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       503000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       503000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 83833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 83833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 83833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83833.333333                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  21698165                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                   106681329                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21730933                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.909192                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.293792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         66.144889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.011803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32701.549516                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.997972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8635                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1045720893                       # Number of tag accesses
system.l2.tags.data_accesses               1045720893                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     31945703                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         31945703                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       802946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                802946                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     41521323                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          41521323                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.data      42324269                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42324269                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     42324269                       # number of overall hits
system.l2.overall_hits::total                42324269                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        53772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               53772                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data     21644360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        21644360                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     21698132                       # number of demand (read+write) misses
system.l2.demand_misses::total               21698138                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     21698132                       # number of overall misses
system.l2.overall_misses::total              21698138                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   5235045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5235045500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst       493000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       493000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 2144246869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2144246869000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 2149481914500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2149482407500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       493000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 2149481914500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2149482407500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     31945703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     31945703                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       856718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            856718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     63165683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      63165683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     64022401                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64022407                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     64022401                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64022407                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.062765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.062765                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.342660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.342660                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.338915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338915                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.338915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338915                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 97356.347170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97356.347170                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 82166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82166.666667                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 99067.233635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99067.233635                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 99062.993741                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99062.989068                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 99062.993741                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99062.989068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              5998460                       # number of writebacks
system.l2.writebacks::total                   5998460                       # number of writebacks
system.l2.ReadExReq_mshr_misses::switch_cpus.data        53772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          53772                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data     21644360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21644360                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     21698132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21698138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     21698132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21698138                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   4697325500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4697325500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst       433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       433000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 1927803289000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1927803289000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       433000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1932500614500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1932501047500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       433000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1932500614500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1932501047500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.062765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.062765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.342660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.342660                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.338915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.338915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338915                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 87356.347170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87356.347170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 72166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 89067.234559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89067.234559                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 89062.994662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89062.989990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 89062.994662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89062.989990                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      43396270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     21698135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21644364                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5998460                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15699673                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53772                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53772                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21644365                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     65094406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               65094406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1772582144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1772582144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21698137                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21698137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21698137                       # Request fanout histogram
system.membus.reqLayer0.occupancy         33695055000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        58577794250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       602453397                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    561289129                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     58233007                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    317439275                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       309076441                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     97.365533                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          249302                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 2630128986000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               4054249955                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    780807202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2945051286                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           602453397                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    309325743                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3214543048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       117799134                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.CacheLines         746981523                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      18676322                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4054249817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.741885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.203656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2829969282     69.80%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        205962780      5.08%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        253129284      6.24%     81.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        765188471     18.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4054249817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.148598                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.726411                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        627055753                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2426939408                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         892470593                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      51182050                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       56601998                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    232568507                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2344103                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2247054686                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     139971318                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       56601998                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        747751398                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1669999136                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         813948189                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     765949082                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2045275258                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      74133969                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      76868341                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5929948                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      739307875                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        2279150                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2925024406                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8955911432                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2174685690                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps    1481092681                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1443931701                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         174745724                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    601243899                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    117452561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     16157864                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7981435                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1973032189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1585638931                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     12085051                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    939471169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   2316027846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4054249817                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.391105                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.768007                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3044688210     75.10%     75.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    564640251     13.93%     89.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    319457786      7.88%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    119771179      2.95%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5692384      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            7      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4054249817                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        50253201     23.91%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      151317538     71.99%     95.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       8608190      4.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     969960816     61.17%     61.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       116366      0.01%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    524798162     33.10%     94.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     90763587      5.72%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1585638931                       # Type of FU issued
system.switch_cpus.iq.rate                   0.391105                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           210178929                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.132552                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   7447791659                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2913171538                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1425379437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1795817860                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      4472352                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    292724482                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       315664                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       668210                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     60094307                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     23570021                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       56601998                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       194843231                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     863823545                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1973032189                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     601243899                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    117452561                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         638412                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     866139884                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       668210                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     31210122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     28176541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     59386663                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1506950759                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     485640125                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     78688172                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            564773387                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        286095898                       # Number of branches executed
system.switch_cpus.iew.exec_stores           79133262                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.371697                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1429329024                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1425379437                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         837802040                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1263260090                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.351577                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.663206                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    887228881                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts     55935438                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3907805969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.264486                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.921021                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3394569732     86.87%     86.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    294502177      7.54%     94.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    102857846      2.63%     97.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     51767857      1.32%     98.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20998070      0.54%     98.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11888943      0.30%     99.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6297958      0.16%     99.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2572263      0.07%     99.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     22351123      0.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3907805969                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1033561008                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              365877669                       # Number of memory references committed
system.switch_cpus.commit.loads             308519415                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          212056986                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         830615530                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        74276                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    667568771     64.59%     64.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       114568      0.01%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    308519415     29.85%     94.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     57358254      5.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1033561008                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      22351123                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           5806244735                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3988191113                       # The number of ROB writes
system.switch_cpus.timesIdled                       2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                     138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1033561008                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.054250                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.054250                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.246655                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.246655                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1604325830                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       817735901                       # number of integer regfile writes
system.switch_cpus.cc_regfile_reads        5674008330                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1286708584                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       486140193                       # number of misc regfile reads
system.tol2bus.snoop_filter.tot_requests    128044810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     64022403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        41969                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             32                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2630128986000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63165687                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     37944163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        47776400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           856718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          856718                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     63165683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           17                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    192067198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192067215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   6141958528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6141959232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21698165                       # Total snoops (count)
system.tol2bus.snoopTraffic                 383901440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         85720572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000490                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022130                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85678571     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42001      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           85720572                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95968113000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       96033598500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
