vendor_name = ModelSim
source_file = 1, D:/intelFPGA_lite/Project/test2/test2.v
source_file = 1, D:/intelFPGA_lite/Project/test2/db/test2.cbx.xml
design_name = test2
instance = comp, \Sum[0]~output , Sum[0]~output, test2, 1
instance = comp, \Sum[1]~output , Sum[1]~output, test2, 1
instance = comp, \Sum[2]~output , Sum[2]~output, test2, 1
instance = comp, \Sum[3]~output , Sum[3]~output, test2, 1
instance = comp, \Sum[4]~output , Sum[4]~output, test2, 1
instance = comp, \Cout~output , Cout~output, test2, 1
instance = comp, \A[0]~input , A[0]~input, test2, 1
instance = comp, \B[0]~input , B[0]~input, test2, 1
instance = comp, \Cin~input , Cin~input, test2, 1
instance = comp, \u0|Sum~0 , u0|Sum~0, test2, 1
instance = comp, \B[1]~input , B[1]~input, test2, 1
instance = comp, \A[1]~input , A[1]~input, test2, 1
instance = comp, \u0|Co~0 , u0|Co~0, test2, 1
instance = comp, \u1|Sum , u1|Sum, test2, 1
instance = comp, \u1|Co~0 , u1|Co~0, test2, 1
instance = comp, \A[2]~input , A[2]~input, test2, 1
instance = comp, \B[2]~input , B[2]~input, test2, 1
instance = comp, \u2|Sum , u2|Sum, test2, 1
instance = comp, \u2|Co~0 , u2|Co~0, test2, 1
instance = comp, \A[3]~input , A[3]~input, test2, 1
instance = comp, \B[3]~input , B[3]~input, test2, 1
instance = comp, \u3|Sum , u3|Sum, test2, 1
instance = comp, \u3|Co~0 , u3|Co~0, test2, 1
