0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.sim/sim_1/behav/xsim/glbl.v,1666041034,verilog,,,,glbl,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sim_1/imports/lab3_v2/add_sub_sim.sv,1666391764,systemVerilog,,,,add_sub_display_sim,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/add_sub_display.sv,1666392372,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/adder_4bit.sv,,add_sub_struct,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/adder_4bit.sv,1666219260,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/full_adder.sv,,Adder_5bit,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/full_adder.sv,1666041034,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/half_adder.sv,,Full_Adder,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/4bit2selMux.sv,1666213857,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/imports/lab3_v2/add_sub_display.sv,,Mux4bit2sel,,uvm,,,,,,
C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sources_1/new/half_adder.sv,1666041034,systemVerilog,,C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sim_1/imports/lab3_v2/add_sub_sim.sv,,half_adder,,uvm,,,,,,
