# Single-Cycle-MIPS-Processor

### Description
This project is a single cycle MIPS processor in structural and behavioral verilog.
We have Data Memory and Instruction Memory. The instructions must be loaded to the instruction memory and the data must be in data memory.
My datapad support add,and,or,sub,lui,slt,sltu,addi,addiu,lb,lh,lw,sw,sh.

### RoadMap
  This project has important lack. This version can not detect syntax error. I will implement error mechanisim as soon as possible.
  If you want contribute to me for this problem , please contact me.
  
### Contact
osenturk@gtu.edu.tr

### License
[Apache License 2.0](https://choosealicense.com/licenses/apache-2.0/)


