<sld_project_info>
  <project>
    <hash md5_digest_80b="f280e7cafc040a9fe64c"/>
  </project>
  <file_info>
    <file device="5CSEBA6U23I7" path="TP1_FPGA.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
