Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 13 Nov 2018 04:47:33 -0000
Received: from icoremail.net (unknown [209.85.210.169])
	by mail-app2 (Coremail) with SMTP id by_KCgD3_ydFSOpbeaCCAQ--.39553S3;
	Tue, 13 Nov 2018 11:43:02 +0800 (CST)
Received: from mail-pf1-f169.google.com (unknown [209.85.210.169])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHKUVFSOpbzqg1AA--.8944S3;
	Tue, 13 Nov 2018 11:43:01 +0800 (CST)
Received: by mail-pf1-f169.google.com with SMTP id b81-v6so4827193pfe.11
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 19:43:01 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:date:from:to:cc
         :subject:message-id:references:mime-version:content-disposition
         :in-reply-to:user-agent:sender:precedence:list-id;
        bh=aTW55oK/6WvnaYCm0utX2I0vJ4k+Xwu6muZDCSviJP4=;
        b=cE9V3oz3n58eO0kg7oGed3ARkX70NX8s+BE4Nord1G6jeeWHVkOlRx3Xb4zLQokd4c
         iaMjZgRra4XcErFvgphKfeqMyRRELqIvBijpi/mSOwDD5JSN252Prds4PAuJ8djkZqbD
         dux47PeDv5rg0C5oom8aWXgYPcmW2kLvyeF6HBfxA3F//FQutnI4vEzV8VrFOvN5poi2
         AdstksQ7K3Dsicwbfa8IKGiAKtichIcnC8YHrbZGxiprYczXe5M2K+n8VxCpJSa5LhXI
         FdanwmYOxvF+6Xg/+XbFt/Rz5RlmmM8tA6Lgka+Q43qPzWMWq5cpcuBeLM/uKSsmqtUH
         lm4w==
X-Gm-Message-State: AGRZ1gLT0K65wruz034mBPeWJFsQGpgtKB4ihQu7zJLewHnzAwjwBPBr
	OKitU0axMogMVy+2j/obgYIZf6Xq5R7CViRCLRK0Qmy8YLS6WfA9RQ==
X-Received: by 2002:a63:cd17:: with SMTP id i23mr3207585pgg.13.1542080580644;
        Mon, 12 Nov 2018 19:43:00 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3984254pjt;
        Mon, 12 Nov 2018 19:42:59 -0800 (PST)
X-Google-Smtp-Source: AJdET5dKmCMbzxEVXZvtjaNQgiXNLA/g9WtMml9JrkKEabUzesWR/9z9tyR059+oNbjCkII+G63p
X-Received: by 2002:a62:fc52:: with SMTP id e79mr3568544pfh.8.1542080579801;
        Mon, 12 Nov 2018 19:42:59 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542080579; cv=none;
        d=google.com; s=arc-20160816;
        b=saeZuzXPPoJHGGCm78iOtl6b1/qjpdjtTWfRgkVG23gGyxaI4S/001FAdGjasLCqKq
         k9oM5TaqtJA/Juu3iYb92hu4CcmzfJhsWSLaVL6Cpehgv+Tj1+iqrIdrjRyIobNUo6KL
         qE5JI9KvKCK5jCJR6qclAIdgECyPunh5TiFfB5I/p0kHhfyg7HsbRfN11A1Xjql8aGVB
         FWVL1Ys3b7BiZ3w2VW6c6V96EEe1juHw7NN2KB8yik/rtDpddqSfQXgOcMN/2iSBvDSn
         bJQlD4mlfEvkZCkKbfyt/vC/xWyFh02gIt9LP+Z+DfumYI3wCoGgFeDvIfR2hcQdITVi
         mfvA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date:dkim-signature;
        bh=aTW55oK/6WvnaYCm0utX2I0vJ4k+Xwu6muZDCSviJP4=;
        b=e961CCLdpZrSUcAs5U+z8wiNZ1JxRu8HcXf/akjJEyr7HbRuTLR9cfzQ5LChPipMaz
         oNEmdAQMQweEHlYGzI35sRMbpthRRqj8NvI+O++OYuGb6BHRyBNLQimEkfpCxU5TUSSK
         chhimSiVymADQ2Sz0BPOGTecB6viK4MKC33NWd0iAcdG9z1L9xQKPjmQXOjWmG/uXuSv
         ZO3ON1XOzi2tlbBw7DZndNZCDxTDR7Wujvr1emIfAqJTtwJK1C096GafuH8TA/BYhqXT
         CbNKkVFp9/UizVSu3QUuftZp0ecflaPvr2Ox5Uq0u6AXGuM+5K1LJ2qtcw5ts8+9zAVm
         qXbQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@linaro.org header.s=google header.b=AHT99+zy;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id p37si2653245pgm.219.2018.11.12.19.42.45;
        Mon, 12 Nov 2018 19:42:59 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730467AbeKMNin (ORCPT <rfc822;hebingyangg@gmail.com>
        + 99 others); Tue, 13 Nov 2018 08:38:43 -0500
Received: from mail-pf1-f195.google.com ([209.85.210.195]:45899 "EHLO
        mail-pf1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728758AbeKMNin (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 13 Nov 2018 08:38:43 -0500
Received: by mail-pf1-f195.google.com with SMTP id g62so2061936pfd.12
        for <linux-kernel@vger.kernel.org>; Mon, 12 Nov 2018 19:42:33 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google;
        h=date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent;
        bh=aTW55oK/6WvnaYCm0utX2I0vJ4k+Xwu6muZDCSviJP4=;
        b=AHT99+zyUjxrwH5aaPapWLEXqr1ubAD/ed00Zhvb9fWKQQoRzF79Rq+sYUA0cuPu4x
         oGOoCd3JKSCGXKhuvB4IJHjfDklpYAmKbL8p8AUtXb3e3Aw2szQSY9hZS7SZZzG0rBUH
         sQ+mkAeWgoixLegeKkLT0AJb/F/iFo8ow+Bfo=
X-Received: by 2002:a63:1258:: with SMTP id 24mr3212461pgs.114.1542080553012;
        Mon, 12 Nov 2018 19:42:33 -0800 (PST)
Received: from tiger (61-216-91-114.HINET-IP.hinet.net. [61.216.91.114])
        by smtp.gmail.com with ESMTPSA id l63-v6sm16078781pfb.75.2018.11.12.19.42.27
        (version=TLS1_2 cipher=AES128-SHA bits=128/128);
        Mon, 12 Nov 2018 19:42:31 -0800 (PST)
Date: Tue, 13 Nov 2018 11:42:08 +0800
From: Shawn Guo <shawn.guo@linaro.org>
To: Rob Herring <robh@kernel.org>
Cc: Kishon Vijay Abraham I <kishon@ti.com>,
        Sriharsha Allenki <sallenki@codeaurora.org>,
        Anu Ramanathan <anur@codeaurora.org>,
        Bjorn Andersson <bjorn.andersson@linaro.org>,
        Vinod Koul <vkoul@kernel.org>, linux-arm-msm@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 1/2] dt-bindings: phy: Add Qualcomm Synopsys High-Speed
 USB PHY binding
Message-ID: <20181113034200.GD20049@tiger>
References: <20181108070449.23572-1-shawn.guo@linaro.org>
 <20181108070449.23572-2-shawn.guo@linaro.org>
 <5bea0ed8.1c69fb81.8715.38b2@mx.google.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <5bea0ed8.1c69fb81.8715.38b2@mx.google.com>
User-Agent: Mutt/1.5.21 (2010-09-15)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHKUVFSOpbzqg1AA--.8944S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAF4Utr1fXr18GrykWFykZrb_yoWrCrWkpa
	yDGFZ3GF1IqFy3JanFv3WxuF4fuw4kJFW7Ar1Fgryvqa4Du3W7tF13Kry5uFyUuF1xAFyU
	ZFyUXryUC3W5ArJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPYb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xSY4AK
	6IIF6r48MxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVWUJVWUCwCYIxAIcV
	C0I7IYx2IY6xkF7I0E14v26r1j6r4UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWlcIIF0xvE
	x4A2jsIEc7CjxVAFwI0_Cr1j6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4vE52
	x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_
	Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc40Y0x0EwI
	xGrwCI42IY6xAIw20EY4v20xvaj40_Zr0_Wr1UYxBIdaVFxhVjvjDU0xZFpf9x07boCJPU
	UUUU=

Hi Rob,

On Mon, Nov 12, 2018 at 01:24:51PM -0600, Rob Herring wrote:
> On Thu, Nov 08, 2018 at 03:04:48PM +0800, Shawn Guo wrote:
> > From: Sriharsha Allenki <sallenki@codeaurora.org>
> > 
> > It adds bindings for Synopsys 28nm femto phy controller that supports
> > LS/FS/HS usb connectivity on Qualcomm chipsets.
> > 
> > Signed-off-by: Sriharsha Allenki <sallenki@codeaurora.org>
> > Signed-off-by: Anu Ramanathan <anur@codeaurora.org>
> > Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
> > Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
> > ---
> >  .../phy/qcom,snps-28nm-usb-hs-phy.txt         | 101 ++++++++++++++++++
> >  1 file changed, 101 insertions(+)
> >  create mode 100644 Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt
> > 
> > diff --git a/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt
> > new file mode 100644
> > index 000000000000..75e7a09dd558
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt
> > @@ -0,0 +1,101 @@
> > +Qualcomm Synopsys 28nm Femto phy controller
> > +===========================================
> > +
> > +Synopsys 28nm femto phy controller supports LS/FS/HS usb connectivity on
> > +Qualcomm chipsets.
> > +
> > +Required properties:
> > +
> > +- compatible:
> > +    Value type: <string>
> > +    Definition: Should contain "qcom,usb-snps-hsphy".
> 
> SoC specific compatible?

Agreed.  A SoC prefixed compatible would be more specific and scalable
for handling different programming model of the same IP.  I will use
"qcom,qcs404-usb-hsphy" in v3.

> 
> > +
> > +- reg:
> > +    Value type: <prop-encoded-array>
> > +    Definition: USB PHY base address and length of the register map.
> > +
> > +- #phy-cells:
> > +    Value type: <u32>
> > +    Definition: Should be 0.
> > +
> > +- clocks:
> > +    Value type: <prop-encoded-array>
> > +    Definition: See clock-bindings.txt section "consumers". List of
> > +		three clock specifiers for reference, phy core and
> > +		sleep clocks.
> > +
> > +- clock-names:
> > +    Value type: <string>
> > +    Definition: Names of the clocks in 1-1 correspondence with the "clocks"
> > +		property. Must contain "ref", "phy" and "sleep".
> > +
> > +- resets:
> > +    Value type: <prop-encoded-array>
> > +    Definition: See reset.txt section "consumers". PHY reset specifiers
> > +		for phy core and POR resets.
> > +
> > +- reset-names:
> > +    Value type: <string>
> > +    Definition: Names of the resets in 1-1 correspondence with the "resets"
> > +		property. Must contain "phy" and "por".
> > +
> > +- vdd-supply:
> > +    Value type: <phandle>
> > +    Definition: phandle to the regulator VDD supply node.
> > +
> > +- vdda1p8-supply:
> > +    Value type: <phandle>
> > +    Definition: phandle to the regulator 1.8V supply node.
> > +
> > +- vdda3p3-supply:
> > +    Value type: <phandle>
> > +    Definition: phandle to the regulator 3.3V supply node.
> > +
> > +- qcom,vdd-voltage-level:
> > +    Value type: <prop-array>
> > +    Definition: This is a list of three integer values <no min max> where
> > +		each value corresponding to voltage corner in uV.
> > +
> > +Optional properties:
> > +
> > +- extcon:
> > +    Value type: <prop-encoded-array>
> > +    Definition: Should contain the vbus extcon.
> 
> Don't use extcon for new bindings. Use usb-connector binding.

Okay, I just did a bit of research and found that 'extcon' is becoming
a deprecated DT property recently and we should OF graph bindings to
specify the connector.  Will do in v3.

> 
> > +
> > +- qcom,init-seq:
> > +    Value type: <u32 array>
> > +    Definition: Should contain a sequence of <offset value delay> tuples to
> > +                program 'value' into phy register at 'offset' with 'delay'
> > +		in us afterwards.
> 
> If we wanted this type of thing in DT, we'd have a generic binding (or 
> forth).

Right now, this is a qualcomm usb phy specific bindings - first used in
qcom,usb-hs-phy.txt and I extended it a bit for my phy.  As this is not
a so good hardware description, I'm a little hesitated to make it
generic for other platforms to use in general.  What about we put off it
a little bit until we see more platforms need the same thing?

Shawn

> This should probably be split between SoC specific settings in 
> the driver and board properties in DT.
