
EXTI__1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000310  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004d4  080004d4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004d4  080004d4  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004d4  080004d4  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004d4  080004d4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004d4  080004d4  000014d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004d8  080004d8  000014d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004dc  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080004e0  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080004e0  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000015e0  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000004fd  00000000  00000000  00003614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e0  00000000  00000000  00003b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000151  00000000  00000000  00003cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f6f9  00000000  00000000  00003e49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000021bf  00000000  00000000  00023542  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3398  00000000  00000000  00025701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e8a99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005a4  00000000  00000000  000e8adc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000e9080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080004bc 	.word	0x080004bc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	080004bc 	.word	0x080004bc

08000204 <main>:
static void gpio_config(void);
static void EXTI_config(void);
static void NVIC_config(void);

int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	gpio_config();
 8000208:	f000 f804 	bl	8000214 <gpio_config>
	EXTI_config();
 800020c:	f000 f854 	bl	80002b8 <EXTI_config>
	while(1);
 8000210:	bf00      	nop
 8000212:	e7fd      	b.n	8000210 <main+0xc>

08000214 <gpio_config>:
}

static void gpio_config(void)
{
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
	    // GPIOA is on AHB1 bus
		RCC->AHB1ENR |=RCC_AHB1ENR_GPIOAEN ;      //Enableing the clock for GPIO
 8000218:	4b24      	ldr	r3, [pc, #144]	@ (80002ac <gpio_config+0x98>)
 800021a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800021c:	4a23      	ldr	r2, [pc, #140]	@ (80002ac <gpio_config+0x98>)
 800021e:	f043 0301 	orr.w	r3, r3, #1
 8000222:	6313      	str	r3, [r2, #48]	@ 0x30

		// GPIOC is on AHB1 bus
		RCC->AHB1ENR |=RCC_AHB1ENR_GPIOCEN ;      //Enableing the clock for GPIOA
 8000224:	4b21      	ldr	r3, [pc, #132]	@ (80002ac <gpio_config+0x98>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000228:	4a20      	ldr	r2, [pc, #128]	@ (80002ac <gpio_config+0x98>)
 800022a:	f043 0304 	orr.w	r3, r3, #4
 800022e:	6313      	str	r3, [r2, #48]	@ 0x30
		(void)RCC->AHB1ENR;                       // read-back to ensure clock is active
 8000230:	4b1e      	ldr	r3, [pc, #120]	@ (80002ac <gpio_config+0x98>)
 8000232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
		//-------------------------------------

		GPIOA->MODER &= ~(3U << 10);             //Clearing the moder PA5 bits
 8000234:	4b1e      	ldr	r3, [pc, #120]	@ (80002b0 <gpio_config+0x9c>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a1d      	ldr	r2, [pc, #116]	@ (80002b0 <gpio_config+0x9c>)
 800023a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800023e:	6013      	str	r3, [r2, #0]
		GPIOA->MODER |= (1U << 10);              // setting the moder  PA5 bits as output configuration
 8000240:	4b1b      	ldr	r3, [pc, #108]	@ (80002b0 <gpio_config+0x9c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a1a      	ldr	r2, [pc, #104]	@ (80002b0 <gpio_config+0x9c>)
 8000246:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800024a:	6013      	str	r3, [r2, #0]

		GPIOA->OTYPER &= ~(1U << 5);               //Push -Pull type
 800024c:	4b18      	ldr	r3, [pc, #96]	@ (80002b0 <gpio_config+0x9c>)
 800024e:	685b      	ldr	r3, [r3, #4]
 8000250:	4a17      	ldr	r2, [pc, #92]	@ (80002b0 <gpio_config+0x9c>)
 8000252:	f023 0320 	bic.w	r3, r3, #32
 8000256:	6053      	str	r3, [r2, #4]

		GPIOA->OSPEEDR &= ~(3U << 10);           //Clearing the output speed PA5 bits
 8000258:	4b15      	ldr	r3, [pc, #84]	@ (80002b0 <gpio_config+0x9c>)
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	4a14      	ldr	r2, [pc, #80]	@ (80002b0 <gpio_config+0x9c>)
 800025e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000262:	6093      	str	r3, [r2, #8]

		GPIOA->PUPDR &= ~(3U << 10);            //Clearing the PA5 PUPDR bits
 8000264:	4b12      	ldr	r3, [pc, #72]	@ (80002b0 <gpio_config+0x9c>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	4a11      	ldr	r2, [pc, #68]	@ (80002b0 <gpio_config+0x9c>)
 800026a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800026e:	60d3      	str	r3, [r2, #12]
		//--------------------------------------

		GPIOC->MODER &= ~(3U << 26);             //Clearing the moder PC13 bits to config as input mode
 8000270:	4b10      	ldr	r3, [pc, #64]	@ (80002b4 <gpio_config+0xa0>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a0f      	ldr	r2, [pc, #60]	@ (80002b4 <gpio_config+0xa0>)
 8000276:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800027a:	6013      	str	r3, [r2, #0]

		GPIOC->OSPEEDR &= ~(3U << 26);           //Clearing the output speed PC13 bits to set  low speed
 800027c:	4b0d      	ldr	r3, [pc, #52]	@ (80002b4 <gpio_config+0xa0>)
 800027e:	689b      	ldr	r3, [r3, #8]
 8000280:	4a0c      	ldr	r2, [pc, #48]	@ (80002b4 <gpio_config+0xa0>)
 8000282:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8000286:	6093      	str	r3, [r2, #8]

		GPIOC->PUPDR &= ~(3U << 26);            //Clearing the PC13 PUPDR bits
 8000288:	4b0a      	ldr	r3, [pc, #40]	@ (80002b4 <gpio_config+0xa0>)
 800028a:	68db      	ldr	r3, [r3, #12]
 800028c:	4a09      	ldr	r2, [pc, #36]	@ (80002b4 <gpio_config+0xa0>)
 800028e:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8000292:	60d3      	str	r3, [r2, #12]
		GPIOC->PUPDR |= (1U << 26);             // config as pull-up
 8000294:	4b07      	ldr	r3, [pc, #28]	@ (80002b4 <gpio_config+0xa0>)
 8000296:	68db      	ldr	r3, [r3, #12]
 8000298:	4a06      	ldr	r2, [pc, #24]	@ (80002b4 <gpio_config+0xa0>)
 800029a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800029e:	60d3      	str	r3, [r2, #12]

}
 80002a0:	bf00      	nop
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	40023800 	.word	0x40023800
 80002b0:	40020000 	.word	0x40020000
 80002b4:	40020800 	.word	0x40020800

080002b8 <EXTI_config>:

static void EXTI_config(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
	//Enabling clock for sysconfig
	RCC->APB2ENR |= (1U << 14);
 80002bc:	4b11      	ldr	r3, [pc, #68]	@ (8000304 <EXTI_config+0x4c>)
 80002be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002c0:	4a10      	ldr	r2, [pc, #64]	@ (8000304 <EXTI_config+0x4c>)
 80002c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002c6:	6453      	str	r3, [r2, #68]	@ 0x44
	(void)RCC->APB2ENR;               // read-back to ensure clock is active
 80002c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000304 <EXTI_config+0x4c>)
 80002ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44

	//configuring EXTI13 to GPIOC13
	SYSCFG->EXTICR[3] &= ~(15U << 4);
 80002cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000308 <EXTI_config+0x50>)
 80002ce:	695b      	ldr	r3, [r3, #20]
 80002d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000308 <EXTI_config+0x50>)
 80002d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80002d6:	6153      	str	r3, [r2, #20]
	SYSCFG->EXTICR[3] |= (2U << 4);
 80002d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000308 <EXTI_config+0x50>)
 80002da:	695b      	ldr	r3, [r3, #20]
 80002dc:	4a0a      	ldr	r2, [pc, #40]	@ (8000308 <EXTI_config+0x50>)
 80002de:	f043 0320 	orr.w	r3, r3, #32
 80002e2:	6153      	str	r3, [r2, #20]

	//Enabling the 13 line of EXTI
	EXTI->IMR |= (1U << 13);
 80002e4:	4b09      	ldr	r3, [pc, #36]	@ (800030c <EXTI_config+0x54>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a08      	ldr	r2, [pc, #32]	@ (800030c <EXTI_config+0x54>)
 80002ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002ee:	6013      	str	r3, [r2, #0]

	//detecting the falling edge
	EXTI->FTSR |= (1U << 13);       //interrput occurs at falling edge
 80002f0:	4b06      	ldr	r3, [pc, #24]	@ (800030c <EXTI_config+0x54>)
 80002f2:	68db      	ldr	r3, [r3, #12]
 80002f4:	4a05      	ldr	r2, [pc, #20]	@ (800030c <EXTI_config+0x54>)
 80002f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002fa:	60d3      	str	r3, [r2, #12]
	NVIC_config();
 80002fc:	f000 f808 	bl	8000310 <NVIC_config>
}
 8000300:	bf00      	nop
 8000302:	bd80      	pop	{r7, pc}
 8000304:	40023800 	.word	0x40023800
 8000308:	40013800 	.word	0x40013800
 800030c:	40013c00 	.word	0x40013c00

08000310 <NVIC_config>:

static void NVIC_config(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
	//settting the EXTI13 line interrput
	NVIC->ISER[1] |= (1U << 8);
 8000314:	4b0a      	ldr	r3, [pc, #40]	@ (8000340 <NVIC_config+0x30>)
 8000316:	685b      	ldr	r3, [r3, #4]
 8000318:	4a09      	ldr	r2, [pc, #36]	@ (8000340 <NVIC_config+0x30>)
 800031a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800031e:	6053      	str	r3, [r2, #4]

	//setting the priority for EXTI13
	NVIC->IP[40] |= (1U << 4);
 8000320:	4b07      	ldr	r3, [pc, #28]	@ (8000340 <NVIC_config+0x30>)
 8000322:	f893 3328 	ldrb.w	r3, [r3, #808]	@ 0x328
 8000326:	b2db      	uxtb	r3, r3
 8000328:	4a05      	ldr	r2, [pc, #20]	@ (8000340 <NVIC_config+0x30>)
 800032a:	f043 0310 	orr.w	r3, r3, #16
 800032e:	b2db      	uxtb	r3, r3
 8000330:	f882 3328 	strb.w	r3, [r2, #808]	@ 0x328

}
 8000334:	bf00      	nop
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	e000e100 	.word	0xe000e100

08000344 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= (1U << 5);
 8000348:	4b08      	ldr	r3, [pc, #32]	@ (800036c <EXTI15_10_IRQHandler+0x28>)
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	4a07      	ldr	r2, [pc, #28]	@ (800036c <EXTI15_10_IRQHandler+0x28>)
 800034e:	f083 0320 	eor.w	r3, r3, #32
 8000352:	6153      	str	r3, [r2, #20]

	//clearinf the pending EXTI Pending flag
	EXTI->PR |= (1U << 13);
 8000354:	4b06      	ldr	r3, [pc, #24]	@ (8000370 <EXTI15_10_IRQHandler+0x2c>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	4a05      	ldr	r2, [pc, #20]	@ (8000370 <EXTI15_10_IRQHandler+0x2c>)
 800035a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800035e:	6153      	str	r3, [r2, #20]
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40020000 	.word	0x40020000
 8000370:	40013c00 	.word	0x40013c00

08000374 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000378:	bf00      	nop
 800037a:	e7fd      	b.n	8000378 <NMI_Handler+0x4>

0800037c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000380:	bf00      	nop
 8000382:	e7fd      	b.n	8000380 <HardFault_Handler+0x4>

08000384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000388:	bf00      	nop
 800038a:	e7fd      	b.n	8000388 <MemManage_Handler+0x4>

0800038c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <BusFault_Handler+0x4>

08000394 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000398:	bf00      	nop
 800039a:	e7fd      	b.n	8000398 <UsageFault_Handler+0x4>

0800039c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003a0:	bf00      	nop
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr

080003aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003aa:	b480      	push	{r7}
 80003ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003ae:	bf00      	nop
 80003b0:	46bd      	mov	sp, r7
 80003b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b6:	4770      	bx	lr

080003b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003bc:	bf00      	nop
 80003be:	46bd      	mov	sp, r7
 80003c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c4:	4770      	bx	lr

080003c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003c6:	b580      	push	{r7, lr}
 80003c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003ca:	f000 f83f 	bl	800044c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ce:	bf00      	nop
 80003d0:	bd80      	pop	{r7, pc}
	...

080003d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003d8:	4b06      	ldr	r3, [pc, #24]	@ (80003f4 <SystemInit+0x20>)
 80003da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003de:	4a05      	ldr	r2, [pc, #20]	@ (80003f4 <SystemInit+0x20>)
 80003e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	e000ed00 	.word	0xe000ed00

080003f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80003f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000430 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80003fc:	f7ff ffea 	bl	80003d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000400:	480c      	ldr	r0, [pc, #48]	@ (8000434 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000402:	490d      	ldr	r1, [pc, #52]	@ (8000438 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000404:	4a0d      	ldr	r2, [pc, #52]	@ (800043c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000406:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000408:	e002      	b.n	8000410 <LoopCopyDataInit>

0800040a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800040a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800040c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800040e:	3304      	adds	r3, #4

08000410 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000410:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000412:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000414:	d3f9      	bcc.n	800040a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000416:	4a0a      	ldr	r2, [pc, #40]	@ (8000440 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000418:	4c0a      	ldr	r4, [pc, #40]	@ (8000444 <LoopFillZerobss+0x22>)
  movs r3, #0
 800041a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800041c:	e001      	b.n	8000422 <LoopFillZerobss>

0800041e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800041e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000420:	3204      	adds	r2, #4

08000422 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000422:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000424:	d3fb      	bcc.n	800041e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000426:	f000 f825 	bl	8000474 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800042a:	f7ff feeb 	bl	8000204 <main>
  bx  lr    
 800042e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000430:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000434:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000438:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800043c:	080004dc 	.word	0x080004dc
  ldr r2, =_sbss
 8000440:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000444:	20000024 	.word	0x20000024

08000448 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000448:	e7fe      	b.n	8000448 <ADC_IRQHandler>
	...

0800044c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000450:	4b06      	ldr	r3, [pc, #24]	@ (800046c <HAL_IncTick+0x20>)
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	461a      	mov	r2, r3
 8000456:	4b06      	ldr	r3, [pc, #24]	@ (8000470 <HAL_IncTick+0x24>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	4413      	add	r3, r2
 800045c:	4a04      	ldr	r2, [pc, #16]	@ (8000470 <HAL_IncTick+0x24>)
 800045e:	6013      	str	r3, [r2, #0]
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	20000000 	.word	0x20000000
 8000470:	20000020 	.word	0x20000020

08000474 <__libc_init_array>:
 8000474:	b570      	push	{r4, r5, r6, lr}
 8000476:	4d0d      	ldr	r5, [pc, #52]	@ (80004ac <__libc_init_array+0x38>)
 8000478:	4c0d      	ldr	r4, [pc, #52]	@ (80004b0 <__libc_init_array+0x3c>)
 800047a:	1b64      	subs	r4, r4, r5
 800047c:	10a4      	asrs	r4, r4, #2
 800047e:	2600      	movs	r6, #0
 8000480:	42a6      	cmp	r6, r4
 8000482:	d109      	bne.n	8000498 <__libc_init_array+0x24>
 8000484:	4d0b      	ldr	r5, [pc, #44]	@ (80004b4 <__libc_init_array+0x40>)
 8000486:	4c0c      	ldr	r4, [pc, #48]	@ (80004b8 <__libc_init_array+0x44>)
 8000488:	f000 f818 	bl	80004bc <_init>
 800048c:	1b64      	subs	r4, r4, r5
 800048e:	10a4      	asrs	r4, r4, #2
 8000490:	2600      	movs	r6, #0
 8000492:	42a6      	cmp	r6, r4
 8000494:	d105      	bne.n	80004a2 <__libc_init_array+0x2e>
 8000496:	bd70      	pop	{r4, r5, r6, pc}
 8000498:	f855 3b04 	ldr.w	r3, [r5], #4
 800049c:	4798      	blx	r3
 800049e:	3601      	adds	r6, #1
 80004a0:	e7ee      	b.n	8000480 <__libc_init_array+0xc>
 80004a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80004a6:	4798      	blx	r3
 80004a8:	3601      	adds	r6, #1
 80004aa:	e7f2      	b.n	8000492 <__libc_init_array+0x1e>
 80004ac:	080004d4 	.word	0x080004d4
 80004b0:	080004d4 	.word	0x080004d4
 80004b4:	080004d4 	.word	0x080004d4
 80004b8:	080004d8 	.word	0x080004d8

080004bc <_init>:
 80004bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004be:	bf00      	nop
 80004c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c2:	bc08      	pop	{r3}
 80004c4:	469e      	mov	lr, r3
 80004c6:	4770      	bx	lr

080004c8 <_fini>:
 80004c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ca:	bf00      	nop
 80004cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ce:	bc08      	pop	{r3}
 80004d0:	469e      	mov	lr, r3
 80004d2:	4770      	bx	lr
