read_verilog ../top.v
memory_collect
memory_nordff
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v 
