// Seed: 1849118144
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(*) id_5 = id_6;
  module_0();
endmodule
module module_2 (
    output logic id_0,
    output wand id_1,
    input supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input supply0 id_5
);
  always_latch @(posedge id_5 or posedge id_4) begin
    id_0 <= 1;
  end
  module_0();
endmodule
