#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\MSYS64~1\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\MSYS64~1\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\MSYS64~1\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\MSYS64~1\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\MSYS64~1\mingw64\lib\ivl\va_math.vpi";
S_000001b7e4842e10 .scope module, "tb_gmp" "tb_gmp" 2 3;
 .timescale -9 -12;
v000001b7e489cd40_0 .net "bcd_tens", 3 0, L_000001b7e489f3d0;  1 drivers
v000001b7e489d4c0_0 .net "bcd_units", 3 0, L_000001b7e489ef70;  1 drivers
v000001b7e489d600_0 .var "clk", 0 0;
v000001b7e489c8e0_0 .var/i "correct", 31 0;
v000001b7e489df30_0 .var "correct_sum", 7 0;
v000001b7e489d990_0 .var/i "cycle", 31 0;
v000001b7e489eed0_0 .net "led", 6 0, v000001b7e489cf20_0;  1 drivers
v000001b7e489e7f0_0 .net "o_clk", 0 0, L_000001b7e48481a0;  1 drivers
v000001b7e489ee30_0 .var "rst", 0 0;
v000001b7e489db70_0 .var "switch", 6 0;
E_000001b7e482f9d0 .event posedge, v000001b7e489d380_0;
S_000001b7e4842fa0 .scope module, "uut" "gmp" 2 11, 3 1 0, S_000001b7e4842e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "o_clk";
    .port_info 3 /OUTPUT 7 "led";
    .port_info 4 /INPUT 7 "switch";
    .port_info 5 /OUTPUT 4 "bcd_tens";
    .port_info 6 /OUTPUT 4 "bcd_units";
L_000001b7e48481a0 .functor BUFZ 1, v000001b7e489d600_0, C4<0>, C4<0>, C4<0>;
v000001b7e489d560_0 .net "bcd_tens", 3 0, L_000001b7e489f3d0;  alias, 1 drivers
v000001b7e489d240_0 .net "bcd_units", 3 0, L_000001b7e489ef70;  alias, 1 drivers
v000001b7e489d380_0 .net "clk", 0 0, v000001b7e489d600_0;  1 drivers
v000001b7e489d6a0_0 .var "counter", 3 0;
v000001b7e489ce80_0 .var "current_output", 7 0;
v000001b7e489cf20_0 .var "led", 6 0;
v000001b7e489cfc0_0 .var "lfsr_reg", 4 0;
v000001b7e489d740_0 .net "o_clk", 0 0, L_000001b7e48481a0;  alias, 1 drivers
v000001b7e489d420_0 .net "rst", 0 0, v000001b7e489ee30_0;  1 drivers
v000001b7e489d7e0_0 .var "sum", 7 0;
v000001b7e489cca0_0 .net "switch", 6 0, v000001b7e489db70_0;  1 drivers
E_000001b7e482fa10 .event posedge, v000001b7e489d420_0, v000001b7e489d380_0;
S_000001b7e47e7230 .scope module, "bcd_inst" "binary_to_bcd" 3 20, 3 89 0, S_000001b7e4842fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "binary_in";
    .port_info 1 /OUTPUT 4 "tens";
    .port_info 2 /OUTPUT 4 "units";
L_000001b7e48482f0 .functor BUFZ 8, v000001b7e489ce80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b7e47e7870_0 .net *"_ivl_12", 31 0, L_000001b7e489e610;  1 drivers
L_000001b7e489f948 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e482eb80_0 .net *"_ivl_15", 23 0, L_000001b7e489f948;  1 drivers
L_000001b7e489f990 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001b7e489c980_0 .net/2u *"_ivl_16", 31 0, L_000001b7e489f990;  1 drivers
v000001b7e489cac0_0 .net *"_ivl_18", 31 0, L_000001b7e489e570;  1 drivers
v000001b7e489ca20_0 .net *"_ivl_2", 31 0, L_000001b7e489da30;  1 drivers
L_000001b7e489f8b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b7e489cde0_0 .net *"_ivl_5", 23 0, L_000001b7e489f8b8;  1 drivers
L_000001b7e489f900 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001b7e489d060_0 .net/2u *"_ivl_6", 31 0, L_000001b7e489f900;  1 drivers
v000001b7e489cb60_0 .net *"_ivl_8", 31 0, L_000001b7e489e1b0;  1 drivers
v000001b7e489d2e0_0 .net "binary_in", 7 0, v000001b7e489ce80_0;  1 drivers
v000001b7e489d1a0_0 .net "clamped_input", 7 0, L_000001b7e48482f0;  1 drivers
v000001b7e489d100_0 .net "tens", 3 0, L_000001b7e489f3d0;  alias, 1 drivers
v000001b7e489cc00_0 .net "units", 3 0, L_000001b7e489ef70;  alias, 1 drivers
L_000001b7e489da30 .concat [ 8 24 0 0], L_000001b7e48482f0, L_000001b7e489f8b8;
L_000001b7e489e1b0 .arith/div 32, L_000001b7e489da30, L_000001b7e489f900;
L_000001b7e489f3d0 .part L_000001b7e489e1b0, 0, 4;
L_000001b7e489e610 .concat [ 8 24 0 0], L_000001b7e48482f0, L_000001b7e489f948;
L_000001b7e489e570 .arith/mod 32, L_000001b7e489e610, L_000001b7e489f990;
L_000001b7e489ef70 .part L_000001b7e489e570, 0, 4;
    .scope S_000001b7e4842fa0;
T_0 ;
    %wait E_000001b7e482fa10;
    %load/vec4 v000001b7e489d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b7e489ce80_0, 0;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v000001b7e489cfc0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b7e489cf20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b7e489d6a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b7e489d7e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b7e489d6a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001b7e489d6a0_0, 0;
    %load/vec4 v000001b7e489d6a0_0;
    %cmpi/u 4, 0, 4;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v000001b7e489cfc0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v000001b7e489cfc0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v000001b7e489cfc0_0;
    %parti/s 1, 2, 3;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b7e489cfc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000001b7e489cfc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b7e489ce80_0, 0;
    %load/vec4 v000001b7e489cfc0_0;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v000001b7e489cf20_0, 0;
    %load/vec4 v000001b7e489d7e0_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000001b7e489cfc0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000001b7e489d7e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001b7e489d6a0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b7e489ce80_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001b7e489d6a0_0;
    %cmpi/u 4, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_0.8, 5;
    %load/vec4 v000001b7e489d6a0_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b7e489cca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b7e489ce80_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001b7e489d6a0_0;
    %cmpi/u 10, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_0.11, 5;
    %load/vec4 v000001b7e489d6a0_0;
    %cmpi/u 12, 0, 4;
    %flag_get/vec4 5;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v000001b7e489d7e0_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v000001b7e489ce80_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b7e489cca0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %load/vec4 v000001b7e489d7e0_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %mod;
    %cmp/e;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v000001b7e489cf20_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 85, 0, 7;
    %assign/vec4 v000001b7e489cf20_0, 0;
T_0.13 ;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v000001b7e489d6a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v000001b7e489cf20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b7e489d6a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b7e489ce80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b7e489d7e0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b7e489ce80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b7e489cf20_0, 0;
T_0.15 ;
T_0.10 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b7e4842e10;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001b7e489d600_0;
    %inv;
    %store/vec4 v000001b7e489d600_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b7e4842e10;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "gmp_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b7e4842e10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7e489d600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7e489ee30_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001b7e489db70_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7e489d990_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b7e489df30_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7e489c8e0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7e489ee30_0, 0, 1;
    %pushi/vec4 64, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b7e482f9d0;
    %load/vec4 v000001b7e489d990_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7e489d990_0, 0, 32;
    %load/vec4 v000001b7e489d990_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b7e489df30_0, 0, 8;
T_2.2 ;
    %load/vec4 v000001b7e489d990_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v000001b7e489df30_0;
    %load/vec4 v000001b7e489cfc0_0;
    %pad/u 8;
    %add;
    %store/vec4 v000001b7e489df30_0, 0, 8;
T_2.4 ;
    %load/vec4 v000001b7e489d990_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.8, 5;
    %load/vec4 v000001b7e489d990_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %cmpi/s 10, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_func 2 60 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_2.9, 5;
    %load/vec4 v000001b7e489df30_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pad/u 7;
    %store/vec4 v000001b7e489db70_0, 0, 7;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001b7e489c8e0_0, 0, 32;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001b7e489df30_0;
    %pad/u 32;
    %vpi_func 2 64 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000001010 {0 0 0};
    %add;
    %pushi/vec4 100, 0, 32;
    %mod;
    %pad/u 7;
    %store/vec4 v000001b7e489db70_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7e489c8e0_0, 0, 32;
T_2.10 ;
T_2.6 ;
    %load/vec4 v000001b7e489d990_0;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %load/vec4 v000001b7e489df30_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %mod;
    %load/vec4 v000001b7e489db70_0;
    %pad/u 32;
    %load/vec4 v000001b7e489df30_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %mod;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 1131377266, 0, 32; draw_string_vec4
    %pushi/vec4 6644596, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 22386, 0, 32; draw_string_vec4
    %pushi/vec4 7302759, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %vpi_call 2 71 "$display", "Cycle: %0d | Expected: %0d | Input: %0d | BCD: %0d%0d | %s", v000001b7e489d990_0, S<1,vec4,u32>, v000001b7e489db70_0, v000001b7e489cd40_0, v000001b7e489d4c0_0, S<0,vec4,u56> {2 0 0};
T_2.11 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_gmp.v";
    "final.v";
