
SR15_BMS_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a234  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800a41c  0800a41c  0001a41c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8a4  0800a8a4  00020214  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8a4  0800a8a4  0001a8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8ac  0800a8ac  00020214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8ac  0800a8ac  0001a8ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8b0  0800a8b0  0001a8b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  0800a8b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000168c  20000214  0800aac8  00020214  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200018a0  0800aac8  000218a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002023d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016eeb  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004705  00000000  00000000  0003716b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c8  00000000  00000000  0003b870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001141  00000000  00000000  0003cf38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023cf8  00000000  00000000  0003e079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001df9c  00000000  00000000  00061d71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bf1e6  00000000  00000000  0007fd0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000642c  00000000  00000000  0013eef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00145320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000214 	.word	0x20000214
 8000204:	00000000 	.word	0x00000000
 8000208:	0800a404 	.word	0x0800a404

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000218 	.word	0x20000218
 8000224:	0800a404 	.word	0x0800a404

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	; 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e0e:	2afd      	cmp	r2, #253	; 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	; 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	; 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	; 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__aeabi_f2uiz>:
 800105c:	0042      	lsls	r2, r0, #1
 800105e:	d20e      	bcs.n	800107e <__aeabi_f2uiz+0x22>
 8001060:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001064:	d30b      	bcc.n	800107e <__aeabi_f2uiz+0x22>
 8001066:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800106a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800106e:	d409      	bmi.n	8001084 <__aeabi_f2uiz+0x28>
 8001070:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001074:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001078:	fa23 f002 	lsr.w	r0, r3, r2
 800107c:	4770      	bx	lr
 800107e:	f04f 0000 	mov.w	r0, #0
 8001082:	4770      	bx	lr
 8001084:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001088:	d101      	bne.n	800108e <__aeabi_f2uiz+0x32>
 800108a:	0242      	lsls	r2, r0, #9
 800108c:	d102      	bne.n	8001094 <__aeabi_f2uiz+0x38>
 800108e:	f04f 30ff 	mov.w	r0, #4294967295
 8001092:	4770      	bx	lr
 8001094:	f04f 0000 	mov.w	r0, #0
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop

0800109c <__aeabi_uldivmod>:
 800109c:	b953      	cbnz	r3, 80010b4 <__aeabi_uldivmod+0x18>
 800109e:	b94a      	cbnz	r2, 80010b4 <__aeabi_uldivmod+0x18>
 80010a0:	2900      	cmp	r1, #0
 80010a2:	bf08      	it	eq
 80010a4:	2800      	cmpeq	r0, #0
 80010a6:	bf1c      	itt	ne
 80010a8:	f04f 31ff 	movne.w	r1, #4294967295
 80010ac:	f04f 30ff 	movne.w	r0, #4294967295
 80010b0:	f000 b972 	b.w	8001398 <__aeabi_idiv0>
 80010b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80010b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010bc:	f000 f806 	bl	80010cc <__udivmoddi4>
 80010c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010c8:	b004      	add	sp, #16
 80010ca:	4770      	bx	lr

080010cc <__udivmoddi4>:
 80010cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d0:	9e08      	ldr	r6, [sp, #32]
 80010d2:	460d      	mov	r5, r1
 80010d4:	4604      	mov	r4, r0
 80010d6:	468e      	mov	lr, r1
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d14c      	bne.n	8001176 <__udivmoddi4+0xaa>
 80010dc:	428a      	cmp	r2, r1
 80010de:	4694      	mov	ip, r2
 80010e0:	d967      	bls.n	80011b2 <__udivmoddi4+0xe6>
 80010e2:	fab2 f382 	clz	r3, r2
 80010e6:	b153      	cbz	r3, 80010fe <__udivmoddi4+0x32>
 80010e8:	fa02 fc03 	lsl.w	ip, r2, r3
 80010ec:	f1c3 0220 	rsb	r2, r3, #32
 80010f0:	fa01 fe03 	lsl.w	lr, r1, r3
 80010f4:	fa20 f202 	lsr.w	r2, r0, r2
 80010f8:	ea42 0e0e 	orr.w	lr, r2, lr
 80010fc:	409c      	lsls	r4, r3
 80010fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001102:	fbbe f1f7 	udiv	r1, lr, r7
 8001106:	fa1f f58c 	uxth.w	r5, ip
 800110a:	fb07 ee11 	mls	lr, r7, r1, lr
 800110e:	fb01 f005 	mul.w	r0, r1, r5
 8001112:	0c22      	lsrs	r2, r4, #16
 8001114:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8001118:	4290      	cmp	r0, r2
 800111a:	d90a      	bls.n	8001132 <__udivmoddi4+0x66>
 800111c:	eb1c 0202 	adds.w	r2, ip, r2
 8001120:	f101 3eff 	add.w	lr, r1, #4294967295
 8001124:	f080 8119 	bcs.w	800135a <__udivmoddi4+0x28e>
 8001128:	4290      	cmp	r0, r2
 800112a:	f240 8116 	bls.w	800135a <__udivmoddi4+0x28e>
 800112e:	3902      	subs	r1, #2
 8001130:	4462      	add	r2, ip
 8001132:	1a12      	subs	r2, r2, r0
 8001134:	fbb2 f0f7 	udiv	r0, r2, r7
 8001138:	fb07 2210 	mls	r2, r7, r0, r2
 800113c:	fb00 f505 	mul.w	r5, r0, r5
 8001140:	b2a4      	uxth	r4, r4
 8001142:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001146:	42a5      	cmp	r5, r4
 8001148:	d90a      	bls.n	8001160 <__udivmoddi4+0x94>
 800114a:	eb1c 0404 	adds.w	r4, ip, r4
 800114e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001152:	f080 8104 	bcs.w	800135e <__udivmoddi4+0x292>
 8001156:	42a5      	cmp	r5, r4
 8001158:	f240 8101 	bls.w	800135e <__udivmoddi4+0x292>
 800115c:	4464      	add	r4, ip
 800115e:	3802      	subs	r0, #2
 8001160:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001164:	2100      	movs	r1, #0
 8001166:	1b64      	subs	r4, r4, r5
 8001168:	b11e      	cbz	r6, 8001172 <__udivmoddi4+0xa6>
 800116a:	40dc      	lsrs	r4, r3
 800116c:	2300      	movs	r3, #0
 800116e:	e9c6 4300 	strd	r4, r3, [r6]
 8001172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001176:	428b      	cmp	r3, r1
 8001178:	d908      	bls.n	800118c <__udivmoddi4+0xc0>
 800117a:	2e00      	cmp	r6, #0
 800117c:	f000 80ea 	beq.w	8001354 <__udivmoddi4+0x288>
 8001180:	2100      	movs	r1, #0
 8001182:	e9c6 0500 	strd	r0, r5, [r6]
 8001186:	4608      	mov	r0, r1
 8001188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800118c:	fab3 f183 	clz	r1, r3
 8001190:	2900      	cmp	r1, #0
 8001192:	d148      	bne.n	8001226 <__udivmoddi4+0x15a>
 8001194:	42ab      	cmp	r3, r5
 8001196:	d302      	bcc.n	800119e <__udivmoddi4+0xd2>
 8001198:	4282      	cmp	r2, r0
 800119a:	f200 80f8 	bhi.w	800138e <__udivmoddi4+0x2c2>
 800119e:	1a84      	subs	r4, r0, r2
 80011a0:	eb65 0203 	sbc.w	r2, r5, r3
 80011a4:	2001      	movs	r0, #1
 80011a6:	4696      	mov	lr, r2
 80011a8:	2e00      	cmp	r6, #0
 80011aa:	d0e2      	beq.n	8001172 <__udivmoddi4+0xa6>
 80011ac:	e9c6 4e00 	strd	r4, lr, [r6]
 80011b0:	e7df      	b.n	8001172 <__udivmoddi4+0xa6>
 80011b2:	b902      	cbnz	r2, 80011b6 <__udivmoddi4+0xea>
 80011b4:	deff      	udf	#255	; 0xff
 80011b6:	fab2 f382 	clz	r3, r2
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	f040 808e 	bne.w	80012dc <__udivmoddi4+0x210>
 80011c0:	1a88      	subs	r0, r1, r2
 80011c2:	2101      	movs	r1, #1
 80011c4:	0c17      	lsrs	r7, r2, #16
 80011c6:	fa1f fe82 	uxth.w	lr, r2
 80011ca:	fbb0 f5f7 	udiv	r5, r0, r7
 80011ce:	fb07 0015 	mls	r0, r7, r5, r0
 80011d2:	0c22      	lsrs	r2, r4, #16
 80011d4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80011d8:	fb0e f005 	mul.w	r0, lr, r5
 80011dc:	4290      	cmp	r0, r2
 80011de:	d908      	bls.n	80011f2 <__udivmoddi4+0x126>
 80011e0:	eb1c 0202 	adds.w	r2, ip, r2
 80011e4:	f105 38ff 	add.w	r8, r5, #4294967295
 80011e8:	d202      	bcs.n	80011f0 <__udivmoddi4+0x124>
 80011ea:	4290      	cmp	r0, r2
 80011ec:	f200 80cc 	bhi.w	8001388 <__udivmoddi4+0x2bc>
 80011f0:	4645      	mov	r5, r8
 80011f2:	1a12      	subs	r2, r2, r0
 80011f4:	fbb2 f0f7 	udiv	r0, r2, r7
 80011f8:	fb07 2210 	mls	r2, r7, r0, r2
 80011fc:	fb0e fe00 	mul.w	lr, lr, r0
 8001200:	b2a4      	uxth	r4, r4
 8001202:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001206:	45a6      	cmp	lr, r4
 8001208:	d908      	bls.n	800121c <__udivmoddi4+0x150>
 800120a:	eb1c 0404 	adds.w	r4, ip, r4
 800120e:	f100 32ff 	add.w	r2, r0, #4294967295
 8001212:	d202      	bcs.n	800121a <__udivmoddi4+0x14e>
 8001214:	45a6      	cmp	lr, r4
 8001216:	f200 80b4 	bhi.w	8001382 <__udivmoddi4+0x2b6>
 800121a:	4610      	mov	r0, r2
 800121c:	eba4 040e 	sub.w	r4, r4, lr
 8001220:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001224:	e7a0      	b.n	8001168 <__udivmoddi4+0x9c>
 8001226:	f1c1 0720 	rsb	r7, r1, #32
 800122a:	408b      	lsls	r3, r1
 800122c:	fa22 fc07 	lsr.w	ip, r2, r7
 8001230:	ea4c 0c03 	orr.w	ip, ip, r3
 8001234:	fa25 fa07 	lsr.w	sl, r5, r7
 8001238:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800123c:	fbba f8f9 	udiv	r8, sl, r9
 8001240:	408d      	lsls	r5, r1
 8001242:	fa20 f307 	lsr.w	r3, r0, r7
 8001246:	fb09 aa18 	mls	sl, r9, r8, sl
 800124a:	fa1f fe8c 	uxth.w	lr, ip
 800124e:	432b      	orrs	r3, r5
 8001250:	fa00 f501 	lsl.w	r5, r0, r1
 8001254:	fb08 f00e 	mul.w	r0, r8, lr
 8001258:	0c1c      	lsrs	r4, r3, #16
 800125a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800125e:	42a0      	cmp	r0, r4
 8001260:	fa02 f201 	lsl.w	r2, r2, r1
 8001264:	d90b      	bls.n	800127e <__udivmoddi4+0x1b2>
 8001266:	eb1c 0404 	adds.w	r4, ip, r4
 800126a:	f108 3aff 	add.w	sl, r8, #4294967295
 800126e:	f080 8086 	bcs.w	800137e <__udivmoddi4+0x2b2>
 8001272:	42a0      	cmp	r0, r4
 8001274:	f240 8083 	bls.w	800137e <__udivmoddi4+0x2b2>
 8001278:	f1a8 0802 	sub.w	r8, r8, #2
 800127c:	4464      	add	r4, ip
 800127e:	1a24      	subs	r4, r4, r0
 8001280:	b298      	uxth	r0, r3
 8001282:	fbb4 f3f9 	udiv	r3, r4, r9
 8001286:	fb09 4413 	mls	r4, r9, r3, r4
 800128a:	fb03 fe0e 	mul.w	lr, r3, lr
 800128e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001292:	45a6      	cmp	lr, r4
 8001294:	d908      	bls.n	80012a8 <__udivmoddi4+0x1dc>
 8001296:	eb1c 0404 	adds.w	r4, ip, r4
 800129a:	f103 30ff 	add.w	r0, r3, #4294967295
 800129e:	d26a      	bcs.n	8001376 <__udivmoddi4+0x2aa>
 80012a0:	45a6      	cmp	lr, r4
 80012a2:	d968      	bls.n	8001376 <__udivmoddi4+0x2aa>
 80012a4:	3b02      	subs	r3, #2
 80012a6:	4464      	add	r4, ip
 80012a8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012ac:	fba0 9302 	umull	r9, r3, r0, r2
 80012b0:	eba4 040e 	sub.w	r4, r4, lr
 80012b4:	429c      	cmp	r4, r3
 80012b6:	46c8      	mov	r8, r9
 80012b8:	469e      	mov	lr, r3
 80012ba:	d354      	bcc.n	8001366 <__udivmoddi4+0x29a>
 80012bc:	d051      	beq.n	8001362 <__udivmoddi4+0x296>
 80012be:	2e00      	cmp	r6, #0
 80012c0:	d067      	beq.n	8001392 <__udivmoddi4+0x2c6>
 80012c2:	ebb5 0308 	subs.w	r3, r5, r8
 80012c6:	eb64 040e 	sbc.w	r4, r4, lr
 80012ca:	40cb      	lsrs	r3, r1
 80012cc:	fa04 f707 	lsl.w	r7, r4, r7
 80012d0:	431f      	orrs	r7, r3
 80012d2:	40cc      	lsrs	r4, r1
 80012d4:	e9c6 7400 	strd	r7, r4, [r6]
 80012d8:	2100      	movs	r1, #0
 80012da:	e74a      	b.n	8001172 <__udivmoddi4+0xa6>
 80012dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80012e0:	f1c3 0020 	rsb	r0, r3, #32
 80012e4:	40c1      	lsrs	r1, r0
 80012e6:	409d      	lsls	r5, r3
 80012e8:	fa24 f000 	lsr.w	r0, r4, r0
 80012ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012f0:	4328      	orrs	r0, r5
 80012f2:	fbb1 f5f7 	udiv	r5, r1, r7
 80012f6:	fb07 1115 	mls	r1, r7, r5, r1
 80012fa:	fa1f fe8c 	uxth.w	lr, ip
 80012fe:	0c02      	lsrs	r2, r0, #16
 8001300:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001304:	fb05 f10e 	mul.w	r1, r5, lr
 8001308:	4291      	cmp	r1, r2
 800130a:	fa04 f403 	lsl.w	r4, r4, r3
 800130e:	d908      	bls.n	8001322 <__udivmoddi4+0x256>
 8001310:	eb1c 0202 	adds.w	r2, ip, r2
 8001314:	f105 38ff 	add.w	r8, r5, #4294967295
 8001318:	d22f      	bcs.n	800137a <__udivmoddi4+0x2ae>
 800131a:	4291      	cmp	r1, r2
 800131c:	d92d      	bls.n	800137a <__udivmoddi4+0x2ae>
 800131e:	3d02      	subs	r5, #2
 8001320:	4462      	add	r2, ip
 8001322:	1a52      	subs	r2, r2, r1
 8001324:	fbb2 f1f7 	udiv	r1, r2, r7
 8001328:	fb07 2211 	mls	r2, r7, r1, r2
 800132c:	b280      	uxth	r0, r0
 800132e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001332:	fb01 f20e 	mul.w	r2, r1, lr
 8001336:	4282      	cmp	r2, r0
 8001338:	d908      	bls.n	800134c <__udivmoddi4+0x280>
 800133a:	eb1c 0000 	adds.w	r0, ip, r0
 800133e:	f101 38ff 	add.w	r8, r1, #4294967295
 8001342:	d216      	bcs.n	8001372 <__udivmoddi4+0x2a6>
 8001344:	4282      	cmp	r2, r0
 8001346:	d914      	bls.n	8001372 <__udivmoddi4+0x2a6>
 8001348:	3902      	subs	r1, #2
 800134a:	4460      	add	r0, ip
 800134c:	1a80      	subs	r0, r0, r2
 800134e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001352:	e73a      	b.n	80011ca <__udivmoddi4+0xfe>
 8001354:	4631      	mov	r1, r6
 8001356:	4630      	mov	r0, r6
 8001358:	e70b      	b.n	8001172 <__udivmoddi4+0xa6>
 800135a:	4671      	mov	r1, lr
 800135c:	e6e9      	b.n	8001132 <__udivmoddi4+0x66>
 800135e:	4610      	mov	r0, r2
 8001360:	e6fe      	b.n	8001160 <__udivmoddi4+0x94>
 8001362:	454d      	cmp	r5, r9
 8001364:	d2ab      	bcs.n	80012be <__udivmoddi4+0x1f2>
 8001366:	ebb9 0802 	subs.w	r8, r9, r2
 800136a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800136e:	3801      	subs	r0, #1
 8001370:	e7a5      	b.n	80012be <__udivmoddi4+0x1f2>
 8001372:	4641      	mov	r1, r8
 8001374:	e7ea      	b.n	800134c <__udivmoddi4+0x280>
 8001376:	4603      	mov	r3, r0
 8001378:	e796      	b.n	80012a8 <__udivmoddi4+0x1dc>
 800137a:	4645      	mov	r5, r8
 800137c:	e7d1      	b.n	8001322 <__udivmoddi4+0x256>
 800137e:	46d0      	mov	r8, sl
 8001380:	e77d      	b.n	800127e <__udivmoddi4+0x1b2>
 8001382:	4464      	add	r4, ip
 8001384:	3802      	subs	r0, #2
 8001386:	e749      	b.n	800121c <__udivmoddi4+0x150>
 8001388:	3d02      	subs	r5, #2
 800138a:	4462      	add	r2, ip
 800138c:	e731      	b.n	80011f2 <__udivmoddi4+0x126>
 800138e:	4608      	mov	r0, r1
 8001390:	e70a      	b.n	80011a8 <__udivmoddi4+0xdc>
 8001392:	4631      	mov	r1, r6
 8001394:	e6ed      	b.n	8001172 <__udivmoddi4+0xa6>
 8001396:	bf00      	nop

08001398 <__aeabi_idiv0>:
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop

0800139c <LTC_Set_Num_Devices>:
static const uint8_t num_aux_series_groups = 6; //Number of series groups
static uint8_t num_devices; //Keep visibility within this file
static uint8_t num_series_groups; //Number of series groups

/* Set number of LTC6813/slave devices */
void LTC_Set_Num_Devices(uint8_t num) {
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
	if (num)
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d002      	beq.n	80013b2 <LTC_Set_Num_Devices+0x16>
		num_devices = num; //Non-zero
 80013ac:	4a03      	ldr	r2, [pc, #12]	; (80013bc <LTC_Set_Num_Devices+0x20>)
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	7013      	strb	r3, [r2, #0]
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	20000230 	.word	0x20000230

080013c0 <LTC_Get_Num_Devices>:

/* Get number of LTC6813/slave devices */
uint8_t LTC_Get_Num_Devices(void) {
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
	return num_devices;
 80013c4:	4b02      	ldr	r3, [pc, #8]	; (80013d0 <LTC_Get_Num_Devices+0x10>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	20000230 	.word	0x20000230

080013d4 <LTC_Set_Num_Series_Groups>:

/* Set number of series groups per LTC6813/slave */
void LTC_Set_Num_Series_Groups(uint8_t num) {
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
	if (num && (num <= 18))
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d005      	beq.n	80013f0 <LTC_Set_Num_Series_Groups+0x1c>
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2b12      	cmp	r3, #18
 80013e8:	d802      	bhi.n	80013f0 <LTC_Set_Num_Series_Groups+0x1c>
		num_series_groups = num; //Non-zero and 18 or less
 80013ea:	4a04      	ldr	r2, [pc, #16]	; (80013fc <LTC_Set_Num_Series_Groups+0x28>)
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	7013      	strb	r3, [r2, #0]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bc80      	pop	{r7}
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	20000231 	.word	0x20000231

08001400 <LTC_Get_Num_Series_Groups>:

/* Get number of series groups per LTC6813/slave */
uint8_t LTC_Get_Num_Series_Groups(void) {
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
	return num_series_groups;
 8001404:	4b02      	ldr	r3, [pc, #8]	; (8001410 <LTC_Get_Num_Series_Groups+0x10>)
 8001406:	781b      	ldrb	r3, [r3, #0]
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	20000231 	.word	0x20000231

08001414 <LTC_Wakeup_Idle>:

/* Wake LTC up from IDLE state into READY state */
void LTC_Wakeup_Idle(void) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
	uint8_t hex_ff = 0xFF;
 800141a:	23ff      	movs	r3, #255	; 0xff
 800141c:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < LTC_Get_Num_Devices(); i++) {
 800141e:	2300      	movs	r3, #0
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	e00c      	b.n	800143e <LTC_Wakeup_Idle+0x2a>
		LTC_nCS_Low(); //Pull CS low
 8001424:	f001 fbaa 	bl	8002b7c <LTC_nCS_Low>
		HAL_SPI_Transmit(&hspi1, &hex_ff, 1, 100); //Send byte 0xFF to wake LTC up
 8001428:	1cf9      	adds	r1, r7, #3
 800142a:	2364      	movs	r3, #100	; 0x64
 800142c:	2201      	movs	r2, #1
 800142e:	480a      	ldr	r0, [pc, #40]	; (8001458 <LTC_Wakeup_Idle+0x44>)
 8001430:	f004 fc22 	bl	8005c78 <HAL_SPI_Transmit>
		LTC_nCS_High(); //Pull CS high
 8001434:	f001 fb96 	bl	8002b64 <LTC_nCS_High>
	for (int i = 0; i < LTC_Get_Num_Devices(); i++) {
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3301      	adds	r3, #1
 800143c:	607b      	str	r3, [r7, #4]
 800143e:	f7ff ffbf 	bl	80013c0 <LTC_Get_Num_Devices>
 8001442:	4603      	mov	r3, r0
 8001444:	461a      	mov	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4293      	cmp	r3, r2
 800144a:	dbeb      	blt.n	8001424 <LTC_Wakeup_Idle+0x10>
	}
}
 800144c:	bf00      	nop
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	200002c4 	.word	0x200002c4

0800145c <LTC_Wakeup_Sleep>:

//wake up sleep
void LTC_Wakeup_Sleep(void) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0

	for (int i = 0; i < LTC_Get_Num_Devices(); i++) {
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	e00e      	b.n	8001486 <LTC_Wakeup_Sleep+0x2a>
		LTC_nCS_Low();
 8001468:	f001 fb88 	bl	8002b7c <LTC_nCS_Low>
		HAL_Delay(300);
 800146c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001470:	f001 fd0c 	bl	8002e8c <HAL_Delay>
		LTC_nCS_High();
 8001474:	f001 fb76 	bl	8002b64 <LTC_nCS_High>
		HAL_Delay(300);
 8001478:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800147c:	f001 fd06 	bl	8002e8c <HAL_Delay>
	for (int i = 0; i < LTC_Get_Num_Devices(); i++) {
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3301      	adds	r3, #1
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	f7ff ff9b 	bl	80013c0 <LTC_Get_Num_Devices>
 800148a:	4603      	mov	r3, r0
 800148c:	461a      	mov	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4293      	cmp	r3, r2
 8001492:	dbe9      	blt.n	8001468 <LTC_Wakeup_Sleep+0xc>
	}
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <LTC_ReadRawCellVoltages>:

/* Read and store raw cell voltages at uint8_t 2d pointer */
LTC_SPI_StatusTypeDef LTC_ReadRawCellVoltages(uint16_t *read_voltages) {
 80014a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014a4:	b089      	sub	sp, #36	; 0x24
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
 80014aa:	466b      	mov	r3, sp
 80014ac:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = LTC_Get_Num_Devices() * REG_LEN;
 80014b2:	f7ff ff85 	bl	80013c0 <LTC_Get_Num_Devices>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461a      	mov	r2, r3
 80014ba:	2308      	movs	r3, #8
 80014bc:	fb02 f303 	mul.w	r3, r2, r3
 80014c0:	773b      	strb	r3, [r7, #28]
	uint8_t read_voltages_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 80014c2:	7f3b      	ldrb	r3, [r7, #28]
 80014c4:	3b01      	subs	r3, #1
 80014c6:	61bb      	str	r3, [r7, #24]
 80014c8:	7f3b      	ldrb	r3, [r7, #28]
 80014ca:	2200      	movs	r2, #0
 80014cc:	4698      	mov	r8, r3
 80014ce:	4691      	mov	r9, r2
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	f04f 0300 	mov.w	r3, #0
 80014d8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80014dc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80014e0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80014e4:	7f3b      	ldrb	r3, [r7, #28]
 80014e6:	2200      	movs	r2, #0
 80014e8:	461c      	mov	r4, r3
 80014ea:	4615      	mov	r5, r2
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	f04f 0300 	mov.w	r3, #0
 80014f4:	00eb      	lsls	r3, r5, #3
 80014f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80014fa:	00e2      	lsls	r2, r4, #3
 80014fc:	7f3b      	ldrb	r3, [r7, #28]
 80014fe:	3307      	adds	r3, #7
 8001500:	08db      	lsrs	r3, r3, #3
 8001502:	00db      	lsls	r3, r3, #3
 8001504:	ebad 0d03 	sub.w	sp, sp, r3
 8001508:	466b      	mov	r3, sp
 800150a:	3300      	adds	r3, #0
 800150c:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	77bb      	strb	r3, [r7, #30]
 8001512:	e07e      	b.n	8001612 <LTC_ReadRawCellVoltages+0x172>
			i < (LTC_Get_Num_Series_Groups() / LTC_SERIES_GROUPS_PER_RDCV);
			i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_RDCV[i] >> 8)); //RDCV Register
 8001514:	7fbb      	ldrb	r3, [r7, #30]
 8001516:	4a48      	ldr	r2, [pc, #288]	; (8001638 <LTC_ReadRawCellVoltages+0x198>)
 8001518:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800151c:	0a1b      	lsrs	r3, r3, #8
 800151e:	b29b      	uxth	r3, r3
 8001520:	b2db      	uxtb	r3, r3
 8001522:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_RDCV[i])); //RDCV Register
 8001524:	7fbb      	ldrb	r3, [r7, #30]
 8001526:	4a44      	ldr	r2, [pc, #272]	; (8001638 <LTC_ReadRawCellVoltages+0x198>)
 8001528:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_PEC15_Calc(2, cmd);
 8001530:	f107 0308 	add.w	r3, r7, #8
 8001534:	4619      	mov	r1, r3
 8001536:	2002      	movs	r0, #2
 8001538:	f000 fad6 	bl	8001ae8 <LTC_PEC15_Calc>
 800153c:	4603      	mov	r3, r0
 800153e:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001540:	8a7b      	ldrh	r3, [r7, #18]
 8001542:	0a1b      	lsrs	r3, r3, #8
 8001544:	b29b      	uxth	r3, r3
 8001546:	b2db      	uxtb	r3, r3
 8001548:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 800154a:	8a7b      	ldrh	r3, [r7, #18]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	72fb      	strb	r3, [r7, #11]

		LTC_Wakeup_Idle(); //Wake LTC up
 8001550:	f7ff ff60 	bl	8001414 <LTC_Wakeup_Idle>

		LTC_nCS_Low(); //Pull CS low
 8001554:	f001 fb12 	bl	8002b7c <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001558:	f107 0108 	add.w	r1, r7, #8
 800155c:	2364      	movs	r3, #100	; 0x64
 800155e:	2204      	movs	r2, #4
 8001560:	4836      	ldr	r0, [pc, #216]	; (800163c <LTC_ReadRawCellVoltages+0x19c>)
 8001562:	f004 fb89 	bl	8005c78 <HAL_SPI_Transmit>
 8001566:	4603      	mov	r3, r0
 8001568:	747b      	strb	r3, [r7, #17]
		if (hal_ret) { //Non-zero means error
 800156a:	7c7b      	ldrb	r3, [r7, #17]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d00b      	beq.n	8001588 <LTC_ReadRawCellVoltages+0xe8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 8001570:	7c7b      	ldrb	r3, [r7, #17]
 8001572:	2200      	movs	r2, #0
 8001574:	4413      	add	r3, r2
 8001576:	2201      	movs	r2, #1
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	b25a      	sxtb	r2, r3
 800157e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001582:	4313      	orrs	r3, r2
 8001584:	b25b      	sxtb	r3, r3
 8001586:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_voltages_reg,
 8001588:	7f3b      	ldrb	r3, [r7, #28]
 800158a:	b29a      	uxth	r2, r3
 800158c:	2364      	movs	r3, #100	; 0x64
 800158e:	6979      	ldr	r1, [r7, #20]
 8001590:	482a      	ldr	r0, [pc, #168]	; (800163c <LTC_ReadRawCellVoltages+0x19c>)
 8001592:	f004 fcb4 	bl	8005efe <HAL_SPI_Receive>
 8001596:	4603      	mov	r3, r0
 8001598:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) { //Non-zero means error
 800159a:	7c7b      	ldrb	r3, [r7, #17]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d00b      	beq.n	80015b8 <LTC_ReadRawCellVoltages+0x118>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); //RX error
 80015a0:	7c7b      	ldrb	r3, [r7, #17]
 80015a2:	2204      	movs	r2, #4
 80015a4:	4413      	add	r3, r2
 80015a6:	2201      	movs	r2, #1
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	b25a      	sxtb	r2, r3
 80015ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	b25b      	sxtb	r3, r3
 80015b6:	77fb      	strb	r3, [r7, #31]
		}

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80015b8:	2300      	movs	r3, #0
 80015ba:	777b      	strb	r3, [r7, #29]
 80015bc:	e01d      	b.n	80015fa <LTC_ReadRawCellVoltages+0x15a>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_voltages_reg[dev_idx * REG_LEN];
 80015be:	7f7b      	ldrb	r3, [r7, #29]
 80015c0:	2208      	movs	r2, #8
 80015c2:	fb02 f303 	mul.w	r3, r2, r3
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	4413      	add	r3, r2
 80015ca:	60fb      	str	r3, [r7, #12]
			// If PEC matches, copy the voltage data, omitting the PEC bytes
			memcpy(
					&read_voltages[dev_idx * LTC_Get_Num_Series_Groups()
 80015cc:	7f7c      	ldrb	r4, [r7, #29]
 80015ce:	f7ff ff17 	bl	8001400 <LTC_Get_Num_Series_Groups>
 80015d2:	4603      	mov	r3, r0
 80015d4:	fb03 f204 	mul.w	r2, r3, r4
							+ i * LTC_SERIES_GROUPS_PER_RDCV], data_ptr,
 80015d8:	7fbb      	ldrb	r3, [r7, #30]
 80015da:	2103      	movs	r1, #3
 80015dc:	fb01 f303 	mul.w	r3, r1, r3
 80015e0:	4413      	add	r3, r2
					&read_voltages[dev_idx * LTC_Get_Num_Series_Groups()
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	4413      	add	r3, r2
					REG_LEN - 2);
 80015e8:	2208      	movs	r2, #8
 80015ea:	3a02      	subs	r2, #2
			memcpy(
 80015ec:	68f9      	ldr	r1, [r7, #12]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f008 fcc6 	bl	8009f80 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80015f4:	7f7b      	ldrb	r3, [r7, #29]
 80015f6:	3301      	adds	r3, #1
 80015f8:	777b      	strb	r3, [r7, #29]
 80015fa:	f7ff fee1 	bl	80013c0 <LTC_Get_Num_Devices>
 80015fe:	4603      	mov	r3, r0
 8001600:	461a      	mov	r2, r3
 8001602:	7f7b      	ldrb	r3, [r7, #29]
 8001604:	4293      	cmp	r3, r2
 8001606:	d3da      	bcc.n	80015be <LTC_ReadRawCellVoltages+0x11e>

		}

		LTC_nCS_High(); //Pull CS high
 8001608:	f001 faac 	bl	8002b64 <LTC_nCS_High>
			i++) {
 800160c:	7fbb      	ldrb	r3, [r7, #30]
 800160e:	3301      	adds	r3, #1
 8001610:	77bb      	strb	r3, [r7, #30]
			i < (LTC_Get_Num_Series_Groups() / LTC_SERIES_GROUPS_PER_RDCV);
 8001612:	f7ff fef5 	bl	8001400 <LTC_Get_Num_Series_Groups>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	2303      	movs	r3, #3
 800161c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001620:	b2db      	uxtb	r3, r3
 8001622:	7fba      	ldrb	r2, [r7, #30]
 8001624:	429a      	cmp	r2, r3
 8001626:	f4ff af75 	bcc.w	8001514 <LTC_ReadRawCellVoltages+0x74>
	}

	return ret;
 800162a:	7ffb      	ldrb	r3, [r7, #31]
 800162c:	46b5      	mov	sp, r6
}
 800162e:	4618      	mov	r0, r3
 8001630:	3724      	adds	r7, #36	; 0x24
 8001632:	46bd      	mov	sp, r7
 8001634:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001638:	0800a464 	.word	0x0800a464
 800163c:	200002c4 	.word	0x200002c4

08001640 <ltc6811_wrcomm>:

void ltc6811_wrcomm(uint8_t total_ic, //The number of ICs being written to
		uint8_t comm[6] //A two dimensional array of the comm data that will be written
		) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	6039      	str	r1, [r7, #0]
 800164a:	71fb      	strb	r3, [r7, #7]
	const uint8_t BYTES_IN_REG = 6;
 800164c:	2306      	movs	r3, #6
 800164e:	753b      	strb	r3, [r7, #20]
	const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	b2db      	uxtb	r3, r3
 8001656:	3304      	adds	r3, #4
 8001658:	74fb      	strb	r3, [r7, #19]
	uint8_t *cmd;
	uint16_t comm_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index; //command counter

	cmd = (uint8_t*) malloc(CMD_LEN * sizeof(uint8_t));
 800165a:	7cfb      	ldrb	r3, [r7, #19]
 800165c:	4618      	mov	r0, r3
 800165e:	f008 fb8f 	bl	8009d80 <malloc>
 8001662:	4603      	mov	r3, r0
 8001664:	60fb      	str	r3, [r7, #12]

	cmd[0] = 0x07;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2207      	movs	r2, #7
 800166a:	701a      	strb	r2, [r3, #0]
	cmd[1] = 0x21;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	3301      	adds	r3, #1
 8001670:	2221      	movs	r2, #33	; 0x21
 8001672:	701a      	strb	r2, [r3, #0]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8001674:	68f9      	ldr	r1, [r7, #12]
 8001676:	2002      	movs	r0, #2
 8001678:	f000 fa36 	bl	8001ae8 <LTC_PEC15_Calc>
 800167c:	4603      	mov	r3, r0
 800167e:	817b      	strh	r3, [r7, #10]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001680:	897b      	ldrh	r3, [r7, #10]
 8001682:	0a1b      	lsrs	r3, r3, #8
 8001684:	b29a      	uxth	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	3302      	adds	r3, #2
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	701a      	strb	r2, [r3, #0]
	cmd[3] = (uint8_t) (cmd_pec);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	3303      	adds	r3, #3
 8001692:	897a      	ldrh	r2, [r7, #10]
 8001694:	b2d2      	uxtb	r2, r2
 8001696:	701a      	strb	r2, [r3, #0]

	cmd_index = 4;
 8001698:	2304      	movs	r3, #4
 800169a:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	75bb      	strb	r3, [r7, #22]
 80016a0:	e030      	b.n	8001704 <ltc6811_wrcomm+0xc4>
			{
		// the last IC on the stack. The first configuration written is
		// received by the last IC in the daisy chain

		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80016a2:	2300      	movs	r3, #0
 80016a4:	757b      	strb	r3, [r7, #21]
 80016a6:	e00d      	b.n	80016c4 <ltc6811_wrcomm+0x84>
				current_byte++) // executes for each of the 6 bytes in the CFGR register
				{
			// current_byte is the byte counter
			cmd[cmd_index] = comm[current_byte]; //adding the config data to the array to be sent
 80016a8:	7d7b      	ldrb	r3, [r7, #21]
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	441a      	add	r2, r3
 80016ae:	7dfb      	ldrb	r3, [r7, #23]
 80016b0:	68f9      	ldr	r1, [r7, #12]
 80016b2:	440b      	add	r3, r1
 80016b4:	7812      	ldrb	r2, [r2, #0]
 80016b6:	701a      	strb	r2, [r3, #0]
			cmd_index = cmd_index + 1;
 80016b8:	7dfb      	ldrb	r3, [r7, #23]
 80016ba:	3301      	adds	r3, #1
 80016bc:	75fb      	strb	r3, [r7, #23]
				current_byte++) // executes for each of the 6 bytes in the CFGR register
 80016be:	7d7b      	ldrb	r3, [r7, #21]
 80016c0:	3301      	adds	r3, #1
 80016c2:	757b      	strb	r3, [r7, #21]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80016c4:	7d7a      	ldrb	r2, [r7, #21]
 80016c6:	7d3b      	ldrb	r3, [r7, #20]
 80016c8:	429a      	cmp	r2, r3
 80016ca:	d3ed      	bcc.n	80016a8 <ltc6811_wrcomm+0x68>
		}
		comm_pec = (uint16_t) LTC_PEC15_Calc(BYTES_IN_REG,
 80016cc:	7d3b      	ldrb	r3, [r7, #20]
 80016ce:	6839      	ldr	r1, [r7, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f000 fa09 	bl	8001ae8 <LTC_PEC15_Calc>
 80016d6:	4603      	mov	r3, r0
 80016d8:	813b      	strh	r3, [r7, #8]
				&comm[0]); // calculating the PEC for each ICs configuration register data
		cmd[cmd_index] = (uint8_t) (comm_pec >> 8);
 80016da:	893b      	ldrh	r3, [r7, #8]
 80016dc:	0a1b      	lsrs	r3, r3, #8
 80016de:	b299      	uxth	r1, r3
 80016e0:	7dfb      	ldrb	r3, [r7, #23]
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	4413      	add	r3, r2
 80016e6:	b2ca      	uxtb	r2, r1
 80016e8:	701a      	strb	r2, [r3, #0]
		cmd[cmd_index + 1] = (uint8_t) comm_pec;
 80016ea:	7dfb      	ldrb	r3, [r7, #23]
 80016ec:	3301      	adds	r3, #1
 80016ee:	68fa      	ldr	r2, [r7, #12]
 80016f0:	4413      	add	r3, r2
 80016f2:	893a      	ldrh	r2, [r7, #8]
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	701a      	strb	r2, [r3, #0]
		cmd_index = cmd_index + 2;
 80016f8:	7dfb      	ldrb	r3, [r7, #23]
 80016fa:	3302      	adds	r3, #2
 80016fc:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 80016fe:	7dbb      	ldrb	r3, [r7, #22]
 8001700:	3b01      	subs	r3, #1
 8001702:	75bb      	strb	r3, [r7, #22]
 8001704:	7dbb      	ldrb	r3, [r7, #22]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1cb      	bne.n	80016a2 <ltc6811_wrcomm+0x62>
	}

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake.This command can be removed.
 800170a:	f7ff fe83 	bl	8001414 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 800170e:	f001 fa35 	bl	8002b7c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, CMD_LEN, 100);
 8001712:	7cfb      	ldrb	r3, [r7, #19]
 8001714:	b29a      	uxth	r2, r3
 8001716:	2364      	movs	r3, #100	; 0x64
 8001718:	68f9      	ldr	r1, [r7, #12]
 800171a:	4806      	ldr	r0, [pc, #24]	; (8001734 <ltc6811_wrcomm+0xf4>)
 800171c:	f004 faac 	bl	8005c78 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8001720:	f001 fa20 	bl	8002b64 <LTC_nCS_High>
	free(cmd);
 8001724:	68f8      	ldr	r0, [r7, #12]
 8001726:	f008 fb33 	bl	8009d90 <free>
}
 800172a:	bf00      	nop
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200002c4 	.word	0x200002c4

08001738 <ltc6811_stcomm>:

/*
 Shifts data in COMM register out over ltc6811 SPI/I2C port
 */
void ltc6811_stcomm(uint8_t len) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]

	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8001742:	2307      	movs	r3, #7
 8001744:	733b      	strb	r3, [r7, #12]
	cmd[1] = 0x23;
 8001746:	2323      	movs	r3, #35	; 0x23
 8001748:	737b      	strb	r3, [r7, #13]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 800174a:	f107 030c 	add.w	r3, r7, #12
 800174e:	4619      	mov	r1, r3
 8001750:	2002      	movs	r0, #2
 8001752:	f000 f9c9 	bl	8001ae8 <LTC_PEC15_Calc>
 8001756:	4603      	mov	r3, r0
 8001758:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800175a:	8a7b      	ldrh	r3, [r7, #18]
 800175c:	0a1b      	lsrs	r3, r3, #8
 800175e:	b29b      	uxth	r3, r3
 8001760:	b2db      	uxtb	r3, r3
 8001762:	73bb      	strb	r3, [r7, #14]
	cmd[3] = (uint8_t) (cmd_pec);
 8001764:	8a7b      	ldrh	r3, [r7, #18]
 8001766:	b2db      	uxtb	r3, r3
 8001768:	73fb      	strb	r3, [r7, #15]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800176a:	f7ff fe53 	bl	8001414 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 800176e:	f001 fa05 	bl	8002b7c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001772:	f107 010c 	add.w	r1, r7, #12
 8001776:	2364      	movs	r3, #100	; 0x64
 8001778:	2204      	movs	r2, #4
 800177a:	480e      	ldr	r0, [pc, #56]	; (80017b4 <ltc6811_stcomm+0x7c>)
 800177c:	f004 fa7c 	bl	8005c78 <HAL_SPI_Transmit>
	for (int i = 0; i < len*3; i++) {
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	e008      	b.n	8001798 <ltc6811_stcomm+0x60>
		HAL_SPI_Transmit(&hspi1, (uint8_t*) 0xFF, 1, 100);
 8001786:	2364      	movs	r3, #100	; 0x64
 8001788:	2201      	movs	r2, #1
 800178a:	21ff      	movs	r1, #255	; 0xff
 800178c:	4809      	ldr	r0, [pc, #36]	; (80017b4 <ltc6811_stcomm+0x7c>)
 800178e:	f004 fa73 	bl	8005c78 <HAL_SPI_Transmit>
	for (int i = 0; i < len*3; i++) {
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	3301      	adds	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	79fa      	ldrb	r2, [r7, #7]
 800179a:	4613      	mov	r3, r2
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	4413      	add	r3, r2
 80017a0:	697a      	ldr	r2, [r7, #20]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	dbef      	blt.n	8001786 <ltc6811_stcomm+0x4e>
	}
	LTC_nCS_High();
 80017a6:	f001 f9dd 	bl	8002b64 <LTC_nCS_High>
}
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200002c4 	.word	0x200002c4

080017b8 <LTC_ReadRawCellTemps>:

LTC_SPI_StatusTypeDef LTC_ReadRawCellTemps(uint16_t *read_auxiliary) {
 80017b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017bc:	b089      	sub	sp, #36	; 0x24
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
 80017c2:	466b      	mov	r3, sp
 80017c4:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = LTC_Get_Num_Devices() * REG_LEN;
 80017ca:	f7ff fdf9 	bl	80013c0 <LTC_Get_Num_Devices>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	2308      	movs	r3, #8
 80017d4:	fb02 f303 	mul.w	r3, r2, r3
 80017d8:	773b      	strb	r3, [r7, #28]
	uint8_t read_auxiliary_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 80017da:	7f3b      	ldrb	r3, [r7, #28]
 80017dc:	3b01      	subs	r3, #1
 80017de:	61bb      	str	r3, [r7, #24]
 80017e0:	7f3b      	ldrb	r3, [r7, #28]
 80017e2:	2200      	movs	r2, #0
 80017e4:	4698      	mov	r8, r3
 80017e6:	4691      	mov	r9, r2
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80017fc:	7f3b      	ldrb	r3, [r7, #28]
 80017fe:	2200      	movs	r2, #0
 8001800:	461c      	mov	r4, r3
 8001802:	4615      	mov	r5, r2
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	00eb      	lsls	r3, r5, #3
 800180e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001812:	00e2      	lsls	r2, r4, #3
 8001814:	7f3b      	ldrb	r3, [r7, #28]
 8001816:	3307      	adds	r3, #7
 8001818:	08db      	lsrs	r3, r3, #3
 800181a:	00db      	lsls	r3, r3, #3
 800181c:	ebad 0d03 	sub.w	sp, sp, r3
 8001820:	466b      	mov	r3, sp
 8001822:	3300      	adds	r3, #0
 8001824:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	77bb      	strb	r3, [r7, #30]
 800182a:	e07c      	b.n	8001926 <LTC_ReadRawCellTemps+0x16e>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_AUXREG[i] >> 8)); //RDCV Register
 800182c:	7fbb      	ldrb	r3, [r7, #30]
 800182e:	4a46      	ldr	r2, [pc, #280]	; (8001948 <LTC_ReadRawCellTemps+0x190>)
 8001830:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	b29b      	uxth	r3, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_AUXREG[i])); //RDCV Register
 800183c:	7fbb      	ldrb	r3, [r7, #30]
 800183e:	4a42      	ldr	r2, [pc, #264]	; (8001948 <LTC_ReadRawCellTemps+0x190>)
 8001840:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001844:	b2db      	uxtb	r3, r3
 8001846:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_PEC15_Calc(2, cmd);
 8001848:	f107 0308 	add.w	r3, r7, #8
 800184c:	4619      	mov	r1, r3
 800184e:	2002      	movs	r0, #2
 8001850:	f000 f94a 	bl	8001ae8 <LTC_PEC15_Calc>
 8001854:	4603      	mov	r3, r0
 8001856:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001858:	8a7b      	ldrh	r3, [r7, #18]
 800185a:	0a1b      	lsrs	r3, r3, #8
 800185c:	b29b      	uxth	r3, r3
 800185e:	b2db      	uxtb	r3, r3
 8001860:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 8001862:	8a7b      	ldrh	r3, [r7, #18]
 8001864:	b2db      	uxtb	r3, r3
 8001866:	72fb      	strb	r3, [r7, #11]

		LTC_Wakeup_Idle(); //Wake LTC up
 8001868:	f7ff fdd4 	bl	8001414 <LTC_Wakeup_Idle>

		LTC_nCS_Low(); //Pull CS low
 800186c:	f001 f986 	bl	8002b7c <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001870:	f107 0108 	add.w	r1, r7, #8
 8001874:	2364      	movs	r3, #100	; 0x64
 8001876:	2204      	movs	r2, #4
 8001878:	4834      	ldr	r0, [pc, #208]	; (800194c <LTC_ReadRawCellTemps+0x194>)
 800187a:	f004 f9fd 	bl	8005c78 <HAL_SPI_Transmit>
 800187e:	4603      	mov	r3, r0
 8001880:	747b      	strb	r3, [r7, #17]
		if (hal_ret) { //Non-zero means error
 8001882:	7c7b      	ldrb	r3, [r7, #17]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d00b      	beq.n	80018a0 <LTC_ReadRawCellTemps+0xe8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 8001888:	7c7b      	ldrb	r3, [r7, #17]
 800188a:	2200      	movs	r2, #0
 800188c:	4413      	add	r3, r2
 800188e:	2201      	movs	r2, #1
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	b25a      	sxtb	r2, r3
 8001896:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800189a:	4313      	orrs	r3, r2
 800189c:	b25b      	sxtb	r3, r3
 800189e:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_auxiliary_reg,
 80018a0:	7f3b      	ldrb	r3, [r7, #28]
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	2364      	movs	r3, #100	; 0x64
 80018a6:	6979      	ldr	r1, [r7, #20]
 80018a8:	4828      	ldr	r0, [pc, #160]	; (800194c <LTC_ReadRawCellTemps+0x194>)
 80018aa:	f004 fb28 	bl	8005efe <HAL_SPI_Receive>
 80018ae:	4603      	mov	r3, r0
 80018b0:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) { //Non-zero means error
 80018b2:	7c7b      	ldrb	r3, [r7, #17]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d00b      	beq.n	80018d0 <LTC_ReadRawCellTemps+0x118>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); //RX error
 80018b8:	7c7b      	ldrb	r3, [r7, #17]
 80018ba:	2204      	movs	r2, #4
 80018bc:	4413      	add	r3, r2
 80018be:	2201      	movs	r2, #1
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	b25a      	sxtb	r2, r3
 80018c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	b25b      	sxtb	r3, r3
 80018ce:	77fb      	strb	r3, [r7, #31]
		}

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80018d0:	2300      	movs	r3, #0
 80018d2:	777b      	strb	r3, [r7, #29]
 80018d4:	e01b      	b.n	800190e <LTC_ReadRawCellTemps+0x156>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_auxiliary_reg[dev_idx * REG_LEN];
 80018d6:	7f7b      	ldrb	r3, [r7, #29]
 80018d8:	2208      	movs	r2, #8
 80018da:	fb02 f303 	mul.w	r3, r2, r3
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	4413      	add	r3, r2
 80018e2:	60fb      	str	r3, [r7, #12]

			memcpy(
					&read_auxiliary[dev_idx * num_aux_series_groups
 80018e4:	7f7b      	ldrb	r3, [r7, #29]
 80018e6:	2206      	movs	r2, #6
 80018e8:	fb03 f202 	mul.w	r2, r3, r2
							+ i * LTC_SERIES_GROUPS_PER_RDAUX], data_ptr,
 80018ec:	7fbb      	ldrb	r3, [r7, #30]
 80018ee:	2103      	movs	r1, #3
 80018f0:	fb01 f303 	mul.w	r3, r1, r3
 80018f4:	4413      	add	r3, r2
					&read_auxiliary[dev_idx * num_aux_series_groups
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	4413      	add	r3, r2
					REG_LEN - 2);
 80018fc:	2208      	movs	r2, #8
 80018fe:	3a02      	subs	r2, #2
			memcpy(
 8001900:	68f9      	ldr	r1, [r7, #12]
 8001902:	4618      	mov	r0, r3
 8001904:	f008 fb3c 	bl	8009f80 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 8001908:	7f7b      	ldrb	r3, [r7, #29]
 800190a:	3301      	adds	r3, #1
 800190c:	777b      	strb	r3, [r7, #29]
 800190e:	f7ff fd57 	bl	80013c0 <LTC_Get_Num_Devices>
 8001912:	4603      	mov	r3, r0
 8001914:	461a      	mov	r2, r3
 8001916:	7f7b      	ldrb	r3, [r7, #29]
 8001918:	4293      	cmp	r3, r2
 800191a:	d3dc      	bcc.n	80018d6 <LTC_ReadRawCellTemps+0x11e>
		}

		LTC_nCS_High(); //Pull CS high
 800191c:	f001 f922 	bl	8002b64 <LTC_nCS_High>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
 8001920:	7fbb      	ldrb	r3, [r7, #30]
 8001922:	3301      	adds	r3, #1
 8001924:	77bb      	strb	r3, [r7, #30]
 8001926:	2206      	movs	r2, #6
 8001928:	2303      	movs	r3, #3
 800192a:	fbb2 f3f3 	udiv	r3, r2, r3
 800192e:	b2db      	uxtb	r3, r3
 8001930:	7fba      	ldrb	r2, [r7, #30]
 8001932:	429a      	cmp	r2, r3
 8001934:	f4ff af7a 	bcc.w	800182c <LTC_ReadRawCellTemps+0x74>
	}

	return ret;
 8001938:	7ffb      	ldrb	r3, [r7, #31]
 800193a:	46b5      	mov	sp, r6
}
 800193c:	4618      	mov	r0, r3
 800193e:	3724      	adds	r7, #36	; 0x24
 8001940:	46bd      	mov	sp, r7
 8001942:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001946:	bf00      	nop
 8001948:	0800a46c 	.word	0x0800a46c
 800194c:	200002c4 	.word	0x200002c4

08001950 <LTC_ADCV>:
 Starts cell voltage conversion
 */
void LTC_ADCV(uint8_t MD, //ADC Mode
		uint8_t DCP, //Discharge Permit
		uint8_t CH //Cell Channels to be measured
		) {
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	4603      	mov	r3, r0
 8001958:	71fb      	strb	r3, [r7, #7]
 800195a:	460b      	mov	r3, r1
 800195c:	71bb      	strb	r3, [r7, #6]
 800195e:	4613      	mov	r3, r2
 8001960:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	105b      	asrs	r3, r3, #1
 8001966:	b2db      	uxtb	r3, r3
 8001968:	f003 0301 	and.w	r3, r3, #1
 800196c:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 800196e:	7bfb      	ldrb	r3, [r7, #15]
 8001970:	3302      	adds	r3, #2
 8001972:	b2db      	uxtb	r3, r3
 8001974:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	01db      	lsls	r3, r3, #7
 800197a:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 800197c:	79bb      	ldrb	r3, [r7, #6]
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	b2da      	uxtb	r2, r3
 8001982:	7bfb      	ldrb	r3, [r7, #15]
 8001984:	4413      	add	r3, r2
 8001986:	b2da      	uxtb	r2, r3
 8001988:	797b      	ldrb	r3, [r7, #5]
 800198a:	4413      	add	r3, r2
 800198c:	b2db      	uxtb	r3, r3
 800198e:	3360      	adds	r3, #96	; 0x60
 8001990:	b2db      	uxtb	r3, r3
 8001992:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8001994:	f107 0308 	add.w	r3, r7, #8
 8001998:	4619      	mov	r1, r3
 800199a:	2002      	movs	r0, #2
 800199c:	f000 f8a4 	bl	8001ae8 <LTC_PEC15_Calc>
 80019a0:	4603      	mov	r3, r0
 80019a2:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 80019a4:	89bb      	ldrh	r3, [r7, #12]
 80019a6:	0a1b      	lsrs	r3, r3, #8
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 80019ae:	89bb      	ldrh	r3, [r7, #12]
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	72fb      	strb	r3, [r7, #11]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 80019b4:	f7ff fd2e 	bl	8001414 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 80019b8:	f001 f8e0 	bl	8002b7c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80019bc:	f107 0108 	add.w	r1, r7, #8
 80019c0:	2364      	movs	r3, #100	; 0x64
 80019c2:	2204      	movs	r2, #4
 80019c4:	4804      	ldr	r0, [pc, #16]	; (80019d8 <LTC_ADCV+0x88>)
 80019c6:	f004 f957 	bl	8005c78 <HAL_SPI_Transmit>
	LTC_nCS_High();
 80019ca:	f001 f8cb 	bl	8002b64 <LTC_nCS_High>
}
 80019ce:	bf00      	nop
 80019d0:	3710      	adds	r7, #16
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200002c4 	.word	0x200002c4

080019dc <LTC_ADAX>:

void LTC_ADAX(uint8_t MD, //ADC Mode
		uint8_t CHG //GPIO Channels to be measured)
		) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	460a      	mov	r2, r1
 80019e6:	71fb      	strb	r3, [r7, #7]
 80019e8:	4613      	mov	r3, r2
 80019ea:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	105b      	asrs	r3, r3, #1
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	3304      	adds	r3, #4
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	01db      	lsls	r3, r3, #7
 8001a04:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 8001a06:	7bfa      	ldrb	r2, [r7, #15]
 8001a08:	79bb      	ldrb	r3, [r7, #6]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	3360      	adds	r3, #96	; 0x60
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	4619      	mov	r1, r3
 8001a1a:	2002      	movs	r0, #2
 8001a1c:	f000 f864 	bl	8001ae8 <LTC_PEC15_Calc>
 8001a20:	4603      	mov	r3, r0
 8001a22:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001a24:	89bb      	ldrh	r3, [r7, #12]
 8001a26:	0a1b      	lsrs	r3, r3, #8
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 8001a2e:	89bb      	ldrh	r3, [r7, #12]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	72fb      	strb	r3, [r7, #11]
	 wakeup_idle (); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
	 output_low(LTC6811_CS);
	 spi_write_array(4,cmd);
	 output_high(LTC6811_CS);
	 */
	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8001a34:	f7ff fcee 	bl	8001414 <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 8001a38:	f001 f8a0 	bl	8002b7c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001a3c:	f107 0108 	add.w	r1, r7, #8
 8001a40:	2364      	movs	r3, #100	; 0x64
 8001a42:	2204      	movs	r2, #4
 8001a44:	4804      	ldr	r0, [pc, #16]	; (8001a58 <LTC_ADAX+0x7c>)
 8001a46:	f004 f917 	bl	8005c78 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8001a4a:	f001 f88b 	bl	8002b64 <LTC_nCS_High>
}
 8001a4e:	bf00      	nop
 8001a50:	3710      	adds	r7, #16
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200002c4 	.word	0x200002c4

08001a5c <LTC_PollAdc>:

int32_t LTC_PollAdc() {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8001a6e:	2307      	movs	r3, #7
 8001a70:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 8001a72:	2314      	movs	r3, #20
 8001a74:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8001a76:	1d3b      	adds	r3, r7, #4
 8001a78:	4619      	mov	r1, r3
 8001a7a:	2002      	movs	r0, #2
 8001a7c:	f000 f834 	bl	8001ae8 <LTC_PEC15_Calc>
 8001a80:	4603      	mov	r3, r0
 8001a82:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001a84:	893b      	ldrh	r3, [r7, #8]
 8001a86:	0a1b      	lsrs	r3, r3, #8
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 8001a8e:	893b      	ldrh	r3, [r7, #8]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	71fb      	strb	r3, [r7, #7]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8001a94:	f7ff fcbe 	bl	8001414 <LTC_Wakeup_Idle>

	LTC_nCS_Low();
 8001a98:	f001 f870 	bl	8002b7c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001a9c:	1d39      	adds	r1, r7, #4
 8001a9e:	2364      	movs	r3, #100	; 0x64
 8001aa0:	2204      	movs	r2, #4
 8001aa2:	480f      	ldr	r0, [pc, #60]	; (8001ae0 <LTC_PollAdc+0x84>)
 8001aa4:	f004 f8e8 	bl	8005c78 <HAL_SPI_Transmit>

	while ((counter < 200000) && (finished == 0)) {
 8001aa8:	e00c      	b.n	8001ac4 <LTC_PollAdc+0x68>
		current_time = HAL_GetTick();
 8001aaa:	f001 f9e5 	bl	8002e78 <HAL_GetTick>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	72bb      	strb	r3, [r7, #10]
		if (current_time > 0) {
 8001ab2:	7abb      	ldrb	r3, [r7, #10]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d002      	beq.n	8001abe <LTC_PollAdc+0x62>
			finished = 1;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	72fb      	strb	r3, [r7, #11]
 8001abc:	e002      	b.n	8001ac4 <LTC_PollAdc+0x68>
		} else {
			counter = counter + 10;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	330a      	adds	r3, #10
 8001ac2:	60fb      	str	r3, [r7, #12]
	while ((counter < 200000) && (finished == 0)) {
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	4a07      	ldr	r2, [pc, #28]	; (8001ae4 <LTC_PollAdc+0x88>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d802      	bhi.n	8001ad2 <LTC_PollAdc+0x76>
 8001acc:	7afb      	ldrb	r3, [r7, #11]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d0eb      	beq.n	8001aaa <LTC_PollAdc+0x4e>
		}
	}
	LTC_nCS_High();
 8001ad2:	f001 f847 	bl	8002b64 <LTC_nCS_High>
	return (counter);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	200002c4 	.word	0x200002c4
 8001ae4:	00030d3f 	.word	0x00030d3f

08001ae8 <LTC_PEC15_Calc>:
		0xba39, 0xb10b, 0x7492, 0x5368, 0x96f1, 0x9dc3, 0x585a, 0x8ba7, 0x4e3e,
		0x450c, 0x8095 };

uint16_t LTC_PEC15_Calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
		uint8_t *data //Array of data that will be used to calculate a PEC
		) {
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	6039      	str	r1, [r7, #0]
 8001af2:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;	//Initialize the PEC to 0x10000
 8001af4:	2310      	movs	r3, #16
 8001af6:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8001af8:	2300      	movs	r3, #0
 8001afa:	737b      	strb	r3, [r7, #13]
 8001afc:	e018      	b.n	8001b30 <LTC_PEC15_Calc+0x48>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 8001afe:	89fb      	ldrh	r3, [r7, #14]
 8001b00:	09db      	lsrs	r3, r3, #7
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	7b7b      	ldrb	r3, [r7, #13]
 8001b06:	6839      	ldr	r1, [r7, #0]
 8001b08:	440b      	add	r3, r1
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	4053      	eors	r3, r2
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 8001b16:	89fb      	ldrh	r3, [r7, #14]
 8001b18:	021b      	lsls	r3, r3, #8
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	897b      	ldrh	r3, [r7, #10]
 8001b1e:	490a      	ldr	r1, [pc, #40]	; (8001b48 <LTC_PEC15_Calc+0x60>)
 8001b20:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	4053      	eors	r3, r2
 8001b28:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8001b2a:	7b7b      	ldrb	r3, [r7, #13]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	737b      	strb	r3, [r7, #13]
 8001b30:	7b7a      	ldrb	r2, [r7, #13]
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d3e2      	bcc.n	8001afe <LTC_PEC15_Calc+0x16>
	}

	return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8001b38:	89fb      	ldrh	r3, [r7, #14]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	b29b      	uxth	r3, r3
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr
 8001b48:	0800a470 	.word	0x0800a470

08001b4c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b5c:	4b18      	ldr	r3, [pc, #96]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001b5e:	4a19      	ldr	r2, [pc, #100]	; (8001bc4 <MX_ADC1_Init+0x78>)
 8001b60:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b62:	4b17      	ldr	r3, [pc, #92]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b68:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b6e:	4b14      	ldr	r3, [pc, #80]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b74:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001b76:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001b7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b7c:	4b10      	ldr	r3, [pc, #64]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001b82:	4b0f      	ldr	r3, [pc, #60]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b88:	480d      	ldr	r0, [pc, #52]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001b8a:	f001 f9a3 	bl	8002ed4 <HAL_ADC_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001b94:	f000 fd9a 	bl	80026cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001b98:	230e      	movs	r3, #14
 8001b9a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ba4:	1d3b      	adds	r3, r7, #4
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <MX_ADC1_Init+0x74>)
 8001baa:	f001 fa6b 	bl	8003084 <HAL_ADC_ConfigChannel>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001bb4:	f000 fd8a 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000234 	.word	0x20000234
 8001bc4:	40012400 	.word	0x40012400

08001bc8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001bd8:	4b18      	ldr	r3, [pc, #96]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001bda:	4a19      	ldr	r2, [pc, #100]	; (8001c40 <MX_ADC2_Init+0x78>)
 8001bdc:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001bde:	4b17      	ldr	r3, [pc, #92]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001be4:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001bea:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bf0:	4b12      	ldr	r3, [pc, #72]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001bf2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001bf6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bf8:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001bfe:	4b0f      	ldr	r3, [pc, #60]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001c04:	480d      	ldr	r0, [pc, #52]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001c06:	f001 f965 	bl	8002ed4 <HAL_ADC_Init>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001c10:	f000 fd5c 	bl	80026cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001c14:	230a      	movs	r3, #10
 8001c16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001c20:	1d3b      	adds	r3, r7, #4
 8001c22:	4619      	mov	r1, r3
 8001c24:	4805      	ldr	r0, [pc, #20]	; (8001c3c <MX_ADC2_Init+0x74>)
 8001c26:	f001 fa2d 	bl	8003084 <HAL_ADC_ConfigChannel>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001c30:	f000 fd4c 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001c34:	bf00      	nop
 8001c36:	3710      	adds	r7, #16
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20000264 	.word	0x20000264
 8001c40:	40012800 	.word	0x40012800

08001c44 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08a      	sub	sp, #40	; 0x28
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4c:	f107 0318 	add.w	r3, r7, #24
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a28      	ldr	r2, [pc, #160]	; (8001d00 <HAL_ADC_MspInit+0xbc>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d122      	bne.n	8001caa <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c64:	4b27      	ldr	r3, [pc, #156]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	4a26      	ldr	r2, [pc, #152]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c6e:	6193      	str	r3, [r2, #24]
 8001c70:	4b24      	ldr	r3, [pc, #144]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c7c:	4b21      	ldr	r3, [pc, #132]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	4a20      	ldr	r2, [pc, #128]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001c82:	f043 0310 	orr.w	r3, r3, #16
 8001c86:	6193      	str	r3, [r2, #24]
 8001c88:	4b1e      	ldr	r3, [pc, #120]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	f003 0310 	and.w	r3, r3, #16
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001c94:	2330      	movs	r3, #48	; 0x30
 8001c96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9c:	f107 0318 	add.w	r3, r7, #24
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4819      	ldr	r0, [pc, #100]	; (8001d08 <HAL_ADC_MspInit+0xc4>)
 8001ca4:	f001 fe68 	bl	8003978 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001ca8:	e026      	b.n	8001cf8 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a17      	ldr	r2, [pc, #92]	; (8001d0c <HAL_ADC_MspInit+0xc8>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d121      	bne.n	8001cf8 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001cb4:	4b13      	ldr	r3, [pc, #76]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	4a12      	ldr	r2, [pc, #72]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001cba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cbe:	6193      	str	r3, [r2, #24]
 8001cc0:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ccc:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	4a0c      	ldr	r2, [pc, #48]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001cd2:	f043 0310 	orr.w	r3, r3, #16
 8001cd6:	6193      	str	r3, [r2, #24]
 8001cd8:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <HAL_ADC_MspInit+0xc0>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	f003 0310 	and.w	r3, r3, #16
 8001ce0:	60bb      	str	r3, [r7, #8]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001ce4:	230f      	movs	r3, #15
 8001ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cec:	f107 0318 	add.w	r3, r7, #24
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4805      	ldr	r0, [pc, #20]	; (8001d08 <HAL_ADC_MspInit+0xc4>)
 8001cf4:	f001 fe40 	bl	8003978 <HAL_GPIO_Init>
}
 8001cf8:	bf00      	nop
 8001cfa:	3728      	adds	r7, #40	; 0x28
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40012400 	.word	0x40012400
 8001d04:	40021000 	.word	0x40021000
 8001d08:	40011000 	.word	0x40011000
 8001d0c:	40012800 	.word	0x40012800

08001d10 <MX_CAN2_Init>:

CAN_HandleTypeDef hcan2;

/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001d14:	4b17      	ldr	r3, [pc, #92]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d16:	4a18      	ldr	r2, [pc, #96]	; (8001d78 <MX_CAN2_Init+0x68>)
 8001d18:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 9;
 8001d1a:	4b16      	ldr	r3, [pc, #88]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d1c:	2209      	movs	r2, #9
 8001d1e:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001d20:	4b14      	ldr	r3, [pc, #80]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d26:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001d2c:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d32:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001d34:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d36:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8001d3a:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001d3c:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8001d42:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001d48:	4b0a      	ldr	r3, [pc, #40]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001d54:	4b07      	ldr	r3, [pc, #28]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001d5a:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001d60:	4804      	ldr	r0, [pc, #16]	; (8001d74 <MX_CAN2_Init+0x64>)
 8001d62:	f001 fac8 	bl	80032f6 <HAL_CAN_Init>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001d6c:	f000 fcae 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	20000294 	.word	0x20000294
 8001d78:	40006800 	.word	0x40006800

08001d7c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	; 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0318 	add.w	r3, r7, #24
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN2)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a22      	ldr	r2, [pc, #136]	; (8001e20 <HAL_CAN_MspInit+0xa4>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d13d      	bne.n	8001e18 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* CAN2 clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001d9c:	4b21      	ldr	r3, [pc, #132]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001d9e:	69db      	ldr	r3, [r3, #28]
 8001da0:	4a20      	ldr	r2, [pc, #128]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001da2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001da6:	61d3      	str	r3, [r2, #28]
 8001da8:	4b1e      	ldr	r3, [pc, #120]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001db4:	4b1b      	ldr	r3, [pc, #108]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001db6:	69db      	ldr	r3, [r3, #28]
 8001db8:	4a1a      	ldr	r2, [pc, #104]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001dba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dbe:	61d3      	str	r3, [r2, #28]
 8001dc0:	4b18      	ldr	r3, [pc, #96]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001dc2:	69db      	ldr	r3, [r3, #28]
 8001dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dcc:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	4a14      	ldr	r2, [pc, #80]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001dd2:	f043 0308 	orr.w	r3, r3, #8
 8001dd6:	6193      	str	r3, [r2, #24]
 8001dd8:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <HAL_CAN_MspInit+0xa8>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	f003 0308 	and.w	r3, r3, #8
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	68fb      	ldr	r3, [r7, #12]
    /**CAN2 GPIO Configuration
    PB12     ------> CAN2_RX
    PB13     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dea:	2300      	movs	r3, #0
 8001dec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df2:	f107 0318 	add.w	r3, r7, #24
 8001df6:	4619      	mov	r1, r3
 8001df8:	480b      	ldr	r0, [pc, #44]	; (8001e28 <HAL_CAN_MspInit+0xac>)
 8001dfa:	f001 fdbd 	bl	8003978 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001dfe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e04:	2302      	movs	r3, #2
 8001e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0c:	f107 0318 	add.w	r3, r7, #24
 8001e10:	4619      	mov	r1, r3
 8001e12:	4805      	ldr	r0, [pc, #20]	; (8001e28 <HAL_CAN_MspInit+0xac>)
 8001e14:	f001 fdb0 	bl	8003978 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001e18:	bf00      	nop
 8001e1a:	3728      	adds	r7, #40	; 0x28
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40006800 	.word	0x40006800
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40010c00 	.word	0x40010c00

08001e2c <CAN_Start>:
  }
}

/* USER CODE BEGIN 1 */

HAL_StatusTypeDef CAN_Start() {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
	return HAL_CAN_Start(&hcan2);
 8001e30:	4802      	ldr	r0, [pc, #8]	; (8001e3c <CAN_Start+0x10>)
 8001e32:	f001 fb5b 	bl	80034ec <HAL_CAN_Start>
 8001e36:	4603      	mov	r3, r0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000294 	.word	0x20000294

08001e40 <CAN_Activate>:

HAL_StatusTypeDef CAN_Activate(){
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	return HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001e44:	2102      	movs	r1, #2
 8001e46:	4803      	ldr	r0, [pc, #12]	; (8001e54 <CAN_Activate+0x14>)
 8001e48:	f001 fc63 	bl	8003712 <HAL_CAN_ActivateNotification>
 8001e4c:	4603      	mov	r3, r0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000294 	.word	0x20000294

08001e58 <CAN_Send>:


HAL_StatusTypeDef CAN_Send(struct CANMessage *ptr){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	return HAL_CAN_AddTxMessage(&hcan2, &ptr->TxHeader, (uint8_t*) ptr->data, &ptr->TxMailbox);
 8001e60:	6879      	ldr	r1, [r7, #4]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f103 021c 	add.w	r2, r3, #28
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3318      	adds	r3, #24
 8001e6c:	4803      	ldr	r0, [pc, #12]	; (8001e7c <CAN_Send+0x24>)
 8001e6e:	f001 fb81 	bl	8003574 <HAL_CAN_AddTxMessage>
 8001e72:	4603      	mov	r3, r0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000294 	.word	0x20000294

08001e80 <CAN_SettingsInit>:

void CAN_SettingsInit(struct CANMessage *ptr){
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
	CAN_Start();
 8001e88:	f7ff ffd0 	bl	8001e2c <CAN_Start>
	CAN_Activate();
 8001e8c:	f7ff ffd8 	bl	8001e40 <CAN_Activate>
	ptr->TxHeader.IDE= CAN_ID_STD;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]
	ptr->TxHeader.StdId = 0x00;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
	ptr->TxHeader.RTR = CAN_RTR_DATA;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
	ptr->TxHeader.DLC = 8;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2208      	movs	r2, #8
 8001ea6:	611a      	str	r2, [r3, #16]
}
 8001ea8:	bf00      	nop
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <setCANId>:

void setCANId(struct CANMessage *ptr,uint32_t id){
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
	ptr->TxHeader.StdId = id;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	683a      	ldr	r2, [r7, #0]
 8001ebe:	601a      	str	r2, [r3, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr

08001eca <CAN_Send_Voltage>:

void CAN_Send_Voltage(struct CANMessage *ptr, uint16_t *read_volt){
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b086      	sub	sp, #24
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x630;
 8001ed4:	f44f 63c6 	mov.w	r3, #1584	; 0x630
 8001ed8:	82fb      	strh	r3, [r7, #22]
	setCANId(ptr, CAN_ID);
 8001eda:	8afb      	ldrh	r3, [r7, #22]
 8001edc:	4619      	mov	r1, r3
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f7ff ffe6 	bl	8001eb0 <setCANId>
	for (int i = 0; i < NUM_CELLS; i++) {
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	e074      	b.n	8001fd4 <CAN_Send_Voltage+0x10a>
		if (i % 4 == 0) {
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	f003 0303 	and.w	r3, r3, #3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d156      	bne.n	8001fa2 <CAN_Send_Voltage+0xd8>
			uint8_t temp_volt = i;
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	73fb      	strb	r3, [r7, #15]
			ptr->data[0] = read_volt[temp_volt];
 8001ef8:	7bfb      	ldrb	r3, [r7, #15]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	4413      	add	r3, r2
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	771a      	strb	r2, [r3, #28]
			ptr->data[1] = read_volt[temp_volt] >> 8;
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	0a1b      	lsrs	r3, r3, #8
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	775a      	strb	r2, [r3, #29]
			temp_volt += 1;
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	73fb      	strb	r3, [r7, #15]
			ptr->data[2] = read_volt[temp_volt];
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	4413      	add	r3, r2
 8001f2a:	881b      	ldrh	r3, [r3, #0]
 8001f2c:	b2da      	uxtb	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	779a      	strb	r2, [r3, #30]
			ptr->data[3] = read_volt[temp_volt] >> 8;
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	4413      	add	r3, r2
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	0a1b      	lsrs	r3, r3, #8
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	b2da      	uxtb	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	77da      	strb	r2, [r3, #31]
			temp_volt += 1;
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	73fb      	strb	r3, [r7, #15]
			ptr->data[4] = read_volt[temp_volt];
 8001f4c:	7bfb      	ldrb	r3, [r7, #15]
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	4413      	add	r3, r2
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f883 2020 	strb.w	r2, [r3, #32]
			ptr->data[5] = read_volt[temp_volt] >> 8;
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	4413      	add	r3, r2
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	0a1b      	lsrs	r3, r3, #8
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp_volt += 1;
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	3301      	adds	r3, #1
 8001f78:	73fb      	strb	r3, [r7, #15]
			ptr->data[6] = read_volt[temp_volt];
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	4413      	add	r3, r2
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	b2da      	uxtb	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			ptr->data[7] = read_volt[temp_volt] >> 8;
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	4413      	add	r3, r2
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	0a1b      	lsrs	r3, r3, #8
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		}
		if (i > 0 && i % 4 == 0) {
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	dd0c      	ble.n	8001fc2 <CAN_Send_Voltage+0xf8>
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d107      	bne.n	8001fc2 <CAN_Send_Voltage+0xf8>
			CAN_ID = CAN_ID + 0x01;
 8001fb2:	8afb      	ldrh	r3, [r7, #22]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	82fb      	strh	r3, [r7, #22]
			setCANId(ptr, CAN_ID);
 8001fb8:	8afb      	ldrh	r3, [r7, #22]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff ff77 	bl	8001eb0 <setCANId>
		}
		HAL_Delay(10);
 8001fc2:	200a      	movs	r0, #10
 8001fc4:	f000 ff62 	bl	8002e8c <HAL_Delay>
		CAN_Send(ptr);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7ff ff45 	bl	8001e58 <CAN_Send>
	for (int i = 0; i < NUM_CELLS; i++) {
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	2b0b      	cmp	r3, #11
 8001fd8:	dd87      	ble.n	8001eea <CAN_Send_Voltage+0x20>
	}

}
 8001fda:	bf00      	nop
 8001fdc:	bf00      	nop
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <CAN_Send_Temperature>:

void CAN_Send_Temperature(struct CANMessage *ptr, uint16_t *read_temp){
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x680;
 8001fee:	f44f 63d0 	mov.w	r3, #1664	; 0x680
 8001ff2:	81fb      	strh	r3, [r7, #14]
	setCANId(ptr, CAN_ID);
 8001ff4:	89fb      	ldrh	r3, [r7, #14]
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f7ff ff59 	bl	8001eb0 <setCANId>
	for (uint8_t i = 0; i < NUM_THERM_TOTAL; i++) {
 8001ffe:	2300      	movs	r3, #0
 8002000:	737b      	strb	r3, [r7, #13]
 8002002:	e076      	b.n	80020f2 <CAN_Send_Temperature+0x10e>
		if (i % 4 == 0) {
 8002004:	7b7b      	ldrb	r3, [r7, #13]
 8002006:	f003 0303 	and.w	r3, r3, #3
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2b00      	cmp	r3, #0
 800200e:	d156      	bne.n	80020be <CAN_Send_Temperature+0xda>
			uint8_t temp_volt = i;
 8002010:	7b7b      	ldrb	r3, [r7, #13]
 8002012:	733b      	strb	r3, [r7, #12]
			ptr->data[0] = read_temp[temp_volt];
 8002014:	7b3b      	ldrb	r3, [r7, #12]
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	4413      	add	r3, r2
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	b2da      	uxtb	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	771a      	strb	r2, [r3, #28]
			ptr->data[1] = read_temp[temp_volt] >> 8;
 8002024:	7b3b      	ldrb	r3, [r7, #12]
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	683a      	ldr	r2, [r7, #0]
 800202a:	4413      	add	r3, r2
 800202c:	881b      	ldrh	r3, [r3, #0]
 800202e:	0a1b      	lsrs	r3, r3, #8
 8002030:	b29b      	uxth	r3, r3
 8002032:	b2da      	uxtb	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	775a      	strb	r2, [r3, #29]
			temp_volt += 1;
 8002038:	7b3b      	ldrb	r3, [r7, #12]
 800203a:	3301      	adds	r3, #1
 800203c:	733b      	strb	r3, [r7, #12]
			ptr->data[2] = read_temp[temp_volt];
 800203e:	7b3b      	ldrb	r3, [r7, #12]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	4413      	add	r3, r2
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	b2da      	uxtb	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	779a      	strb	r2, [r3, #30]
			ptr->data[3] = read_temp[temp_volt] >> 8;
 800204e:	7b3b      	ldrb	r3, [r7, #12]
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	4413      	add	r3, r2
 8002056:	881b      	ldrh	r3, [r3, #0]
 8002058:	0a1b      	lsrs	r3, r3, #8
 800205a:	b29b      	uxth	r3, r3
 800205c:	b2da      	uxtb	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	77da      	strb	r2, [r3, #31]
			temp_volt += 1;
 8002062:	7b3b      	ldrb	r3, [r7, #12]
 8002064:	3301      	adds	r3, #1
 8002066:	733b      	strb	r3, [r7, #12]
			ptr->data[4] = read_temp[temp_volt];
 8002068:	7b3b      	ldrb	r3, [r7, #12]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	683a      	ldr	r2, [r7, #0]
 800206e:	4413      	add	r3, r2
 8002070:	881b      	ldrh	r3, [r3, #0]
 8002072:	b2da      	uxtb	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f883 2020 	strb.w	r2, [r3, #32]
			ptr->data[5] = read_temp[temp_volt] >> 8;
 800207a:	7b3b      	ldrb	r3, [r7, #12]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	4413      	add	r3, r2
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	0a1b      	lsrs	r3, r3, #8
 8002086:	b29b      	uxth	r3, r3
 8002088:	b2da      	uxtb	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			temp_volt += 1;
 8002090:	7b3b      	ldrb	r3, [r7, #12]
 8002092:	3301      	adds	r3, #1
 8002094:	733b      	strb	r3, [r7, #12]
			ptr->data[6] = read_temp[temp_volt];
 8002096:	7b3b      	ldrb	r3, [r7, #12]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	4413      	add	r3, r2
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			ptr->data[7] = read_temp[temp_volt] >> 8;
 80020a8:	7b3b      	ldrb	r3, [r7, #12]
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	683a      	ldr	r2, [r7, #0]
 80020ae:	4413      	add	r3, r2
 80020b0:	881b      	ldrh	r3, [r3, #0]
 80020b2:	0a1b      	lsrs	r3, r3, #8
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	b2da      	uxtb	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		}
		if (i > 0 && i % 4 == 0) {
 80020be:	7b7b      	ldrb	r3, [r7, #13]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00d      	beq.n	80020e0 <CAN_Send_Temperature+0xfc>
 80020c4:	7b7b      	ldrb	r3, [r7, #13]
 80020c6:	f003 0303 	and.w	r3, r3, #3
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d107      	bne.n	80020e0 <CAN_Send_Temperature+0xfc>
			CAN_ID = CAN_ID + 0x01;
 80020d0:	89fb      	ldrh	r3, [r7, #14]
 80020d2:	3301      	adds	r3, #1
 80020d4:	81fb      	strh	r3, [r7, #14]
			setCANId(ptr, CAN_ID);
 80020d6:	89fb      	ldrh	r3, [r7, #14]
 80020d8:	4619      	mov	r1, r3
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff fee8 	bl	8001eb0 <setCANId>
		}
		HAL_Delay(10);
 80020e0:	200a      	movs	r0, #10
 80020e2:	f000 fed3 	bl	8002e8c <HAL_Delay>
		CAN_Send(ptr);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff feb6 	bl	8001e58 <CAN_Send>
	for (uint8_t i = 0; i < NUM_THERM_TOTAL; i++) {
 80020ec:	7b7b      	ldrb	r3, [r7, #13]
 80020ee:	3301      	adds	r3, #1
 80020f0:	737b      	strb	r3, [r7, #13]
 80020f2:	7b7b      	ldrb	r3, [r7, #13]
 80020f4:	2b0b      	cmp	r3, #11
 80020f6:	d985      	bls.n	8002004 <CAN_Send_Temperature+0x20>
	}

}
 80020f8:	bf00      	nop
 80020fa:	bf00      	nop
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <CAN_Send_Cell_Summary>:

void CAN_Send_Cell_Summary(struct CANMessage *ptr, struct batteryModuleVoltage *batt){
 8002102:	b580      	push	{r7, lr}
 8002104:	b084      	sub	sp, #16
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
 800210a:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x622;
 800210c:	f240 6322 	movw	r3, #1570	; 0x622
 8002110:	81fb      	strh	r3, [r7, #14]
	setCANId(ptr, CAN_ID);
 8002112:	89fb      	ldrh	r3, [r7, #14]
 8002114:	4619      	mov	r1, r3
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7ff feca 	bl	8001eb0 <setCANId>

	ptr->data[0] = batt->cell_temp_highest;
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	89db      	ldrh	r3, [r3, #14]
 8002120:	b2da      	uxtb	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	771a      	strb	r2, [r3, #28]
	ptr->data[1] = (batt->cell_volt_highest) >> 8;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	895b      	ldrh	r3, [r3, #10]
 800212a:	0a1b      	lsrs	r3, r3, #8
 800212c:	b29b      	uxth	r3, r3
 800212e:	b2da      	uxtb	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	775a      	strb	r2, [r3, #29]
	ptr->data[2] = batt->cell_volt_lowest;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	891b      	ldrh	r3, [r3, #8]
 8002138:	b2da      	uxtb	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	779a      	strb	r2, [r3, #30]
	ptr->data[3] = (batt->cell_volt_lowest) >> 8;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	891b      	ldrh	r3, [r3, #8]
 8002142:	0a1b      	lsrs	r3, r3, #8
 8002144:	b29b      	uxth	r3, r3
 8002146:	b2da      	uxtb	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	77da      	strb	r2, [r3, #31]
	ptr->data[4] = batt->cell_temp_highest;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	89db      	ldrh	r3, [r3, #14]
 8002150:	b2da      	uxtb	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f883 2020 	strb.w	r2, [r3, #32]
	ptr->data[5] = (batt->cell_temp_highest) >> 8;
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	89db      	ldrh	r3, [r3, #14]
 800215c:	0a1b      	lsrs	r3, r3, #8
 800215e:	b29b      	uxth	r3, r3
 8002160:	b2da      	uxtb	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	ptr->data[6] = batt->cell_temp_lowest;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	899b      	ldrh	r3, [r3, #12]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	ptr->data[7] = (batt->cell_temp_lowest) >> 8;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	899b      	ldrh	r3, [r3, #12]
 8002178:	0a1b      	lsrs	r3, r3, #8
 800217a:	b29b      	uxth	r3, r3
 800217c:	b2da      	uxtb	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

	HAL_Delay(10);
 8002184:	200a      	movs	r0, #10
 8002186:	f000 fe81 	bl	8002e8c <HAL_Delay>
	CAN_Send(ptr);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff fe64 	bl	8001e58 <CAN_Send>
}
 8002190:	bf00      	nop
 8002192:	3710      	adds	r7, #16
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <MX_GPIO_Init>:
        * EXTI
     PB8   ------> CAN1_RX
     PB9   ------> CAN1_TX
*/
void MX_GPIO_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08a      	sub	sp, #40	; 0x28
 800219c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	2200      	movs	r2, #0
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	605a      	str	r2, [r3, #4]
 80021a8:	609a      	str	r2, [r3, #8]
 80021aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ac:	4b52      	ldr	r3, [pc, #328]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	4a51      	ldr	r2, [pc, #324]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021b2:	f043 0310 	orr.w	r3, r3, #16
 80021b6:	6193      	str	r3, [r2, #24]
 80021b8:	4b4f      	ldr	r3, [pc, #316]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021ba:	699b      	ldr	r3, [r3, #24]
 80021bc:	f003 0310 	and.w	r3, r3, #16
 80021c0:	613b      	str	r3, [r7, #16]
 80021c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021c4:	4b4c      	ldr	r3, [pc, #304]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	4a4b      	ldr	r2, [pc, #300]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021ca:	f043 0320 	orr.w	r3, r3, #32
 80021ce:	6193      	str	r3, [r2, #24]
 80021d0:	4b49      	ldr	r3, [pc, #292]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	f003 0320 	and.w	r3, r3, #32
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021dc:	4b46      	ldr	r3, [pc, #280]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	4a45      	ldr	r2, [pc, #276]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021e2:	f043 0304 	orr.w	r3, r3, #4
 80021e6:	6193      	str	r3, [r2, #24]
 80021e8:	4b43      	ldr	r3, [pc, #268]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	f003 0304 	and.w	r3, r3, #4
 80021f0:	60bb      	str	r3, [r7, #8]
 80021f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f4:	4b40      	ldr	r3, [pc, #256]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	4a3f      	ldr	r2, [pc, #252]	; (80022f8 <MX_GPIO_Init+0x160>)
 80021fa:	f043 0308 	orr.w	r3, r3, #8
 80021fe:	6193      	str	r3, [r2, #24]
 8002200:	4b3d      	ldr	r3, [pc, #244]	; (80022f8 <MX_GPIO_Init+0x160>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	f003 0308 	and.w	r3, r3, #8
 8002208:	607b      	str	r3, [r7, #4]
 800220a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET);
 800220c:	2200      	movs	r2, #0
 800220e:	2110      	movs	r1, #16
 8002210:	483a      	ldr	r0, [pc, #232]	; (80022fc <MX_GPIO_Init+0x164>)
 8002212:	f001 fd35 	bl	8003c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002216:	2200      	movs	r2, #0
 8002218:	2102      	movs	r1, #2
 800221a:	4839      	ldr	r0, [pc, #228]	; (8002300 <MX_GPIO_Init+0x168>)
 800221c:	f001 fd30 	bl	8003c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 8002220:	2200      	movs	r2, #0
 8002222:	2140      	movs	r1, #64	; 0x40
 8002224:	4837      	ldr	r0, [pc, #220]	; (8002304 <MX_GPIO_Init+0x16c>)
 8002226:	f001 fd2b 	bl	8003c80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTC_nCS_Pin;
 800222a:	2310      	movs	r3, #16
 800222c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800222e:	2301      	movs	r3, #1
 8002230:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002232:	2300      	movs	r3, #0
 8002234:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002236:	2302      	movs	r3, #2
 8002238:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LTC_nCS_GPIO_Port, &GPIO_InitStruct);
 800223a:	f107 0314 	add.w	r3, r7, #20
 800223e:	4619      	mov	r1, r3
 8002240:	482e      	ldr	r0, [pc, #184]	; (80022fc <MX_GPIO_Init+0x164>)
 8002242:	f001 fb99 	bl	8003978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002246:	2302      	movs	r3, #2
 8002248:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224a:	2301      	movs	r3, #1
 800224c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002252:	2302      	movs	r3, #2
 8002254:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002256:	f107 0314 	add.w	r3, r7, #20
 800225a:	4619      	mov	r1, r3
 800225c:	4828      	ldr	r0, [pc, #160]	; (8002300 <MX_GPIO_Init+0x168>)
 800225e:	f001 fb8b 	bl	8003978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCU_HEARTBEAT_LED_Pin;
 8002262:	2340      	movs	r3, #64	; 0x40
 8002264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002266:	2301      	movs	r3, #1
 8002268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226e:	2302      	movs	r3, #2
 8002270:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MCU_HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 8002272:	f107 0314 	add.w	r3, r7, #20
 8002276:	4619      	mov	r1, r3
 8002278:	4822      	ldr	r0, [pc, #136]	; (8002304 <MX_GPIO_Init+0x16c>)
 800227a:	f001 fb7d 	bl	8003978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PMUX_ST_Pin;
 800227e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002282:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002284:	2300      	movs	r3, #0
 8002286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002288:	2300      	movs	r3, #0
 800228a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PMUX_ST_GPIO_Port, &GPIO_InitStruct);
 800228c:	f107 0314 	add.w	r3, r7, #20
 8002290:	4619      	mov	r1, r3
 8002292:	481c      	ldr	r0, [pc, #112]	; (8002304 <MX_GPIO_Init+0x16c>)
 8002294:	f001 fb70 	bl	8003978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002298:	f44f 7380 	mov.w	r3, #256	; 0x100
 800229c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800229e:	2300      	movs	r3, #0
 80022a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a2:	2300      	movs	r3, #0
 80022a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a6:	f107 0314 	add.w	r3, r7, #20
 80022aa:	4619      	mov	r1, r3
 80022ac:	4814      	ldr	r0, [pc, #80]	; (8002300 <MX_GPIO_Init+0x168>)
 80022ae:	f001 fb63 	bl	8003978 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80022b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022bc:	2303      	movs	r3, #3
 80022be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	4619      	mov	r1, r3
 80022c6:	480e      	ldr	r0, [pc, #56]	; (8002300 <MX_GPIO_Init+0x168>)
 80022c8:	f001 fb56 	bl	8003978 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_CAN1_2();
 80022cc:	4b0e      	ldr	r3, [pc, #56]	; (8002308 <MX_GPIO_Init+0x170>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
 80022d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d4:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
 80022da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022dc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022e8:	627b      	str	r3, [r7, #36]	; 0x24
 80022ea:	4a07      	ldr	r2, [pc, #28]	; (8002308 <MX_GPIO_Init+0x170>)
 80022ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ee:	6053      	str	r3, [r2, #4]

}
 80022f0:	bf00      	nop
 80022f2:	3728      	adds	r7, #40	; 0x28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	40021000 	.word	0x40021000
 80022fc:	40010800 	.word	0x40010800
 8002300:	40010c00 	.word	0x40010c00
 8002304:	40011000 	.word	0x40011000
 8002308:	40010000 	.word	0x40010000

0800230c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b0a2      	sub	sp, #136	; 0x88
 8002310:	af00      	add	r7, sp, #0
	TimerPacket timerpacket_ltc_volt;
	TimerPacket timerpacket_ltc_temp;
	TimerPacket timerpacket_can;
	TimerPacket timerpacket_safety;

	struct batteryModuleVoltage modVoltage = { .cell_volt = (uint16_t*) malloc(
 8002312:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
 8002320:	611a      	str	r2, [r3, #16]
 8002322:	615a      	str	r2, [r3, #20]
 8002324:	2018      	movs	r0, #24
 8002326:	f007 fd2b 	bl	8009d80 <malloc>
 800232a:	4603      	mov	r3, r0
 800232c:	62fb      	str	r3, [r7, #44]	; 0x2c
	NUM_CELLS * sizeof(uint16_t)), .cell_temp = (uint16_t*) malloc(
 800232e:	2018      	movs	r0, #24
 8002330:	f007 fd26 	bl	8009d80 <malloc>
 8002334:	4603      	mov	r3, r0
	struct batteryModuleVoltage modVoltage = { .cell_volt = (uint16_t*) malloc(
 8002336:	633b      	str	r3, [r7, #48]	; 0x30
	NUM_THERM_TOTAL * sizeof(uint16_t)), .read_auxreg = (uint16_t*) malloc(
 8002338:	200c      	movs	r0, #12
 800233a:	f007 fd21 	bl	8009d80 <malloc>
 800233e:	4603      	mov	r3, r0
	struct batteryModuleVoltage modVoltage = { .cell_volt = (uint16_t*) malloc(
 8002340:	643b      	str	r3, [r7, #64]	; 0x40
			NUM_AUXES * sizeof(uint16_t)) };

	struct CANMessage msg;
	uint8_t safetyFaults = 0;
 8002342:	2300      	movs	r3, #0
 8002344:	71fb      	strb	r3, [r7, #7]
	uint8_t safetyWarnings = 0;
 8002346:	2300      	movs	r3, #0
 8002348:	71bb      	strb	r3, [r7, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800234a:	f000 fd3d 	bl	8002dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800234e:	f000 f8e1 	bl	8002514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002352:	f7ff ff21 	bl	8002198 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002356:	f7ff fbf9 	bl	8001b4c <MX_ADC1_Init>
  MX_ADC2_Init();
 800235a:	f7ff fc35 	bl	8001bc8 <MX_ADC2_Init>
  MX_TIM7_Init();
 800235e:	f000 fcb9 	bl	8002cd4 <MX_TIM7_Init>
  MX_SPI1_Init();
 8002362:	f000 fb7f 	bl	8002a64 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 8002366:	f007 f849 	bl	80093fc <MX_USB_DEVICE_Init>
  MX_CAN2_Init();
 800236a:	f7ff fcd1 	bl	8001d10 <MX_CAN2_Init>
  /* USER CODE BEGIN 2 */
	CAN_SettingsInit(&msg); // Start CAN at 0x00
 800236e:	f107 0308 	add.w	r3, r7, #8
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff fd84 	bl	8001e80 <CAN_SettingsInit>
	//Start timer
	GpioTimePacket_Init(&tp_led_heartbeat, MCU_HEARTBEAT_LED_GPIO_Port,
 8002378:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800237c:	2240      	movs	r2, #64	; 0x40
 800237e:	4963      	ldr	r1, [pc, #396]	; (800250c <main+0x200>)
 8002380:	4618      	mov	r0, r3
 8002382:	f000 f933 	bl	80025ec <GpioTimePacket_Init>
	MCU_HEARTBEAT_LED_Pin);
	TimerPacket_Init(&timerpacket_ltc_volt, LTC_VOlT_DELAY);
 8002386:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800238a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800238e:	4618      	mov	r0, r3
 8002390:	f000 f96c 	bl	800266c <TimerPacket_Init>
	TimerPacket_Init(&timerpacket_ltc_temp, LTC_TEMP_DELAY);
 8002394:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002398:	2100      	movs	r1, #0
 800239a:	4618      	mov	r0, r3
 800239c:	f000 f966 	bl	800266c <TimerPacket_Init>
	TimerPacket_Init(&timerpacket_can, CAN1_DELAY);
 80023a0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80023a4:	2164      	movs	r1, #100	; 0x64
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 f960 	bl	800266c <TimerPacket_Init>
	TimerPacket_Init(&timerpacket_safety, SAFETY_DELAY);
 80023ac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80023b0:	2132      	movs	r1, #50	; 0x32
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 f95a 	bl	800266c <TimerPacket_Init>
	//Pull SPI1 nCS HIGH (deselect)
	LTC_nCS_High();
 80023b8:	f000 fbd4 	bl	8002b64 <LTC_nCS_High>
	LTC_Set_Num_Devices(NUM_DEVICES);
 80023bc:	2001      	movs	r0, #1
 80023be:	f7fe ffed 	bl	800139c <LTC_Set_Num_Devices>
	LTC_Set_Num_Series_Groups(NUM_CELL_SERIES_GROUP);
 80023c2:	200c      	movs	r0, #12
 80023c4:	f7ff f806 	bl	80013d4 <LTC_Set_Num_Series_Groups>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t tempindex = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	uint8_t indexpause = 8;
 80023ce:	2308      	movs	r3, #8
 80023d0:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
	uint8_t loop_count = 3;
 80023d4:	2303      	movs	r3, #3
 80023d6:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 80023da:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80023de:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 f91f 	bl	8002626 <GpioFixedToggle>
		if (TimerPacket_FixedPulse(&timerpacket_ltc_volt)) {
 80023e8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80023ec:	4618      	mov	r0, r3
 80023ee:	f000 f950 	bl	8002692 <TimerPacket_FixedPulse>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <main+0xf8>
			LTC_Wakeup_Sleep();
 80023f8:	f7ff f830 	bl	800145c <LTC_Wakeup_Sleep>
			readVolt(modVoltage.cell_volt);
 80023fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023fe:	4618      	mov	r0, r3
 8002400:	f000 f9fe 	bl	8002800 <readVolt>
			//print(NUM_CELLS, (uint16_t*) modVoltage.cell_volt);
		}

		if (TimerPacket_FixedPulse(&timerpacket_ltc_temp)) {
 8002404:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002408:	4618      	mov	r0, r3
 800240a:	f000 f942 	bl	8002692 <TimerPacket_FixedPulse>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d034      	beq.n	800247e <main+0x172>
			//start sending to mux to read temperatures
			LTC_Wakeup_Sleep();
 8002414:	f7ff f822 	bl	800145c <LTC_Wakeup_Sleep>
			for (uint8_t i = tempindex; i < indexpause; i++) {
 8002418:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800241c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
 8002420:	e00e      	b.n	8002440 <main+0x134>
				readTemp(i, modVoltage.cell_temp, modVoltage.read_auxreg);
 8002422:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002424:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002426:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800242a:	4618      	mov	r0, r3
 800242c:	f000 f9fe 	bl	800282c <readTemp>
				HAL_Delay(100);
 8002430:	2064      	movs	r0, #100	; 0x64
 8002432:	f000 fd2b 	bl	8002e8c <HAL_Delay>
			for (uint8_t i = tempindex; i < indexpause; i++) {
 8002436:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800243a:	3301      	adds	r3, #1
 800243c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
 8002440:	f897 2084 	ldrb.w	r2, [r7, #132]	; 0x84
 8002444:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8002448:	429a      	cmp	r2, r3
 800244a:	d3ea      	bcc.n	8002422 <main+0x116>
			}
			if (indexpause == 8) {
 800244c:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8002450:	2b08      	cmp	r3, #8
 8002452:	d106      	bne.n	8002462 <main+0x156>
				tempindex = 8;
 8002454:	2308      	movs	r3, #8
 8002456:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
				indexpause = 12;
 800245a:	230c      	movs	r3, #12
 800245c:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8002460:	e009      	b.n	8002476 <main+0x16a>
			} else if (indexpause == 12) {
 8002462:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8002466:	2b0c      	cmp	r3, #12
 8002468:	d105      	bne.n	8002476 <main+0x16a>
				indexpause = 8;
 800246a:	2308      	movs	r3, #8
 800246c:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
				tempindex = 0;
 8002470:	2300      	movs	r3, #0
 8002472:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
			}
			HAL_Delay(2300);
 8002476:	f640 00fc 	movw	r0, #2300	; 0x8fc
 800247a:	f000 fd07 	bl	8002e8c <HAL_Delay>
			//print(NUM_THERM_TOTAL, (uint16_t*) modVoltage.cell_temp);
		}

		if(loop_count == 0){
 800247e:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8002482:	2b00      	cmp	r3, #0
 8002484:	d11c      	bne.n	80024c0 <main+0x1b4>
			if(TimerPacket_FixedPulse(&timerpacket_safety)){
 8002486:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800248a:	4618      	mov	r0, r3
 800248c:	f000 f901 	bl	8002692 <TimerPacket_FixedPulse>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d019      	beq.n	80024ca <main+0x1be>
				cellSummary(&modVoltage);
 8002496:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800249a:	4618      	mov	r0, r3
 800249c:	f000 fa12 	bl	80028c4 <cellSummary>
				fault_and_warning(&modVoltage,&safetyFaults, &safetyWarnings);
 80024a0:	1dba      	adds	r2, r7, #6
 80024a2:	1df9      	adds	r1, r7, #7
 80024a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024a8:	4618      	mov	r0, r3
 80024aa:	f000 fa8f 	bl	80029cc <fault_and_warning>
 				if(safetyFaults != 0){
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d00a      	beq.n	80024ca <main+0x1be>
					HAL_GPIO_WritePin(Fault_GPIO_Port, Fault_Pin, GPIO_PIN_SET);
 80024b4:	2201      	movs	r2, #1
 80024b6:	2102      	movs	r1, #2
 80024b8:	4815      	ldr	r0, [pc, #84]	; (8002510 <main+0x204>)
 80024ba:	f001 fbe1 	bl	8003c80 <HAL_GPIO_WritePin>
 80024be:	e004      	b.n	80024ca <main+0x1be>
				}

			}
		}
		else{
			loop_count--;
 80024c0:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80024c4:	3b01      	subs	r3, #1
 80024c6:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
		}


		if (TimerPacket_FixedPulse(&timerpacket_can)) {
 80024ca:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80024ce:	4618      	mov	r0, r3
 80024d0:	f000 f8df 	bl	8002692 <TimerPacket_FixedPulse>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	f43f af7f 	beq.w	80023da <main+0xce>
//			CAN_Send_Safety_Checker(&msg,&safetyChecker);
			CAN_Send_Cell_Summary(&msg, &modVoltage);
 80024dc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80024e0:	f107 0308 	add.w	r3, r7, #8
 80024e4:	4611      	mov	r1, r2
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fe0b 	bl	8002102 <CAN_Send_Cell_Summary>
			CAN_Send_Voltage(&msg, modVoltage.cell_volt);
 80024ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024ee:	f107 0308 	add.w	r3, r7, #8
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff fce8 	bl	8001eca <CAN_Send_Voltage>
			CAN_Send_Temperature(&msg, modVoltage.cell_temp);
 80024fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024fc:	f107 0308 	add.w	r3, r7, #8
 8002500:	4611      	mov	r1, r2
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff fd6e 	bl	8001fe4 <CAN_Send_Temperature>
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8002508:	e767      	b.n	80023da <main+0xce>
 800250a:	bf00      	nop
 800250c:	40011000 	.word	0x40011000
 8002510:	40010c00 	.word	0x40010c00

08002514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b09c      	sub	sp, #112	; 0x70
 8002518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800251a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800251e:	2238      	movs	r2, #56	; 0x38
 8002520:	2100      	movs	r1, #0
 8002522:	4618      	mov	r0, r3
 8002524:	f007 fce8 	bl	8009ef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002528:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	60da      	str	r2, [r3, #12]
 8002536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002538:	1d3b      	adds	r3, r7, #4
 800253a:	2220      	movs	r2, #32
 800253c:	2100      	movs	r1, #0
 800253e:	4618      	mov	r0, r3
 8002540:	f007 fcda 	bl	8009ef8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002544:	2301      	movs	r3, #1
 8002546:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002548:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800254c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 800254e:	2304      	movs	r3, #4
 8002550:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002552:	2301      	movs	r3, #1
 8002554:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8002556:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800255a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800255c:	2302      	movs	r3, #2
 800255e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002560:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002564:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002566:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800256a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 800256c:	2302      	movs	r3, #2
 800256e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8002570:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002574:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 8002576:	2340      	movs	r3, #64	; 0x40
 8002578:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800257a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800257e:	4618      	mov	r0, r3
 8002580:	f002 fce0 	bl	8004f44 <HAL_RCC_OscConfig>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800258a:	f000 f89f 	bl	80026cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800258e:	230f      	movs	r3, #15
 8002590:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002592:	2302      	movs	r3, #2
 8002594:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002596:	2300      	movs	r3, #0
 8002598:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800259a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800259e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025a0:	2300      	movs	r3, #0
 80025a2:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80025a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025a8:	2102      	movs	r1, #2
 80025aa:	4618      	mov	r0, r3
 80025ac:	f002 ffe0 	bl	8005570 <HAL_RCC_ClockConfig>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80025b6:	f000 f889 	bl	80026cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80025ba:	2312      	movs	r3, #18
 80025bc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80025be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025c2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 80025c4:	2300      	movs	r3, #0
 80025c6:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025c8:	1d3b      	adds	r3, r7, #4
 80025ca:	4618      	mov	r0, r3
 80025cc:	f003 f99e 	bl	800590c <HAL_RCCEx_PeriphCLKConfig>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80025d6:	f000 f879 	bl	80026cc <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80025da:	4b03      	ldr	r3, [pc, #12]	; (80025e8 <SystemClock_Config+0xd4>)
 80025dc:	2201      	movs	r2, #1
 80025de:	601a      	str	r2, [r3, #0]
}
 80025e0:	bf00      	nop
 80025e2:	3770      	adds	r7, #112	; 0x70
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	42420070 	.word	0x42420070

080025ec <GpioTimePacket_Init>:

/* USER CODE BEGIN 4 */
//Initialize struct values
//Will initialize GPIO to LOW!
void GpioTimePacket_Init(GpioTimePacket *gtp, GPIO_TypeDef *port, uint16_t pin) {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	4613      	mov	r3, r2
 80025f8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); //Set GPIO LOW
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	2200      	movs	r2, #0
 80025fe:	4619      	mov	r1, r3
 8002600:	68b8      	ldr	r0, [r7, #8]
 8002602:	f001 fb3d 	bl	8003c80 <HAL_GPIO_WritePin>
	gtp->gpio_port = port;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	601a      	str	r2, [r3, #0]
	gtp->gpio_pin = pin;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	88fa      	ldrh	r2, [r7, #6]
 8002610:	809a      	strh	r2, [r3, #4]
	gtp->ts_prev = 0; //Init to 0
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	609a      	str	r2, [r3, #8]
	gtp->ts_curr = 0; //Init to 0
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	60da      	str	r2, [r3, #12]
}
 800261e:	bf00      	nop
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <GpioFixedToggle>:
//update_ms = update after X ms
void GpioFixedToggle(GpioTimePacket *gtp, uint16_t update_ms) {
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
 800262e:	460b      	mov	r3, r1
 8002630:	807b      	strh	r3, [r7, #2]
	gtp->ts_curr = HAL_GetTick(); //Record current timestamp
 8002632:	f000 fc21 	bl	8002e78 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	60da      	str	r2, [r3, #12]
	if (gtp->ts_curr - gtp->ts_prev > update_ms) {
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	1ad2      	subs	r2, r2, r3
 8002646:	887b      	ldrh	r3, [r7, #2]
 8002648:	429a      	cmp	r2, r3
 800264a:	d90b      	bls.n	8002664 <GpioFixedToggle+0x3e>
		HAL_GPIO_TogglePin(gtp->gpio_port, gtp->gpio_pin); // Toggle GPIO
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	889b      	ldrh	r3, [r3, #4]
 8002654:	4619      	mov	r1, r3
 8002656:	4610      	mov	r0, r2
 8002658:	f001 fb2a 	bl	8003cb0 <HAL_GPIO_TogglePin>
		gtp->ts_prev = gtp->ts_curr;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68da      	ldr	r2, [r3, #12]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	609a      	str	r2, [r3, #8]
	}
}
 8002664:	bf00      	nop
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <TimerPacket_Init>:
//Initialize struct values
//Will initialize GPIO to LOW!
void TimerPacket_Init(TimerPacket *tp, uint32_t delay) {
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
	tp->ts_prev = 0;		//Init to 0
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
	tp->ts_curr = 0; 		//Init to 0
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	605a      	str	r2, [r3, #4]
	tp->delay = delay;	//Init to user value
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	609a      	str	r2, [r3, #8]
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr

08002692 <TimerPacket_FixedPulse>:
//update_ms = update after X ms
uint8_t TimerPacket_FixedPulse(TimerPacket *tp) {
 8002692:	b580      	push	{r7, lr}
 8002694:	b082      	sub	sp, #8
 8002696:	af00      	add	r7, sp, #0
 8002698:	6078      	str	r0, [r7, #4]
	tp->ts_curr = HAL_GetTick(); //Record current timestamp
 800269a:	f000 fbed 	bl	8002e78 <HAL_GetTick>
 800269e:	4602      	mov	r2, r0
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	605a      	str	r2, [r3, #4]
	if (tp->ts_curr - tp->ts_prev > tp->delay) {
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	1ad2      	subs	r2, r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d905      	bls.n	80026c2 <TimerPacket_FixedPulse+0x30>
		tp->ts_prev = tp->ts_curr; //Update prev timestamp to current
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	601a      	str	r2, [r3, #0]
		return 1; //Enact event (time interval is a go)
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <TimerPacket_FixedPulse+0x32>
	}
	return 0; //Do not enact event
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3708      	adds	r7, #8
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026d0:	b672      	cpsid	i
}
 80026d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80026d4:	e7fe      	b.n	80026d4 <Error_Handler+0x8>
	...

080026d8 <getActualTemps>:
		0x99, 0x7F, 0xF9 }, { 0x69, 0x28, 0x0F, 0x89, 0x7F, 0xF9 }, { 0x69,
		0x08, 0x0F, 0xF9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xE9, 0x7F, 0xF9 },
		{ 0x69, 0x08, 0x0F, 0xD9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xC9, 0x7F, 0xF9 } };

void getActualTemps(uint8_t dev_idx, uint8_t tempindex, uint16_t *actual_temp,
		uint16_t data) {
 80026d8:	b590      	push	{r4, r7, lr}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	603a      	str	r2, [r7, #0]
 80026e0:	461a      	mov	r2, r3
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
 80026e6:	460b      	mov	r3, r1
 80026e8:	71bb      	strb	r3, [r7, #6]
 80026ea:	4613      	mov	r3, r2
 80026ec:	80bb      	strh	r3, [r7, #4]
	static float scalar;
	static float steinhart;
	scalar = 30000.0f / (float) (data) - 1.0f;
 80026ee:	88bb      	ldrh	r3, [r7, #4]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7fe fb0b 	bl	8000d0c <__aeabi_ui2f>
 80026f6:	4603      	mov	r3, r0
 80026f8:	4619      	mov	r1, r3
 80026fa:	483a      	ldr	r0, [pc, #232]	; (80027e4 <getActualTemps+0x10c>)
 80026fc:	f7fe fc12 	bl	8000f24 <__aeabi_fdiv>
 8002700:	4603      	mov	r3, r0
 8002702:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe fa4e 	bl	8000ba8 <__aeabi_fsub>
 800270c:	4603      	mov	r3, r0
 800270e:	461a      	mov	r2, r3
 8002710:	4b35      	ldr	r3, [pc, #212]	; (80027e8 <getActualTemps+0x110>)
 8002712:	601a      	str	r2, [r3, #0]
	scalar = (float) ntcSeriesResistance / scalar;
 8002714:	4b34      	ldr	r3, [pc, #208]	; (80027e8 <getActualTemps+0x110>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4619      	mov	r1, r3
 800271a:	4834      	ldr	r0, [pc, #208]	; (80027ec <getActualTemps+0x114>)
 800271c:	f7fe fc02 	bl	8000f24 <__aeabi_fdiv>
 8002720:	4603      	mov	r3, r0
 8002722:	461a      	mov	r2, r3
 8002724:	4b30      	ldr	r3, [pc, #192]	; (80027e8 <getActualTemps+0x110>)
 8002726:	601a      	str	r2, [r3, #0]
	steinhart = scalar / (float) ntcNominal;               // (R/Ro)
 8002728:	4b2f      	ldr	r3, [pc, #188]	; (80027e8 <getActualTemps+0x110>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	492f      	ldr	r1, [pc, #188]	; (80027ec <getActualTemps+0x114>)
 800272e:	4618      	mov	r0, r3
 8002730:	f7fe fbf8 	bl	8000f24 <__aeabi_fdiv>
 8002734:	4603      	mov	r3, r0
 8002736:	461a      	mov	r2, r3
 8002738:	4b2d      	ldr	r3, [pc, #180]	; (80027f0 <getActualTemps+0x118>)
 800273a:	601a      	str	r2, [r3, #0]
	steinhart = log(steinhart);                           // ln(R/Ro)
 800273c:	4b2c      	ldr	r3, [pc, #176]	; (80027f0 <getActualTemps+0x118>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
 8002742:	f7fd fed5 	bl	80004f0 <__aeabi_f2d>
 8002746:	4602      	mov	r2, r0
 8002748:	460b      	mov	r3, r1
 800274a:	4610      	mov	r0, r2
 800274c:	4619      	mov	r1, r3
 800274e:	f007 fc6d 	bl	800a02c <log>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4610      	mov	r0, r2
 8002758:	4619      	mov	r1, r3
 800275a:	f7fe f9d1 	bl	8000b00 <__aeabi_d2f>
 800275e:	4603      	mov	r3, r0
 8002760:	4a23      	ldr	r2, [pc, #140]	; (80027f0 <getActualTemps+0x118>)
 8002762:	6013      	str	r3, [r2, #0]
	steinhart /= (float) ntcBetaFactor;                    // 1/B * ln(R/Ro)
 8002764:	4b22      	ldr	r3, [pc, #136]	; (80027f0 <getActualTemps+0x118>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4922      	ldr	r1, [pc, #136]	; (80027f4 <getActualTemps+0x11c>)
 800276a:	4618      	mov	r0, r3
 800276c:	f7fe fbda 	bl	8000f24 <__aeabi_fdiv>
 8002770:	4603      	mov	r3, r0
 8002772:	461a      	mov	r2, r3
 8002774:	4b1e      	ldr	r3, [pc, #120]	; (80027f0 <getActualTemps+0x118>)
 8002776:	601a      	str	r2, [r3, #0]
	steinhart += 1.0f / ((float) ntcNominalTemp + 273.15f);      // + (1/To)
 8002778:	4b1d      	ldr	r3, [pc, #116]	; (80027f0 <getActualTemps+0x118>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	491e      	ldr	r1, [pc, #120]	; (80027f8 <getActualTemps+0x120>)
 800277e:	4618      	mov	r0, r3
 8002780:	f7fe fa14 	bl	8000bac <__addsf3>
 8002784:	4603      	mov	r3, r0
 8002786:	461a      	mov	r2, r3
 8002788:	4b19      	ldr	r3, [pc, #100]	; (80027f0 <getActualTemps+0x118>)
 800278a:	601a      	str	r2, [r3, #0]
	steinhart = 1.0f / steinhart;                         // Invert
 800278c:	4b18      	ldr	r3, [pc, #96]	; (80027f0 <getActualTemps+0x118>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4619      	mov	r1, r3
 8002792:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002796:	f7fe fbc5 	bl	8000f24 <__aeabi_fdiv>
 800279a:	4603      	mov	r3, r0
 800279c:	461a      	mov	r2, r3
 800279e:	4b14      	ldr	r3, [pc, #80]	; (80027f0 <getActualTemps+0x118>)
 80027a0:	601a      	str	r2, [r3, #0]
	steinhart -= 273.15f;    // convert to degree
 80027a2:	4b13      	ldr	r3, [pc, #76]	; (80027f0 <getActualTemps+0x118>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4915      	ldr	r1, [pc, #84]	; (80027fc <getActualTemps+0x124>)
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7fe f9fd 	bl	8000ba8 <__aeabi_fsub>
 80027ae:	4603      	mov	r3, r0
 80027b0:	461a      	mov	r2, r3
 80027b2:	4b0f      	ldr	r3, [pc, #60]	; (80027f0 <getActualTemps+0x118>)
 80027b4:	601a      	str	r2, [r3, #0]

	actual_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = steinhart;
 80027b6:	4b0e      	ldr	r3, [pc, #56]	; (80027f0 <getActualTemps+0x118>)
 80027b8:	6819      	ldr	r1, [r3, #0]
 80027ba:	79fa      	ldrb	r2, [r7, #7]
 80027bc:	4613      	mov	r3, r2
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	4413      	add	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	461a      	mov	r2, r3
 80027c6:	79bb      	ldrb	r3, [r7, #6]
 80027c8:	4413      	add	r3, r2
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	18d4      	adds	r4, r2, r3
 80027d0:	4608      	mov	r0, r1
 80027d2:	f7fe fc43 	bl	800105c <__aeabi_f2uiz>
 80027d6:	4603      	mov	r3, r0
 80027d8:	b29b      	uxth	r3, r3
 80027da:	8023      	strh	r3, [r4, #0]

}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd90      	pop	{r4, r7, pc}
 80027e4:	46ea6000 	.word	0x46ea6000
 80027e8:	200002bc 	.word	0x200002bc
 80027ec:	47435000 	.word	0x47435000
 80027f0:	200002c0 	.word	0x200002c0
 80027f4:	45534000 	.word	0x45534000
 80027f8:	3b5bcf0f 	.word	0x3b5bcf0f
 80027fc:	43889333 	.word	0x43889333

08002800 <readVolt>:

void readVolt(uint16_t *read_volt) {
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
	LTC_Wakeup_Idle();
 8002808:	f7fe fe04 	bl	8001414 <LTC_Wakeup_Idle>
	LTC_ADCV(MD_7KHZ_3KHZ, DCP_DISABLED, CELL_CH_ALL);
 800280c:	2302      	movs	r3, #2
 800280e:	2100      	movs	r1, #0
 8002810:	2200      	movs	r2, #0
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff f89c 	bl	8001950 <LTC_ADCV>
	LTC_PollAdc();
 8002818:	f7ff f920 	bl	8001a5c <LTC_PollAdc>
	LTC_ReadRawCellVoltages((uint16_t*) read_volt);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7fe fe3f 	bl	80014a0 <LTC_ReadRawCellVoltages>
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
	...

0800282c <readTemp>:

void readTemp(uint8_t tempindex, uint16_t *read_temp, uint16_t *read_auxreg) {
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
 8002838:	73fb      	strb	r3, [r7, #15]
	LTC_Wakeup_Idle();
 800283a:	f7fe fdeb 	bl	8001414 <LTC_Wakeup_Idle>
	ltc6811_wrcomm(NUM_DEVICES, BMS_IC[tempindex]);
 800283e:	7bfa      	ldrb	r2, [r7, #15]
 8002840:	4613      	mov	r3, r2
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	4413      	add	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4a1d      	ldr	r2, [pc, #116]	; (80028c0 <readTemp+0x94>)
 800284a:	4413      	add	r3, r2
 800284c:	4619      	mov	r1, r3
 800284e:	2001      	movs	r0, #1
 8002850:	f7fe fef6 	bl	8001640 <ltc6811_wrcomm>
	LTC_Wakeup_Idle();
 8002854:	f7fe fdde 	bl	8001414 <LTC_Wakeup_Idle>
	ltc6811_stcomm(2);
 8002858:	2002      	movs	r0, #2
 800285a:	f7fe ff6d 	bl	8001738 <ltc6811_stcomm>
	//end sending to mux to read temperatures

	LTC_Wakeup_Idle();
 800285e:	f7fe fdd9 	bl	8001414 <LTC_Wakeup_Idle>
	LTC_ADAX(MD_7KHZ_3KHZ, 1); //doing GPIO all conversion
 8002862:	2302      	movs	r3, #2
 8002864:	2101      	movs	r1, #1
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff f8b8 	bl	80019dc <LTC_ADAX>
	LTC_PollAdc();
 800286c:	f7ff f8f6 	bl	8001a5c <LTC_PollAdc>
	if (!LTC_ReadRawCellTemps((uint16_t*) read_auxreg)) // Set to read back all aux registers
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f7fe ffa1 	bl	80017b8 <LTC_ReadRawCellTemps>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d11c      	bne.n	80028b6 <readTemp+0x8a>
			{
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 800287c:	2300      	movs	r3, #0
 800287e:	75fb      	strb	r3, [r7, #23]
 8002880:	e012      	b.n	80028a8 <readTemp+0x7c>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint16_t data = read_auxreg[dev_idx * NUM_AUX_GROUP];
 8002882:	7dfa      	ldrb	r2, [r7, #23]
 8002884:	4613      	mov	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	4413      	add	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	461a      	mov	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	82bb      	strh	r3, [r7, #20]
			//read_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = data;
			getActualTemps(dev_idx, tempindex, (uint16_t*) read_temp, data); //+5 because vref is the last reg
 8002896:	8abb      	ldrh	r3, [r7, #20]
 8002898:	7bf9      	ldrb	r1, [r7, #15]
 800289a:	7df8      	ldrb	r0, [r7, #23]
 800289c:	68ba      	ldr	r2, [r7, #8]
 800289e:	f7ff ff1b 	bl	80026d8 <getActualTemps>
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80028a2:	7dfb      	ldrb	r3, [r7, #23]
 80028a4:	3301      	adds	r3, #1
 80028a6:	75fb      	strb	r3, [r7, #23]
 80028a8:	f7fe fd8a 	bl	80013c0 <LTC_Get_Num_Devices>
 80028ac:	4603      	mov	r3, r0
 80028ae:	461a      	mov	r2, r3
 80028b0:	7dfb      	ldrb	r3, [r7, #23]
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d3e5      	bcc.n	8002882 <readTemp+0x56>

		}
	}
}
 80028b6:	bf00      	nop
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20000000 	.word	0x20000000

080028c4 <cellSummary>:
#include "safety.h"
#include "usbd_cdc_if.h"


void cellSummary(struct batteryModuleVoltage *batt){
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
	batt->cell_volt_highest = batt->cell_volt[0];
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	881a      	ldrh	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	815a      	strh	r2, [r3, #10]
	batt->cell_volt_lowest = batt->cell_volt[0];
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	881a      	ldrh	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	811a      	strh	r2, [r3, #8]
	batt->cell_temp_highest = batt->cell_temp[0];
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	881a      	ldrh	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	81da      	strh	r2, [r3, #14]
	batt->cell_temp_lowest = batt->cell_temp[0];
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	881a      	ldrh	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	819a      	strh	r2, [r3, #12]

	for(int i = 1; i < NUM_CELLS; i++){
 80028f4:	2301      	movs	r3, #1
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	e032      	b.n	8002960 <cellSummary+0x9c>

		if(batt->cell_volt[i] > batt->cell_volt_highest){
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	4413      	add	r3, r2
 8002904:	881a      	ldrh	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	895b      	ldrh	r3, [r3, #10]
 800290a:	429a      	cmp	r2, r3
 800290c:	d907      	bls.n	800291e <cellSummary+0x5a>
			batt->cell_volt_highest = batt->cell_volt[i];
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	4413      	add	r3, r2
 8002918:	881a      	ldrh	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	815a      	strh	r2, [r3, #10]
		}

		if(batt->cell_volt[i] < batt->cell_volt_lowest){
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	4413      	add	r3, r2
 8002928:	881a      	ldrh	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	891b      	ldrh	r3, [r3, #8]
 800292e:	429a      	cmp	r2, r3
 8002930:	d207      	bcs.n	8002942 <cellSummary+0x7e>
			batt->cell_temp_lowest = batt->cell_volt[i];
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	4413      	add	r3, r2
 800293c:	881a      	ldrh	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	819a      	strh	r2, [r3, #12]
		}

		batt->pack_voltage += batt->cell_volt[i];
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	8a1a      	ldrh	r2, [r3, #16]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6819      	ldr	r1, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	440b      	add	r3, r1
 8002950:	881b      	ldrh	r3, [r3, #0]
 8002952:	4413      	add	r3, r2
 8002954:	b29a      	uxth	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	821a      	strh	r2, [r3, #16]
	for(int i = 1; i < NUM_CELLS; i++){
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	3301      	adds	r3, #1
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2b0b      	cmp	r3, #11
 8002964:	ddc9      	ble.n	80028fa <cellSummary+0x36>
	}

	for(int i = 0; i < NUM_THERM_TOTAL; i++){
 8002966:	2300      	movs	r3, #0
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	e026      	b.n	80029ba <cellSummary+0xf6>
		if(batt->cell_temp_highest < batt->cell_temp[i]){
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	89da      	ldrh	r2, [r3, #14]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6859      	ldr	r1, [r3, #4]
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	440b      	add	r3, r1
 800297a:	881b      	ldrh	r3, [r3, #0]
 800297c:	429a      	cmp	r2, r3
 800297e:	d207      	bcs.n	8002990 <cellSummary+0xcc>
			batt->cell_temp_highest = batt->cell_temp[i];
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	005b      	lsls	r3, r3, #1
 8002988:	4413      	add	r3, r2
 800298a:	881a      	ldrh	r2, [r3, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	81da      	strh	r2, [r3, #14]
		}

		if(batt->cell_temp_lowest > batt->cell_temp[i]){
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	899a      	ldrh	r2, [r3, #12]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6859      	ldr	r1, [r3, #4]
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	440b      	add	r3, r1
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d907      	bls.n	80029b4 <cellSummary+0xf0>
			batt->cell_temp_lowest = batt->cell_temp[i];
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	4413      	add	r3, r2
 80029ae:	881a      	ldrh	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	819a      	strh	r2, [r3, #12]
	for(int i = 0; i < NUM_THERM_TOTAL; i++){
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	3301      	adds	r3, #1
 80029b8:	60bb      	str	r3, [r7, #8]
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b0b      	cmp	r3, #11
 80029be:	ddd5      	ble.n	800296c <cellSummary+0xa8>
		}
	}

}
 80029c0:	bf00      	nop
 80029c2:	bf00      	nop
 80029c4:	3714      	adds	r7, #20
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr

080029cc <fault_and_warning>:


void fault_and_warning(struct batteryModuleVoltage *batt, uint8_t *fault, uint8_t *warnings){
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
//
//	if(batt->cell_volt_highest>= CELL_HIGH_VOLT_FAULT){
//		*fault |= 0b00010000;
//	}

	if(batt->cell_temp_highest >= CELL_HIGH_TEMP_FAULT){
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	89db      	ldrh	r3, [r3, #14]
 80029dc:	2b3b      	cmp	r3, #59	; 0x3b
 80029de:	d906      	bls.n	80029ee <fault_and_warning+0x22>
		*fault |= 0b00001000;
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	f043 0308 	orr.w	r3, r3, #8
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	701a      	strb	r2, [r3, #0]
	if(batt->pack_voltage >=  PACK_HIGH_VOLT_WARNING){
		*warnings |= 0b10000000;
	}

	if(batt->pack_voltage <= PACK_LOW_VOLT_WARNING){
		*warnings |= 0b01000000;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	701a      	strb	r2, [r3, #0]
	}

	if(batt->cell_volt_lowest <= CELL_LOW_VOLT_WARNING){
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	891b      	ldrh	r3, [r3, #8]
 8002a00:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8002a04:	d806      	bhi.n	8002a14 <fault_and_warning+0x48>
		*warnings |= 0b00100000;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	f043 0320 	orr.w	r3, r3, #32
 8002a0e:	b2da      	uxtb	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	701a      	strb	r2, [r3, #0]
	}

	if(batt->cell_volt_highest >= CELL_HIGH_VOLT_WARNING){
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	895b      	ldrh	r3, [r3, #10]
 8002a18:	f24a 6203 	movw	r2, #42499	; 0xa603
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d906      	bls.n	8002a2e <fault_and_warning+0x62>
		*warnings |= 0b00010000;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	f043 0310 	orr.w	r3, r3, #16
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	701a      	strb	r2, [r3, #0]
	}

	if(batt->cell_temp_highest >= CELL_HIGH_TEMP_WARNING){
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	89db      	ldrh	r3, [r3, #14]
 8002a32:	2b36      	cmp	r3, #54	; 0x36
 8002a34:	d906      	bls.n	8002a44 <fault_and_warning+0x78>
		*warnings |= 0b00001000;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	f043 0308 	orr.w	r3, r3, #8
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	701a      	strb	r2, [r3, #0]
	}

	if(batt->cell_temp_lowest <= CELL_LOW_TEMP_WARNING){
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	899b      	ldrh	r3, [r3, #12]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d106      	bne.n	8002a5a <fault_and_warning+0x8e>
		*warnings |= 0b00000100;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	f043 0304 	orr.w	r3, r3, #4
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	701a      	strb	r2, [r3, #0]
	}
}
 8002a5a:	bf00      	nop
 8002a5c:	3714      	adds	r7, #20
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002a68:	4b17      	ldr	r3, [pc, #92]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a6a:	4a18      	ldr	r2, [pc, #96]	; (8002acc <MX_SPI1_Init+0x68>)
 8002a6c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a6e:	4b16      	ldr	r3, [pc, #88]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a70:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a74:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a76:	4b14      	ldr	r3, [pc, #80]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a7c:	4b12      	ldr	r3, [pc, #72]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a82:	4b11      	ldr	r3, [pc, #68]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a88:	4b0f      	ldr	r3, [pc, #60]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a8e:	4b0e      	ldr	r3, [pc, #56]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a90:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a94:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002a96:	4b0c      	ldr	r3, [pc, #48]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a98:	2228      	movs	r2, #40	; 0x28
 8002a9a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a9c:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aa2:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aa8:	4b07      	ldr	r3, [pc, #28]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002aae:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002ab0:	220a      	movs	r2, #10
 8002ab2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ab4:	4804      	ldr	r0, [pc, #16]	; (8002ac8 <MX_SPI1_Init+0x64>)
 8002ab6:	f003 f85b 	bl	8005b70 <HAL_SPI_Init>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002ac0:	f7ff fe04 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ac4:	bf00      	nop
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	200002c4 	.word	0x200002c4
 8002acc:	40013000 	.word	0x40013000

08002ad0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b088      	sub	sp, #32
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad8:	f107 0310 	add.w	r3, r7, #16
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	605a      	str	r2, [r3, #4]
 8002ae2:	609a      	str	r2, [r3, #8]
 8002ae4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a1b      	ldr	r2, [pc, #108]	; (8002b58 <HAL_SPI_MspInit+0x88>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d12f      	bne.n	8002b50 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002af0:	4b1a      	ldr	r3, [pc, #104]	; (8002b5c <HAL_SPI_MspInit+0x8c>)
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	4a19      	ldr	r2, [pc, #100]	; (8002b5c <HAL_SPI_MspInit+0x8c>)
 8002af6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002afa:	6193      	str	r3, [r2, #24]
 8002afc:	4b17      	ldr	r3, [pc, #92]	; (8002b5c <HAL_SPI_MspInit+0x8c>)
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b04:	60fb      	str	r3, [r7, #12]
 8002b06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b08:	4b14      	ldr	r3, [pc, #80]	; (8002b5c <HAL_SPI_MspInit+0x8c>)
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	4a13      	ldr	r2, [pc, #76]	; (8002b5c <HAL_SPI_MspInit+0x8c>)
 8002b0e:	f043 0304 	orr.w	r3, r3, #4
 8002b12:	6193      	str	r3, [r2, #24]
 8002b14:	4b11      	ldr	r3, [pc, #68]	; (8002b5c <HAL_SPI_MspInit+0x8c>)
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	60bb      	str	r3, [r7, #8]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002b20:	23a0      	movs	r3, #160	; 0xa0
 8002b22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b24:	2302      	movs	r3, #2
 8002b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b2c:	f107 0310 	add.w	r3, r7, #16
 8002b30:	4619      	mov	r1, r3
 8002b32:	480b      	ldr	r0, [pc, #44]	; (8002b60 <HAL_SPI_MspInit+0x90>)
 8002b34:	f000 ff20 	bl	8003978 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b38:	2340      	movs	r3, #64	; 0x40
 8002b3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b44:	f107 0310 	add.w	r3, r7, #16
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4805      	ldr	r0, [pc, #20]	; (8002b60 <HAL_SPI_MspInit+0x90>)
 8002b4c:	f000 ff14 	bl	8003978 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002b50:	bf00      	nop
 8002b52:	3720      	adds	r7, #32
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40013000 	.word	0x40013000
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	40010800 	.word	0x40010800

08002b64 <LTC_nCS_High>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void LTC_nCS_High(void) {
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_SET); //Pull CS high
 8002b68:	2201      	movs	r2, #1
 8002b6a:	2110      	movs	r1, #16
 8002b6c:	4802      	ldr	r0, [pc, #8]	; (8002b78 <LTC_nCS_High+0x14>)
 8002b6e:	f001 f887 	bl	8003c80 <HAL_GPIO_WritePin>
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40010800 	.word	0x40010800

08002b7c <LTC_nCS_Low>:
/* Pull nCS line to SPI1 LOW */
void LTC_nCS_Low(void) {
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET); //Pull CS high
 8002b80:	2200      	movs	r2, #0
 8002b82:	2110      	movs	r1, #16
 8002b84:	4802      	ldr	r0, [pc, #8]	; (8002b90 <LTC_nCS_Low+0x14>)
 8002b86:	f001 f87b 	bl	8003c80 <HAL_GPIO_WritePin>
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	40010800 	.word	0x40010800

08002b94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b9a:	4b15      	ldr	r3, [pc, #84]	; (8002bf0 <HAL_MspInit+0x5c>)
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	4a14      	ldr	r2, [pc, #80]	; (8002bf0 <HAL_MspInit+0x5c>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6193      	str	r3, [r2, #24]
 8002ba6:	4b12      	ldr	r3, [pc, #72]	; (8002bf0 <HAL_MspInit+0x5c>)
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	60bb      	str	r3, [r7, #8]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bb2:	4b0f      	ldr	r3, [pc, #60]	; (8002bf0 <HAL_MspInit+0x5c>)
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	4a0e      	ldr	r2, [pc, #56]	; (8002bf0 <HAL_MspInit+0x5c>)
 8002bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bbc:	61d3      	str	r3, [r2, #28]
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	; (8002bf0 <HAL_MspInit+0x5c>)
 8002bc0:	69db      	ldr	r3, [r3, #28]
 8002bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc6:	607b      	str	r3, [r7, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002bca:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <HAL_MspInit+0x60>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <HAL_MspInit+0x60>)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002be6:	bf00      	nop
 8002be8:	3714      	adds	r7, #20
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40010000 	.word	0x40010000

08002bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bfc:	e7fe      	b.n	8002bfc <NMI_Handler+0x4>

08002bfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c02:	e7fe      	b.n	8002c02 <HardFault_Handler+0x4>

08002c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c08:	e7fe      	b.n	8002c08 <MemManage_Handler+0x4>

08002c0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c0e:	e7fe      	b.n	8002c0e <BusFault_Handler+0x4>

08002c10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c14:	e7fe      	b.n	8002c14 <UsageFault_Handler+0x4>

08002c16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c16:	b480      	push	{r7}
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c1a:	bf00      	nop
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr

08002c22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c22:	b480      	push	{r7}
 8002c24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c26:	bf00      	nop
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr

08002c2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c32:	bf00      	nop
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bc80      	pop	{r7}
 8002c38:	4770      	bx	lr

08002c3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c3e:	f000 f909 	bl	8002e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002c4c:	4802      	ldr	r0, [pc, #8]	; (8002c58 <OTG_FS_IRQHandler+0x10>)
 8002c4e:	f001 f987 	bl	8003f60 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002c52:	bf00      	nop
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20001034 	.word	0x20001034

08002c5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c64:	4a14      	ldr	r2, [pc, #80]	; (8002cb8 <_sbrk+0x5c>)
 8002c66:	4b15      	ldr	r3, [pc, #84]	; (8002cbc <_sbrk+0x60>)
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c70:	4b13      	ldr	r3, [pc, #76]	; (8002cc0 <_sbrk+0x64>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d102      	bne.n	8002c7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c78:	4b11      	ldr	r3, [pc, #68]	; (8002cc0 <_sbrk+0x64>)
 8002c7a:	4a12      	ldr	r2, [pc, #72]	; (8002cc4 <_sbrk+0x68>)
 8002c7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c7e:	4b10      	ldr	r3, [pc, #64]	; (8002cc0 <_sbrk+0x64>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4413      	add	r3, r2
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d207      	bcs.n	8002c9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c8c:	f007 f94c 	bl	8009f28 <__errno>
 8002c90:	4603      	mov	r3, r0
 8002c92:	220c      	movs	r2, #12
 8002c94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c96:	f04f 33ff 	mov.w	r3, #4294967295
 8002c9a:	e009      	b.n	8002cb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c9c:	4b08      	ldr	r3, [pc, #32]	; (8002cc0 <_sbrk+0x64>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ca2:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <_sbrk+0x64>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4413      	add	r3, r2
 8002caa:	4a05      	ldr	r2, [pc, #20]	; (8002cc0 <_sbrk+0x64>)
 8002cac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cae:	68fb      	ldr	r3, [r7, #12]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3718      	adds	r7, #24
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20010000 	.word	0x20010000
 8002cbc:	00000400 	.word	0x00000400
 8002cc0:	2000031c 	.word	0x2000031c
 8002cc4:	200018a0 	.word	0x200018a0

08002cc8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ccc:	bf00      	nop
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cda:	463b      	mov	r3, r7
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002ce2:	4b15      	ldr	r3, [pc, #84]	; (8002d38 <MX_TIM7_Init+0x64>)
 8002ce4:	4a15      	ldr	r2, [pc, #84]	; (8002d3c <MX_TIM7_Init+0x68>)
 8002ce6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8002ce8:	4b13      	ldr	r3, [pc, #76]	; (8002d38 <MX_TIM7_Init+0x64>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cee:	4b12      	ldr	r3, [pc, #72]	; (8002d38 <MX_TIM7_Init+0x64>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002cf4:	4b10      	ldr	r3, [pc, #64]	; (8002d38 <MX_TIM7_Init+0x64>)
 8002cf6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cfa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002cfc:	4b0e      	ldr	r3, [pc, #56]	; (8002d38 <MX_TIM7_Init+0x64>)
 8002cfe:	2280      	movs	r2, #128	; 0x80
 8002d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002d02:	480d      	ldr	r0, [pc, #52]	; (8002d38 <MX_TIM7_Init+0x64>)
 8002d04:	f003 fcbc 	bl	8006680 <HAL_TIM_Base_Init>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002d0e:	f7ff fcdd 	bl	80026cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d12:	2300      	movs	r3, #0
 8002d14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d16:	2300      	movs	r3, #0
 8002d18:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002d1a:	463b      	mov	r3, r7
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4806      	ldr	r0, [pc, #24]	; (8002d38 <MX_TIM7_Init+0x64>)
 8002d20:	f003 fd6a 	bl	80067f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002d2a:	f7ff fccf 	bl	80026cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002d2e:	bf00      	nop
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	20000320 	.word	0x20000320
 8002d3c:	40001400 	.word	0x40001400

08002d40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a09      	ldr	r2, [pc, #36]	; (8002d74 <HAL_TIM_Base_MspInit+0x34>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d10b      	bne.n	8002d6a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002d52:	4b09      	ldr	r3, [pc, #36]	; (8002d78 <HAL_TIM_Base_MspInit+0x38>)
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	4a08      	ldr	r2, [pc, #32]	; (8002d78 <HAL_TIM_Base_MspInit+0x38>)
 8002d58:	f043 0320 	orr.w	r3, r3, #32
 8002d5c:	61d3      	str	r3, [r2, #28]
 8002d5e:	4b06      	ldr	r3, [pc, #24]	; (8002d78 <HAL_TIM_Base_MspInit+0x38>)
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	60fb      	str	r3, [r7, #12]
 8002d68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	40001400 	.word	0x40001400
 8002d78:	40021000 	.word	0x40021000

08002d7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d7c:	f7ff ffa4 	bl	8002cc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d80:	480b      	ldr	r0, [pc, #44]	; (8002db0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d82:	490c      	ldr	r1, [pc, #48]	; (8002db4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d84:	4a0c      	ldr	r2, [pc, #48]	; (8002db8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d88:	e002      	b.n	8002d90 <LoopCopyDataInit>

08002d8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d8e:	3304      	adds	r3, #4

08002d90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d94:	d3f9      	bcc.n	8002d8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d96:	4a09      	ldr	r2, [pc, #36]	; (8002dbc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d98:	4c09      	ldr	r4, [pc, #36]	; (8002dc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d9c:	e001      	b.n	8002da2 <LoopFillZerobss>

08002d9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002da0:	3204      	adds	r2, #4

08002da2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002da2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002da4:	d3fb      	bcc.n	8002d9e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002da6:	f007 f8c5 	bl	8009f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002daa:	f7ff faaf 	bl	800230c <main>
  bx lr
 8002dae:	4770      	bx	lr
  ldr r0, =_sdata
 8002db0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002db4:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8002db8:	0800a8b4 	.word	0x0800a8b4
  ldr r2, =_sbss
 8002dbc:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 8002dc0:	200018a0 	.word	0x200018a0

08002dc4 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002dc4:	e7fe      	b.n	8002dc4 <ADC1_2_IRQHandler>
	...

08002dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dcc:	4b08      	ldr	r3, [pc, #32]	; (8002df0 <HAL_Init+0x28>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a07      	ldr	r2, [pc, #28]	; (8002df0 <HAL_Init+0x28>)
 8002dd2:	f043 0310 	orr.w	r3, r3, #16
 8002dd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dd8:	2003      	movs	r0, #3
 8002dda:	f000 fd8b 	bl	80038f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dde:	200f      	movs	r0, #15
 8002de0:	f000 f808 	bl	8002df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002de4:	f7ff fed6 	bl	8002b94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40022000 	.word	0x40022000

08002df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002dfc:	4b12      	ldr	r3, [pc, #72]	; (8002e48 <HAL_InitTick+0x54>)
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	4b12      	ldr	r3, [pc, #72]	; (8002e4c <HAL_InitTick+0x58>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	4619      	mov	r1, r3
 8002e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 fda3 	bl	800395e <HAL_SYSTICK_Config>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e00e      	b.n	8002e40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2b0f      	cmp	r3, #15
 8002e26:	d80a      	bhi.n	8002e3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e28:	2200      	movs	r2, #0
 8002e2a:	6879      	ldr	r1, [r7, #4]
 8002e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e30:	f000 fd6b 	bl	800390a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e34:	4a06      	ldr	r2, [pc, #24]	; (8002e50 <HAL_InitTick+0x5c>)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	e000      	b.n	8002e40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	20000048 	.word	0x20000048
 8002e4c:	20000050 	.word	0x20000050
 8002e50:	2000004c 	.word	0x2000004c

08002e54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e58:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <HAL_IncTick+0x1c>)
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <HAL_IncTick+0x20>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4413      	add	r3, r2
 8002e64:	4a03      	ldr	r2, [pc, #12]	; (8002e74 <HAL_IncTick+0x20>)
 8002e66:	6013      	str	r3, [r2, #0]
}
 8002e68:	bf00      	nop
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr
 8002e70:	20000050 	.word	0x20000050
 8002e74:	20000368 	.word	0x20000368

08002e78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e7c:	4b02      	ldr	r3, [pc, #8]	; (8002e88 <HAL_GetTick+0x10>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr
 8002e88:	20000368 	.word	0x20000368

08002e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e94:	f7ff fff0 	bl	8002e78 <HAL_GetTick>
 8002e98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea4:	d005      	beq.n	8002eb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	; (8002ed0 <HAL_Delay+0x44>)
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	4413      	add	r3, r2
 8002eb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002eb2:	bf00      	nop
 8002eb4:	f7ff ffe0 	bl	8002e78 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d8f7      	bhi.n	8002eb4 <HAL_Delay+0x28>
  {
  }
}
 8002ec4:	bf00      	nop
 8002ec6:	bf00      	nop
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000050 	.word	0x20000050

08002ed4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002edc:	2300      	movs	r3, #0
 8002ede:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e0be      	b.n	8003074 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d109      	bne.n	8002f18 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7fe fe96 	bl	8001c44 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 f9ab 	bl	8003274 <ADC_ConversionStop_Disable>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f26:	f003 0310 	and.w	r3, r3, #16
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f040 8099 	bne.w	8003062 <HAL_ADC_Init+0x18e>
 8002f30:	7dfb      	ldrb	r3, [r7, #23]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f040 8095 	bne.w	8003062 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f40:	f023 0302 	bic.w	r3, r3, #2
 8002f44:	f043 0202 	orr.w	r2, r3, #2
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f54:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	7b1b      	ldrb	r3, [r3, #12]
 8002f5a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f5c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f6c:	d003      	beq.n	8002f76 <HAL_ADC_Init+0xa2>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d102      	bne.n	8002f7c <HAL_ADC_Init+0xa8>
 8002f76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f7a:	e000      	b.n	8002f7e <HAL_ADC_Init+0xaa>
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	7d1b      	ldrb	r3, [r3, #20]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d119      	bne.n	8002fc0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	7b1b      	ldrb	r3, [r3, #12]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d109      	bne.n	8002fa8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	699b      	ldr	r3, [r3, #24]
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	035a      	lsls	r2, r3, #13
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	e00b      	b.n	8002fc0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fac:	f043 0220 	orr.w	r2, r3, #32
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb8:	f043 0201 	orr.w	r2, r3, #1
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	4b28      	ldr	r3, [pc, #160]	; (800307c <HAL_ADC_Init+0x1a8>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	68b9      	ldr	r1, [r7, #8]
 8002fe4:	430b      	orrs	r3, r1
 8002fe6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ff0:	d003      	beq.n	8002ffa <HAL_ADC_Init+0x126>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d104      	bne.n	8003004 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	051b      	lsls	r3, r3, #20
 8003002:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	430a      	orrs	r2, r1
 8003016:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	4b18      	ldr	r3, [pc, #96]	; (8003080 <HAL_ADC_Init+0x1ac>)
 8003020:	4013      	ands	r3, r2
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	429a      	cmp	r2, r3
 8003026:	d10b      	bne.n	8003040 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003032:	f023 0303 	bic.w	r3, r3, #3
 8003036:	f043 0201 	orr.w	r2, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800303e:	e018      	b.n	8003072 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003044:	f023 0312 	bic.w	r3, r3, #18
 8003048:	f043 0210 	orr.w	r2, r3, #16
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003054:	f043 0201 	orr.w	r2, r3, #1
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003060:	e007      	b.n	8003072 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003066:	f043 0210 	orr.w	r2, r3, #16
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003072:	7dfb      	ldrb	r3, [r7, #23]
}
 8003074:	4618      	mov	r0, r3
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	ffe1f7fd 	.word	0xffe1f7fd
 8003080:	ff1f0efe 	.word	0xff1f0efe

08003084 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003092:	2300      	movs	r3, #0
 8003094:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x20>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e0dc      	b.n	800325e <HAL_ADC_ConfigChannel+0x1da>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	2b06      	cmp	r3, #6
 80030b2:	d81c      	bhi.n	80030ee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685a      	ldr	r2, [r3, #4]
 80030be:	4613      	mov	r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	4413      	add	r3, r2
 80030c4:	3b05      	subs	r3, #5
 80030c6:	221f      	movs	r2, #31
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	43db      	mvns	r3, r3
 80030ce:	4019      	ands	r1, r3
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	6818      	ldr	r0, [r3, #0]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685a      	ldr	r2, [r3, #4]
 80030d8:	4613      	mov	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	3b05      	subs	r3, #5
 80030e0:	fa00 f203 	lsl.w	r2, r0, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	635a      	str	r2, [r3, #52]	; 0x34
 80030ec:	e03c      	b.n	8003168 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b0c      	cmp	r3, #12
 80030f4:	d81c      	bhi.n	8003130 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	4413      	add	r3, r2
 8003106:	3b23      	subs	r3, #35	; 0x23
 8003108:	221f      	movs	r2, #31
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43db      	mvns	r3, r3
 8003110:	4019      	ands	r1, r3
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	6818      	ldr	r0, [r3, #0]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	4613      	mov	r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	4413      	add	r3, r2
 8003120:	3b23      	subs	r3, #35	; 0x23
 8003122:	fa00 f203 	lsl.w	r2, r0, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	631a      	str	r2, [r3, #48]	; 0x30
 800312e:	e01b      	b.n	8003168 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	4613      	mov	r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4413      	add	r3, r2
 8003140:	3b41      	subs	r3, #65	; 0x41
 8003142:	221f      	movs	r2, #31
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	4019      	ands	r1, r3
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	6818      	ldr	r0, [r3, #0]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	4613      	mov	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4413      	add	r3, r2
 800315a:	3b41      	subs	r3, #65	; 0x41
 800315c:	fa00 f203 	lsl.w	r2, r0, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	430a      	orrs	r2, r1
 8003166:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b09      	cmp	r3, #9
 800316e:	d91c      	bls.n	80031aa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68d9      	ldr	r1, [r3, #12]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	4613      	mov	r3, r2
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4413      	add	r3, r2
 8003180:	3b1e      	subs	r3, #30
 8003182:	2207      	movs	r2, #7
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	4019      	ands	r1, r3
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	6898      	ldr	r0, [r3, #8]
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	4613      	mov	r3, r2
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	4413      	add	r3, r2
 800319a:	3b1e      	subs	r3, #30
 800319c:	fa00 f203 	lsl.w	r2, r0, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	60da      	str	r2, [r3, #12]
 80031a8:	e019      	b.n	80031de <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	6919      	ldr	r1, [r3, #16]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	4413      	add	r3, r2
 80031ba:	2207      	movs	r2, #7
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	43db      	mvns	r3, r3
 80031c2:	4019      	ands	r1, r3
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	6898      	ldr	r0, [r3, #8]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	4613      	mov	r3, r2
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	4413      	add	r3, r2
 80031d2:	fa00 f203 	lsl.w	r2, r0, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	430a      	orrs	r2, r1
 80031dc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2b10      	cmp	r3, #16
 80031e4:	d003      	beq.n	80031ee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80031ea:	2b11      	cmp	r3, #17
 80031ec:	d132      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1d      	ldr	r2, [pc, #116]	; (8003268 <HAL_ADC_ConfigChannel+0x1e4>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d125      	bne.n	8003244 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d126      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003214:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2b10      	cmp	r3, #16
 800321c:	d11a      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800321e:	4b13      	ldr	r3, [pc, #76]	; (800326c <HAL_ADC_ConfigChannel+0x1e8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a13      	ldr	r2, [pc, #76]	; (8003270 <HAL_ADC_ConfigChannel+0x1ec>)
 8003224:	fba2 2303 	umull	r2, r3, r2, r3
 8003228:	0c9a      	lsrs	r2, r3, #18
 800322a:	4613      	mov	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4413      	add	r3, r2
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003234:	e002      	b.n	800323c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	3b01      	subs	r3, #1
 800323a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f9      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x1b2>
 8003242:	e007      	b.n	8003254 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	f043 0220 	orr.w	r2, r3, #32
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800325c:	7bfb      	ldrb	r3, [r7, #15]
}
 800325e:	4618      	mov	r0, r3
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr
 8003268:	40012400 	.word	0x40012400
 800326c:	20000048 	.word	0x20000048
 8003270:	431bde83 	.word	0x431bde83

08003274 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800327c:	2300      	movs	r3, #0
 800327e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b01      	cmp	r3, #1
 800328c:	d12e      	bne.n	80032ec <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0201 	bic.w	r2, r2, #1
 800329c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800329e:	f7ff fdeb 	bl	8002e78 <HAL_GetTick>
 80032a2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80032a4:	e01b      	b.n	80032de <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80032a6:	f7ff fde7 	bl	8002e78 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d914      	bls.n	80032de <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d10d      	bne.n	80032de <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	f043 0210 	orr.w	r2, r3, #16
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d2:	f043 0201 	orr.w	r2, r3, #1
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e007      	b.n	80032ee <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d0dc      	beq.n	80032a6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b084      	sub	sp, #16
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0ed      	b.n	80034e4 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800330e:	b2db      	uxtb	r3, r3
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f7fe fd31 	bl	8001d7c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f042 0201 	orr.w	r2, r2, #1
 8003328:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800332a:	f7ff fda5 	bl	8002e78 <HAL_GetTick>
 800332e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003330:	e012      	b.n	8003358 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003332:	f7ff fda1 	bl	8002e78 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b0a      	cmp	r3, #10
 800333e:	d90b      	bls.n	8003358 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003344:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2205      	movs	r2, #5
 8003350:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e0c5      	b.n	80034e4 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0e5      	beq.n	8003332 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0202 	bic.w	r2, r2, #2
 8003374:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003376:	f7ff fd7f 	bl	8002e78 <HAL_GetTick>
 800337a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800337c:	e012      	b.n	80033a4 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800337e:	f7ff fd7b 	bl	8002e78 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b0a      	cmp	r3, #10
 800338a:	d90b      	bls.n	80033a4 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003390:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2205      	movs	r2, #5
 800339c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e09f      	b.n	80034e4 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f003 0302 	and.w	r3, r3, #2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1e5      	bne.n	800337e <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	7e1b      	ldrb	r3, [r3, #24]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d108      	bne.n	80033cc <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	e007      	b.n	80033dc <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033da:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	7e5b      	ldrb	r3, [r3, #25]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d108      	bne.n	80033f6 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	e007      	b.n	8003406 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003404:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	7e9b      	ldrb	r3, [r3, #26]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d108      	bne.n	8003420 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f042 0220 	orr.w	r2, r2, #32
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	e007      	b.n	8003430 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0220 	bic.w	r2, r2, #32
 800342e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	7edb      	ldrb	r3, [r3, #27]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d108      	bne.n	800344a <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f022 0210 	bic.w	r2, r2, #16
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	e007      	b.n	800345a <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f042 0210 	orr.w	r2, r2, #16
 8003458:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	7f1b      	ldrb	r3, [r3, #28]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d108      	bne.n	8003474 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f042 0208 	orr.w	r2, r2, #8
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	e007      	b.n	8003484 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0208 	bic.w	r2, r2, #8
 8003482:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	7f5b      	ldrb	r3, [r3, #29]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d108      	bne.n	800349e <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0204 	orr.w	r2, r2, #4
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	e007      	b.n	80034ae <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f022 0204 	bic.w	r2, r2, #4
 80034ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	689a      	ldr	r2, [r3, #8]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	431a      	orrs	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	431a      	orrs	r2, r3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	ea42 0103 	orr.w	r1, r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	1e5a      	subs	r2, r3, #1
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d12e      	bne.n	800355e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2202      	movs	r2, #2
 8003504:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0201 	bic.w	r2, r2, #1
 8003516:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003518:	f7ff fcae 	bl	8002e78 <HAL_GetTick>
 800351c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800351e:	e012      	b.n	8003546 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003520:	f7ff fcaa 	bl	8002e78 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b0a      	cmp	r3, #10
 800352c:	d90b      	bls.n	8003546 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2205      	movs	r2, #5
 800353e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e012      	b.n	800356c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1e5      	bne.n	8003520 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800355a:	2300      	movs	r3, #0
 800355c:	e006      	b.n	800356c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
  }
}
 800356c:	4618      	mov	r0, r3
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003574:	b480      	push	{r7}
 8003576:	b089      	sub	sp, #36	; 0x24
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
 8003580:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003588:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003592:	7ffb      	ldrb	r3, [r7, #31]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d003      	beq.n	80035a0 <HAL_CAN_AddTxMessage+0x2c>
 8003598:	7ffb      	ldrb	r3, [r7, #31]
 800359a:	2b02      	cmp	r3, #2
 800359c:	f040 80ad 	bne.w	80036fa <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10a      	bne.n	80035c0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d105      	bne.n	80035c0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 8095 	beq.w	80036ea <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	0e1b      	lsrs	r3, r3, #24
 80035c4:	f003 0303 	and.w	r3, r3, #3
 80035c8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80035ca:	2201      	movs	r2, #1
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	409a      	lsls	r2, r3
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10d      	bne.n	80035f8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80035e6:	68f9      	ldr	r1, [r7, #12]
 80035e8:	6809      	ldr	r1, [r1, #0]
 80035ea:	431a      	orrs	r2, r3
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	3318      	adds	r3, #24
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	440b      	add	r3, r1
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	e00f      	b.n	8003618 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003602:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003608:	68f9      	ldr	r1, [r7, #12]
 800360a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800360c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	3318      	adds	r3, #24
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	440b      	add	r3, r1
 8003616:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6819      	ldr	r1, [r3, #0]
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	691a      	ldr	r2, [r3, #16]
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	3318      	adds	r3, #24
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	440b      	add	r3, r1
 8003628:	3304      	adds	r3, #4
 800362a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	7d1b      	ldrb	r3, [r3, #20]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d111      	bne.n	8003658 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	3318      	adds	r3, #24
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	4413      	add	r3, r2
 8003640:	3304      	adds	r3, #4
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68fa      	ldr	r2, [r7, #12]
 8003646:	6811      	ldr	r1, [r2, #0]
 8003648:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	3318      	adds	r3, #24
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	440b      	add	r3, r1
 8003654:	3304      	adds	r3, #4
 8003656:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3307      	adds	r3, #7
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	061a      	lsls	r2, r3, #24
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	3306      	adds	r3, #6
 8003664:	781b      	ldrb	r3, [r3, #0]
 8003666:	041b      	lsls	r3, r3, #16
 8003668:	431a      	orrs	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3305      	adds	r3, #5
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	021b      	lsls	r3, r3, #8
 8003672:	4313      	orrs	r3, r2
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	3204      	adds	r2, #4
 8003678:	7812      	ldrb	r2, [r2, #0]
 800367a:	4610      	mov	r0, r2
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	6811      	ldr	r1, [r2, #0]
 8003680:	ea43 0200 	orr.w	r2, r3, r0
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	440b      	add	r3, r1
 800368a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800368e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3303      	adds	r3, #3
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	061a      	lsls	r2, r3, #24
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3302      	adds	r3, #2
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	041b      	lsls	r3, r3, #16
 80036a0:	431a      	orrs	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	3301      	adds	r3, #1
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	021b      	lsls	r3, r3, #8
 80036aa:	4313      	orrs	r3, r2
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	7812      	ldrb	r2, [r2, #0]
 80036b0:	4610      	mov	r0, r2
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	6811      	ldr	r1, [r2, #0]
 80036b6:	ea43 0200 	orr.w	r2, r3, r0
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	440b      	add	r3, r1
 80036c0:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80036c4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	3318      	adds	r3, #24
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	4413      	add	r3, r2
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	6811      	ldr	r1, [r2, #0]
 80036d8:	f043 0201 	orr.w	r2, r3, #1
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	3318      	adds	r3, #24
 80036e0:	011b      	lsls	r3, r3, #4
 80036e2:	440b      	add	r3, r1
 80036e4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80036e6:	2300      	movs	r3, #0
 80036e8:	e00e      	b.n	8003708 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e006      	b.n	8003708 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
  }
}
 8003708:	4618      	mov	r0, r3
 800370a:	3724      	adds	r7, #36	; 0x24
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr

08003712 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003712:	b480      	push	{r7}
 8003714:	b085      	sub	sp, #20
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
 800371a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003722:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003724:	7bfb      	ldrb	r3, [r7, #15]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d002      	beq.n	8003730 <HAL_CAN_ActivateNotification+0x1e>
 800372a:	7bfb      	ldrb	r3, [r7, #15]
 800372c:	2b02      	cmp	r3, #2
 800372e:	d109      	bne.n	8003744 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6959      	ldr	r1, [r3, #20]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003740:	2300      	movs	r3, #0
 8003742:	e006      	b.n	8003752 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003748:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
  }
}
 8003752:	4618      	mov	r0, r3
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr

0800375c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800376c:	4b0c      	ldr	r3, [pc, #48]	; (80037a0 <__NVIC_SetPriorityGrouping+0x44>)
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003778:	4013      	ands	r3, r2
 800377a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003784:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800378c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800378e:	4a04      	ldr	r2, [pc, #16]	; (80037a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	60d3      	str	r3, [r2, #12]
}
 8003794:	bf00      	nop
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037a8:	4b04      	ldr	r3, [pc, #16]	; (80037bc <__NVIC_GetPriorityGrouping+0x18>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	0a1b      	lsrs	r3, r3, #8
 80037ae:	f003 0307 	and.w	r3, r3, #7
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	e000ed00 	.word	0xe000ed00

080037c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	db0b      	blt.n	80037ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037d2:	79fb      	ldrb	r3, [r7, #7]
 80037d4:	f003 021f 	and.w	r2, r3, #31
 80037d8:	4906      	ldr	r1, [pc, #24]	; (80037f4 <__NVIC_EnableIRQ+0x34>)
 80037da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037de:	095b      	lsrs	r3, r3, #5
 80037e0:	2001      	movs	r0, #1
 80037e2:	fa00 f202 	lsl.w	r2, r0, r2
 80037e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bc80      	pop	{r7}
 80037f2:	4770      	bx	lr
 80037f4:	e000e100 	.word	0xe000e100

080037f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	6039      	str	r1, [r7, #0]
 8003802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003808:	2b00      	cmp	r3, #0
 800380a:	db0a      	blt.n	8003822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	b2da      	uxtb	r2, r3
 8003810:	490c      	ldr	r1, [pc, #48]	; (8003844 <__NVIC_SetPriority+0x4c>)
 8003812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003816:	0112      	lsls	r2, r2, #4
 8003818:	b2d2      	uxtb	r2, r2
 800381a:	440b      	add	r3, r1
 800381c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003820:	e00a      	b.n	8003838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	b2da      	uxtb	r2, r3
 8003826:	4908      	ldr	r1, [pc, #32]	; (8003848 <__NVIC_SetPriority+0x50>)
 8003828:	79fb      	ldrb	r3, [r7, #7]
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	3b04      	subs	r3, #4
 8003830:	0112      	lsls	r2, r2, #4
 8003832:	b2d2      	uxtb	r2, r2
 8003834:	440b      	add	r3, r1
 8003836:	761a      	strb	r2, [r3, #24]
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	e000e100 	.word	0xe000e100
 8003848:	e000ed00 	.word	0xe000ed00

0800384c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800384c:	b480      	push	{r7}
 800384e:	b089      	sub	sp, #36	; 0x24
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	f1c3 0307 	rsb	r3, r3, #7
 8003866:	2b04      	cmp	r3, #4
 8003868:	bf28      	it	cs
 800386a:	2304      	movcs	r3, #4
 800386c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3304      	adds	r3, #4
 8003872:	2b06      	cmp	r3, #6
 8003874:	d902      	bls.n	800387c <NVIC_EncodePriority+0x30>
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	3b03      	subs	r3, #3
 800387a:	e000      	b.n	800387e <NVIC_EncodePriority+0x32>
 800387c:	2300      	movs	r3, #0
 800387e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003880:	f04f 32ff 	mov.w	r2, #4294967295
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	fa02 f303 	lsl.w	r3, r2, r3
 800388a:	43da      	mvns	r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	401a      	ands	r2, r3
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003894:	f04f 31ff 	mov.w	r1, #4294967295
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	fa01 f303 	lsl.w	r3, r1, r3
 800389e:	43d9      	mvns	r1, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038a4:	4313      	orrs	r3, r2
         );
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3724      	adds	r7, #36	; 0x24
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr

080038b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038c0:	d301      	bcc.n	80038c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038c2:	2301      	movs	r3, #1
 80038c4:	e00f      	b.n	80038e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038c6:	4a0a      	ldr	r2, [pc, #40]	; (80038f0 <SysTick_Config+0x40>)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ce:	210f      	movs	r1, #15
 80038d0:	f04f 30ff 	mov.w	r0, #4294967295
 80038d4:	f7ff ff90 	bl	80037f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038d8:	4b05      	ldr	r3, [pc, #20]	; (80038f0 <SysTick_Config+0x40>)
 80038da:	2200      	movs	r2, #0
 80038dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038de:	4b04      	ldr	r3, [pc, #16]	; (80038f0 <SysTick_Config+0x40>)
 80038e0:	2207      	movs	r2, #7
 80038e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	e000e010 	.word	0xe000e010

080038f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7ff ff2d 	bl	800375c <__NVIC_SetPriorityGrouping>
}
 8003902:	bf00      	nop
 8003904:	3708      	adds	r7, #8
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800390a:	b580      	push	{r7, lr}
 800390c:	b086      	sub	sp, #24
 800390e:	af00      	add	r7, sp, #0
 8003910:	4603      	mov	r3, r0
 8003912:	60b9      	str	r1, [r7, #8]
 8003914:	607a      	str	r2, [r7, #4]
 8003916:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003918:	2300      	movs	r3, #0
 800391a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800391c:	f7ff ff42 	bl	80037a4 <__NVIC_GetPriorityGrouping>
 8003920:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	68b9      	ldr	r1, [r7, #8]
 8003926:	6978      	ldr	r0, [r7, #20]
 8003928:	f7ff ff90 	bl	800384c <NVIC_EncodePriority>
 800392c:	4602      	mov	r2, r0
 800392e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003932:	4611      	mov	r1, r2
 8003934:	4618      	mov	r0, r3
 8003936:	f7ff ff5f 	bl	80037f8 <__NVIC_SetPriority>
}
 800393a:	bf00      	nop
 800393c:	3718      	adds	r7, #24
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b082      	sub	sp, #8
 8003946:	af00      	add	r7, sp, #0
 8003948:	4603      	mov	r3, r0
 800394a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800394c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff ff35 	bl	80037c0 <__NVIC_EnableIRQ>
}
 8003956:	bf00      	nop
 8003958:	3708      	adds	r7, #8
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b082      	sub	sp, #8
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7ff ffa2 	bl	80038b0 <SysTick_Config>
 800396c:	4603      	mov	r3, r0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
	...

08003978 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003978:	b480      	push	{r7}
 800397a:	b08b      	sub	sp, #44	; 0x2c
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003982:	2300      	movs	r3, #0
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003986:	2300      	movs	r3, #0
 8003988:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800398a:	e169      	b.n	8003c60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800398c:	2201      	movs	r2, #1
 800398e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	69fa      	ldr	r2, [r7, #28]
 800399c:	4013      	ands	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	f040 8158 	bne.w	8003c5a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	4a9a      	ldr	r2, [pc, #616]	; (8003c18 <HAL_GPIO_Init+0x2a0>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d05e      	beq.n	8003a72 <HAL_GPIO_Init+0xfa>
 80039b4:	4a98      	ldr	r2, [pc, #608]	; (8003c18 <HAL_GPIO_Init+0x2a0>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d875      	bhi.n	8003aa6 <HAL_GPIO_Init+0x12e>
 80039ba:	4a98      	ldr	r2, [pc, #608]	; (8003c1c <HAL_GPIO_Init+0x2a4>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d058      	beq.n	8003a72 <HAL_GPIO_Init+0xfa>
 80039c0:	4a96      	ldr	r2, [pc, #600]	; (8003c1c <HAL_GPIO_Init+0x2a4>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d86f      	bhi.n	8003aa6 <HAL_GPIO_Init+0x12e>
 80039c6:	4a96      	ldr	r2, [pc, #600]	; (8003c20 <HAL_GPIO_Init+0x2a8>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d052      	beq.n	8003a72 <HAL_GPIO_Init+0xfa>
 80039cc:	4a94      	ldr	r2, [pc, #592]	; (8003c20 <HAL_GPIO_Init+0x2a8>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d869      	bhi.n	8003aa6 <HAL_GPIO_Init+0x12e>
 80039d2:	4a94      	ldr	r2, [pc, #592]	; (8003c24 <HAL_GPIO_Init+0x2ac>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d04c      	beq.n	8003a72 <HAL_GPIO_Init+0xfa>
 80039d8:	4a92      	ldr	r2, [pc, #584]	; (8003c24 <HAL_GPIO_Init+0x2ac>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d863      	bhi.n	8003aa6 <HAL_GPIO_Init+0x12e>
 80039de:	4a92      	ldr	r2, [pc, #584]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d046      	beq.n	8003a72 <HAL_GPIO_Init+0xfa>
 80039e4:	4a90      	ldr	r2, [pc, #576]	; (8003c28 <HAL_GPIO_Init+0x2b0>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d85d      	bhi.n	8003aa6 <HAL_GPIO_Init+0x12e>
 80039ea:	2b12      	cmp	r3, #18
 80039ec:	d82a      	bhi.n	8003a44 <HAL_GPIO_Init+0xcc>
 80039ee:	2b12      	cmp	r3, #18
 80039f0:	d859      	bhi.n	8003aa6 <HAL_GPIO_Init+0x12e>
 80039f2:	a201      	add	r2, pc, #4	; (adr r2, 80039f8 <HAL_GPIO_Init+0x80>)
 80039f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f8:	08003a73 	.word	0x08003a73
 80039fc:	08003a4d 	.word	0x08003a4d
 8003a00:	08003a5f 	.word	0x08003a5f
 8003a04:	08003aa1 	.word	0x08003aa1
 8003a08:	08003aa7 	.word	0x08003aa7
 8003a0c:	08003aa7 	.word	0x08003aa7
 8003a10:	08003aa7 	.word	0x08003aa7
 8003a14:	08003aa7 	.word	0x08003aa7
 8003a18:	08003aa7 	.word	0x08003aa7
 8003a1c:	08003aa7 	.word	0x08003aa7
 8003a20:	08003aa7 	.word	0x08003aa7
 8003a24:	08003aa7 	.word	0x08003aa7
 8003a28:	08003aa7 	.word	0x08003aa7
 8003a2c:	08003aa7 	.word	0x08003aa7
 8003a30:	08003aa7 	.word	0x08003aa7
 8003a34:	08003aa7 	.word	0x08003aa7
 8003a38:	08003aa7 	.word	0x08003aa7
 8003a3c:	08003a55 	.word	0x08003a55
 8003a40:	08003a69 	.word	0x08003a69
 8003a44:	4a79      	ldr	r2, [pc, #484]	; (8003c2c <HAL_GPIO_Init+0x2b4>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d013      	beq.n	8003a72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003a4a:	e02c      	b.n	8003aa6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	623b      	str	r3, [r7, #32]
          break;
 8003a52:	e029      	b.n	8003aa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	3304      	adds	r3, #4
 8003a5a:	623b      	str	r3, [r7, #32]
          break;
 8003a5c:	e024      	b.n	8003aa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	3308      	adds	r3, #8
 8003a64:	623b      	str	r3, [r7, #32]
          break;
 8003a66:	e01f      	b.n	8003aa8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	330c      	adds	r3, #12
 8003a6e:	623b      	str	r3, [r7, #32]
          break;
 8003a70:	e01a      	b.n	8003aa8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d102      	bne.n	8003a80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a7a:	2304      	movs	r3, #4
 8003a7c:	623b      	str	r3, [r7, #32]
          break;
 8003a7e:	e013      	b.n	8003aa8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d105      	bne.n	8003a94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a88:	2308      	movs	r3, #8
 8003a8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	611a      	str	r2, [r3, #16]
          break;
 8003a92:	e009      	b.n	8003aa8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a94:	2308      	movs	r3, #8
 8003a96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	69fa      	ldr	r2, [r7, #28]
 8003a9c:	615a      	str	r2, [r3, #20]
          break;
 8003a9e:	e003      	b.n	8003aa8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	623b      	str	r3, [r7, #32]
          break;
 8003aa4:	e000      	b.n	8003aa8 <HAL_GPIO_Init+0x130>
          break;
 8003aa6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	2bff      	cmp	r3, #255	; 0xff
 8003aac:	d801      	bhi.n	8003ab2 <HAL_GPIO_Init+0x13a>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	e001      	b.n	8003ab6 <HAL_GPIO_Init+0x13e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	2bff      	cmp	r3, #255	; 0xff
 8003abc:	d802      	bhi.n	8003ac4 <HAL_GPIO_Init+0x14c>
 8003abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	e002      	b.n	8003aca <HAL_GPIO_Init+0x152>
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	3b08      	subs	r3, #8
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	210f      	movs	r1, #15
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad8:	43db      	mvns	r3, r3
 8003ada:	401a      	ands	r2, r3
 8003adc:	6a39      	ldr	r1, [r7, #32]
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 80b1 	beq.w	8003c5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003af8:	4b4d      	ldr	r3, [pc, #308]	; (8003c30 <HAL_GPIO_Init+0x2b8>)
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	4a4c      	ldr	r2, [pc, #304]	; (8003c30 <HAL_GPIO_Init+0x2b8>)
 8003afe:	f043 0301 	orr.w	r3, r3, #1
 8003b02:	6193      	str	r3, [r2, #24]
 8003b04:	4b4a      	ldr	r3, [pc, #296]	; (8003c30 <HAL_GPIO_Init+0x2b8>)
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	60bb      	str	r3, [r7, #8]
 8003b0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003b10:	4a48      	ldr	r2, [pc, #288]	; (8003c34 <HAL_GPIO_Init+0x2bc>)
 8003b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b14:	089b      	lsrs	r3, r3, #2
 8003b16:	3302      	adds	r3, #2
 8003b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b20:	f003 0303 	and.w	r3, r3, #3
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	220f      	movs	r2, #15
 8003b28:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2c:	43db      	mvns	r3, r3
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4013      	ands	r3, r2
 8003b32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a40      	ldr	r2, [pc, #256]	; (8003c38 <HAL_GPIO_Init+0x2c0>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d013      	beq.n	8003b64 <HAL_GPIO_Init+0x1ec>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a3f      	ldr	r2, [pc, #252]	; (8003c3c <HAL_GPIO_Init+0x2c4>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d00d      	beq.n	8003b60 <HAL_GPIO_Init+0x1e8>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a3e      	ldr	r2, [pc, #248]	; (8003c40 <HAL_GPIO_Init+0x2c8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d007      	beq.n	8003b5c <HAL_GPIO_Init+0x1e4>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a3d      	ldr	r2, [pc, #244]	; (8003c44 <HAL_GPIO_Init+0x2cc>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d101      	bne.n	8003b58 <HAL_GPIO_Init+0x1e0>
 8003b54:	2303      	movs	r3, #3
 8003b56:	e006      	b.n	8003b66 <HAL_GPIO_Init+0x1ee>
 8003b58:	2304      	movs	r3, #4
 8003b5a:	e004      	b.n	8003b66 <HAL_GPIO_Init+0x1ee>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	e002      	b.n	8003b66 <HAL_GPIO_Init+0x1ee>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <HAL_GPIO_Init+0x1ee>
 8003b64:	2300      	movs	r3, #0
 8003b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b68:	f002 0203 	and.w	r2, r2, #3
 8003b6c:	0092      	lsls	r2, r2, #2
 8003b6e:	4093      	lsls	r3, r2
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b76:	492f      	ldr	r1, [pc, #188]	; (8003c34 <HAL_GPIO_Init+0x2bc>)
 8003b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7a:	089b      	lsrs	r3, r3, #2
 8003b7c:	3302      	adds	r3, #2
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d006      	beq.n	8003b9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b90:	4b2d      	ldr	r3, [pc, #180]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003b92:	689a      	ldr	r2, [r3, #8]
 8003b94:	492c      	ldr	r1, [pc, #176]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	608b      	str	r3, [r1, #8]
 8003b9c:	e006      	b.n	8003bac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b9e:	4b2a      	ldr	r3, [pc, #168]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003ba0:	689a      	ldr	r2, [r3, #8]
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	4928      	ldr	r1, [pc, #160]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003ba8:	4013      	ands	r3, r2
 8003baa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d006      	beq.n	8003bc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003bb8:	4b23      	ldr	r3, [pc, #140]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003bba:	68da      	ldr	r2, [r3, #12]
 8003bbc:	4922      	ldr	r1, [pc, #136]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60cb      	str	r3, [r1, #12]
 8003bc4:	e006      	b.n	8003bd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003bc6:	4b20      	ldr	r3, [pc, #128]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	43db      	mvns	r3, r3
 8003bce:	491e      	ldr	r1, [pc, #120]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d006      	beq.n	8003bee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003be0:	4b19      	ldr	r3, [pc, #100]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	4918      	ldr	r1, [pc, #96]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	604b      	str	r3, [r1, #4]
 8003bec:	e006      	b.n	8003bfc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003bee:	4b16      	ldr	r3, [pc, #88]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	43db      	mvns	r3, r3
 8003bf6:	4914      	ldr	r1, [pc, #80]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d021      	beq.n	8003c4c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c08:	4b0f      	ldr	r3, [pc, #60]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	490e      	ldr	r1, [pc, #56]	; (8003c48 <HAL_GPIO_Init+0x2d0>)
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	600b      	str	r3, [r1, #0]
 8003c14:	e021      	b.n	8003c5a <HAL_GPIO_Init+0x2e2>
 8003c16:	bf00      	nop
 8003c18:	10320000 	.word	0x10320000
 8003c1c:	10310000 	.word	0x10310000
 8003c20:	10220000 	.word	0x10220000
 8003c24:	10210000 	.word	0x10210000
 8003c28:	10120000 	.word	0x10120000
 8003c2c:	10110000 	.word	0x10110000
 8003c30:	40021000 	.word	0x40021000
 8003c34:	40010000 	.word	0x40010000
 8003c38:	40010800 	.word	0x40010800
 8003c3c:	40010c00 	.word	0x40010c00
 8003c40:	40011000 	.word	0x40011000
 8003c44:	40011400 	.word	0x40011400
 8003c48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c4c:	4b0b      	ldr	r3, [pc, #44]	; (8003c7c <HAL_GPIO_Init+0x304>)
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	43db      	mvns	r3, r3
 8003c54:	4909      	ldr	r1, [pc, #36]	; (8003c7c <HAL_GPIO_Init+0x304>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	fa22 f303 	lsr.w	r3, r2, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f47f ae8e 	bne.w	800398c <HAL_GPIO_Init+0x14>
  }
}
 8003c70:	bf00      	nop
 8003c72:	bf00      	nop
 8003c74:	372c      	adds	r7, #44	; 0x2c
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr
 8003c7c:	40010400 	.word	0x40010400

08003c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	460b      	mov	r3, r1
 8003c8a:	807b      	strh	r3, [r7, #2]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c90:	787b      	ldrb	r3, [r7, #1]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c96:	887a      	ldrh	r2, [r7, #2]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c9c:	e003      	b.n	8003ca6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c9e:	887b      	ldrh	r3, [r7, #2]
 8003ca0:	041a      	lsls	r2, r3, #16
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	611a      	str	r2, [r3, #16]
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bc80      	pop	{r7}
 8003cae:	4770      	bx	lr

08003cb0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	460b      	mov	r3, r1
 8003cba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cc2:	887a      	ldrh	r2, [r7, #2]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	041a      	lsls	r2, r3, #16
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	43d9      	mvns	r1, r3
 8003cce:	887b      	ldrh	r3, [r7, #2]
 8003cd0:	400b      	ands	r3, r1
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	611a      	str	r2, [r3, #16]
}
 8003cd8:	bf00      	nop
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bc80      	pop	{r7}
 8003ce0:	4770      	bx	lr

08003ce2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ce2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ce4:	b08f      	sub	sp, #60	; 0x3c
 8003ce6:	af0a      	add	r7, sp, #40	; 0x28
 8003ce8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e10f      	b.n	8003f14 <HAL_PCD_Init+0x232>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d106      	bne.n	8003d14 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f005 fd40 	bl	8009794 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2203      	movs	r2, #3
 8003d18:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d102      	bne.n	8003d2e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f002 fe94 	bl	8006a60 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	603b      	str	r3, [r7, #0]
 8003d3e:	687e      	ldr	r6, [r7, #4]
 8003d40:	466d      	mov	r5, sp
 8003d42:	f106 0410 	add.w	r4, r6, #16
 8003d46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d4e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d52:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d56:	1d33      	adds	r3, r6, #4
 8003d58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d5a:	6838      	ldr	r0, [r7, #0]
 8003d5c:	f002 fdb2 	bl	80068c4 <USB_CoreInit>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d005      	beq.n	8003d72 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2202      	movs	r2, #2
 8003d6a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e0d0      	b.n	8003f14 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2100      	movs	r1, #0
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f002 fe81 	bl	8006a80 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d7e:	2300      	movs	r3, #0
 8003d80:	73fb      	strb	r3, [r7, #15]
 8003d82:	e04a      	b.n	8003e1a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003d84:	7bfa      	ldrb	r2, [r7, #15]
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	4413      	add	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	333d      	adds	r3, #61	; 0x3d
 8003d94:	2201      	movs	r2, #1
 8003d96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003d98:	7bfa      	ldrb	r2, [r7, #15]
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	00db      	lsls	r3, r3, #3
 8003da0:	4413      	add	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	333c      	adds	r3, #60	; 0x3c
 8003da8:	7bfa      	ldrb	r2, [r7, #15]
 8003daa:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003dac:	7bfa      	ldrb	r2, [r7, #15]
 8003dae:	7bfb      	ldrb	r3, [r7, #15]
 8003db0:	b298      	uxth	r0, r3
 8003db2:	6879      	ldr	r1, [r7, #4]
 8003db4:	4613      	mov	r3, r2
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	4413      	add	r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	3356      	adds	r3, #86	; 0x56
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003dc4:	7bfa      	ldrb	r2, [r7, #15]
 8003dc6:	6879      	ldr	r1, [r7, #4]
 8003dc8:	4613      	mov	r3, r2
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	4413      	add	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	3340      	adds	r3, #64	; 0x40
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003dd8:	7bfa      	ldrb	r2, [r7, #15]
 8003dda:	6879      	ldr	r1, [r7, #4]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	00db      	lsls	r3, r3, #3
 8003de0:	4413      	add	r3, r2
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	440b      	add	r3, r1
 8003de6:	3344      	adds	r3, #68	; 0x44
 8003de8:	2200      	movs	r2, #0
 8003dea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003dec:	7bfa      	ldrb	r2, [r7, #15]
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	4613      	mov	r3, r2
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	4413      	add	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	440b      	add	r3, r1
 8003dfa:	3348      	adds	r3, #72	; 0x48
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003e00:	7bfa      	ldrb	r2, [r7, #15]
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	4613      	mov	r3, r2
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	4413      	add	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	334c      	adds	r3, #76	; 0x4c
 8003e10:	2200      	movs	r2, #0
 8003e12:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	3301      	adds	r3, #1
 8003e18:	73fb      	strb	r3, [r7, #15]
 8003e1a:	7bfa      	ldrb	r2, [r7, #15]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d3af      	bcc.n	8003d84 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e24:	2300      	movs	r3, #0
 8003e26:	73fb      	strb	r3, [r7, #15]
 8003e28:	e044      	b.n	8003eb4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003e2a:	7bfa      	ldrb	r2, [r7, #15]
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	00db      	lsls	r3, r3, #3
 8003e32:	4413      	add	r3, r2
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	440b      	add	r3, r1
 8003e38:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003e40:	7bfa      	ldrb	r2, [r7, #15]
 8003e42:	6879      	ldr	r1, [r7, #4]
 8003e44:	4613      	mov	r3, r2
 8003e46:	00db      	lsls	r3, r3, #3
 8003e48:	4413      	add	r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	440b      	add	r3, r1
 8003e4e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003e52:	7bfa      	ldrb	r2, [r7, #15]
 8003e54:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003e56:	7bfa      	ldrb	r2, [r7, #15]
 8003e58:	6879      	ldr	r1, [r7, #4]
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	00db      	lsls	r3, r3, #3
 8003e5e:	4413      	add	r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	440b      	add	r3, r1
 8003e64:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003e68:	2200      	movs	r2, #0
 8003e6a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003e6c:	7bfa      	ldrb	r2, [r7, #15]
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	4613      	mov	r3, r2
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	4413      	add	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	440b      	add	r3, r1
 8003e7a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8003e7e:	2200      	movs	r2, #0
 8003e80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003e82:	7bfa      	ldrb	r2, [r7, #15]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	4413      	add	r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	440b      	add	r3, r1
 8003e90:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003e94:	2200      	movs	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003e98:	7bfa      	ldrb	r2, [r7, #15]
 8003e9a:	6879      	ldr	r1, [r7, #4]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	4413      	add	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003eaa:	2200      	movs	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003eae:	7bfb      	ldrb	r3, [r7, #15]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	73fb      	strb	r3, [r7, #15]
 8003eb4:	7bfa      	ldrb	r2, [r7, #15]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d3b5      	bcc.n	8003e2a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	603b      	str	r3, [r7, #0]
 8003ec4:	687e      	ldr	r6, [r7, #4]
 8003ec6:	466d      	mov	r5, sp
 8003ec8:	f106 0410 	add.w	r4, r6, #16
 8003ecc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ece:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ed0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ed2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ed4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ed8:	e885 0003 	stmia.w	r5, {r0, r1}
 8003edc:	1d33      	adds	r3, r6, #4
 8003ede:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ee0:	6838      	ldr	r0, [r7, #0]
 8003ee2:	f002 fe19 	bl	8006b18 <USB_DevInit>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2202      	movs	r2, #2
 8003ef0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e00d      	b.n	8003f14 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f003 fda3 	bl	8007a58 <USB_DevDisconnect>

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3714      	adds	r7, #20
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f1c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d101      	bne.n	8003f32 <HAL_PCD_Start+0x16>
 8003f2e:	2302      	movs	r3, #2
 8003f30:	e012      	b.n	8003f58 <HAL_PCD_Start+0x3c>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f002 fd7e 	bl	8006a40 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f003 fd65 	bl	8007a18 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3708      	adds	r7, #8
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003f60:	b590      	push	{r4, r7, lr}
 8003f62:	b08d      	sub	sp, #52	; 0x34
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f003 fe1c 	bl	8007bb4 <USB_GetMode>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f040 8443 	bne.w	800480a <HAL_PCD_IRQHandler+0x8aa>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f003 fd85 	bl	8007a98 <USB_ReadInterrupts>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f000 8439 	beq.w	8004808 <HAL_PCD_IRQHandler+0x8a8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	0a1b      	lsrs	r3, r3, #8
 8003fa0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f003 fd72 	bl	8007a98 <USB_ReadInterrupts>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d107      	bne.n	8003fce <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	695a      	ldr	r2, [r3, #20]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f002 0202 	and.w	r2, r2, #2
 8003fcc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f003 fd60 	bl	8007a98 <USB_ReadInterrupts>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	f003 0310 	and.w	r3, r3, #16
 8003fde:	2b10      	cmp	r3, #16
 8003fe0:	d161      	bne.n	80040a6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	699a      	ldr	r2, [r3, #24]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 0210 	bic.w	r2, r2, #16
 8003ff0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	f003 020f 	and.w	r2, r3, #15
 8003ffe:	4613      	mov	r3, r2
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	4413      	add	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	4413      	add	r3, r2
 800400e:	3304      	adds	r3, #4
 8004010:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	0c5b      	lsrs	r3, r3, #17
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	2b02      	cmp	r3, #2
 800401c:	d124      	bne.n	8004068 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004024:	4013      	ands	r3, r2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d035      	beq.n	8004096 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	091b      	lsrs	r3, r3, #4
 8004032:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004034:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004038:	b29b      	uxth	r3, r3
 800403a:	461a      	mov	r2, r3
 800403c:	6a38      	ldr	r0, [r7, #32]
 800403e:	f003 fb9d 	bl	800777c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	68da      	ldr	r2, [r3, #12]
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	091b      	lsrs	r3, r3, #4
 800404a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800404e:	441a      	add	r2, r3
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	695a      	ldr	r2, [r3, #20]
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	091b      	lsrs	r3, r3, #4
 800405c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004060:	441a      	add	r2, r3
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	615a      	str	r2, [r3, #20]
 8004066:	e016      	b.n	8004096 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	0c5b      	lsrs	r3, r3, #17
 800406c:	f003 030f 	and.w	r3, r3, #15
 8004070:	2b06      	cmp	r3, #6
 8004072:	d110      	bne.n	8004096 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800407a:	2208      	movs	r2, #8
 800407c:	4619      	mov	r1, r3
 800407e:	6a38      	ldr	r0, [r7, #32]
 8004080:	f003 fb7c 	bl	800777c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	695a      	ldr	r2, [r3, #20]
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	091b      	lsrs	r3, r3, #4
 800408c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004090:	441a      	add	r2, r3
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	699a      	ldr	r2, [r3, #24]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f042 0210 	orr.w	r2, r2, #16
 80040a4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f003 fcf4 	bl	8007a98 <USB_ReadInterrupts>
 80040b0:	4603      	mov	r3, r0
 80040b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040b6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80040ba:	f040 80a7 	bne.w	800420c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f003 fcf8 	bl	8007abc <USB_ReadDevAllOutEpInterrupt>
 80040cc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80040ce:	e099      	b.n	8004204 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80040d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 808e 	beq.w	80041f8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040e2:	b2d2      	uxtb	r2, r2
 80040e4:	4611      	mov	r1, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f003 fd1a 	bl	8007b20 <USB_ReadDevOutEPInterrupt>
 80040ec:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00c      	beq.n	8004112 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	015a      	lsls	r2, r3, #5
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	4413      	add	r3, r2
 8004100:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004104:	461a      	mov	r2, r3
 8004106:	2301      	movs	r3, #1
 8004108:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800410a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 fe41 	bl	8004d94 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	f003 0308 	and.w	r3, r3, #8
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00c      	beq.n	8004136 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411e:	015a      	lsls	r2, r3, #5
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	4413      	add	r3, r2
 8004124:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004128:	461a      	mov	r2, r3
 800412a:	2308      	movs	r3, #8
 800412c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800412e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 fe7d 	bl	8004e30 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	f003 0310 	and.w	r3, r3, #16
 800413c:	2b00      	cmp	r3, #0
 800413e:	d008      	beq.n	8004152 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004142:	015a      	lsls	r2, r3, #5
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	4413      	add	r3, r2
 8004148:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800414c:	461a      	mov	r2, r3
 800414e:	2310      	movs	r3, #16
 8004150:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d030      	beq.n	80041be <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004164:	2b80      	cmp	r3, #128	; 0x80
 8004166:	d109      	bne.n	800417c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	69fa      	ldr	r2, [r7, #28]
 8004172:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004176:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800417a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800417c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800417e:	4613      	mov	r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	4413      	add	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	4413      	add	r3, r2
 800418e:	3304      	adds	r3, #4
 8004190:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	78db      	ldrb	r3, [r3, #3]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d108      	bne.n	80041ac <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	2200      	movs	r2, #0
 800419e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80041a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	4619      	mov	r1, r3
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f005 fbe2 	bl	8009970 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80041ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ae:	015a      	lsls	r2, r3, #5
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	4413      	add	r3, r2
 80041b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041b8:	461a      	mov	r2, r3
 80041ba:	2302      	movs	r3, #2
 80041bc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	f003 0320 	and.w	r3, r3, #32
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d008      	beq.n	80041da <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80041c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ca:	015a      	lsls	r2, r3, #5
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	4413      	add	r3, r2
 80041d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041d4:	461a      	mov	r2, r3
 80041d6:	2320      	movs	r3, #32
 80041d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d009      	beq.n	80041f8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80041e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e6:	015a      	lsls	r2, r3, #5
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	4413      	add	r3, r2
 80041ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041f0:	461a      	mov	r2, r3
 80041f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80041f6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80041f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fa:	3301      	adds	r3, #1
 80041fc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80041fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004200:	085b      	lsrs	r3, r3, #1
 8004202:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004206:	2b00      	cmp	r3, #0
 8004208:	f47f af62 	bne.w	80040d0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4618      	mov	r0, r3
 8004212:	f003 fc41 	bl	8007a98 <USB_ReadInterrupts>
 8004216:	4603      	mov	r3, r0
 8004218:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800421c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004220:	f040 80a4 	bne.w	800436c <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4618      	mov	r0, r3
 800422a:	f003 fc60 	bl	8007aee <USB_ReadDevAllInEpInterrupt>
 800422e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004234:	e096      	b.n	8004364 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 808b 	beq.w	8004358 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004248:	b2d2      	uxtb	r2, r2
 800424a:	4611      	mov	r1, r2
 800424c:	4618      	mov	r0, r3
 800424e:	f003 fc84 	bl	8007b5a <USB_ReadDevInEPInterrupt>
 8004252:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d020      	beq.n	80042a0 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	f003 030f 	and.w	r3, r3, #15
 8004264:	2201      	movs	r2, #1
 8004266:	fa02 f303 	lsl.w	r3, r2, r3
 800426a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004272:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	43db      	mvns	r3, r3
 8004278:	69f9      	ldr	r1, [r7, #28]
 800427a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800427e:	4013      	ands	r3, r2
 8004280:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	015a      	lsls	r2, r3, #5
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	4413      	add	r3, r2
 800428a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800428e:	461a      	mov	r2, r3
 8004290:	2301      	movs	r3, #1
 8004292:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004296:	b2db      	uxtb	r3, r3
 8004298:	4619      	mov	r1, r3
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f005 faed 	bl	800987a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	f003 0308 	and.w	r3, r3, #8
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d008      	beq.n	80042bc <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	015a      	lsls	r2, r3, #5
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	4413      	add	r3, r2
 80042b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042b6:	461a      	mov	r2, r3
 80042b8:	2308      	movs	r3, #8
 80042ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	f003 0310 	and.w	r3, r3, #16
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d008      	beq.n	80042d8 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	015a      	lsls	r2, r3, #5
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	4413      	add	r3, r2
 80042ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042d2:	461a      	mov	r2, r3
 80042d4:	2310      	movs	r3, #16
 80042d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d008      	beq.n	80042f4 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80042e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e4:	015a      	lsls	r2, r3, #5
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	4413      	add	r3, r2
 80042ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ee:	461a      	mov	r2, r3
 80042f0:	2340      	movs	r3, #64	; 0x40
 80042f2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d023      	beq.n	8004346 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80042fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004300:	6a38      	ldr	r0, [r7, #32]
 8004302:	f002 fd2b 	bl	8006d5c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004306:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004308:	4613      	mov	r3, r2
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	4413      	add	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	3338      	adds	r3, #56	; 0x38
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	4413      	add	r3, r2
 8004316:	3304      	adds	r3, #4
 8004318:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	78db      	ldrb	r3, [r3, #3]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d108      	bne.n	8004334 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	2200      	movs	r2, #0
 8004326:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432a:	b2db      	uxtb	r3, r3
 800432c:	4619      	mov	r1, r3
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f005 fb30 	bl	8009994 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004336:	015a      	lsls	r2, r3, #5
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	4413      	add	r3, r2
 800433c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004340:	461a      	mov	r2, r3
 8004342:	2302      	movs	r3, #2
 8004344:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800434c:	2b00      	cmp	r3, #0
 800434e:	d003      	beq.n	8004358 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004350:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 fc96 	bl	8004c84 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435a:	3301      	adds	r3, #1
 800435c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800435e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004360:	085b      	lsrs	r3, r3, #1
 8004362:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004366:	2b00      	cmp	r3, #0
 8004368:	f47f af65 	bne.w	8004236 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4618      	mov	r0, r3
 8004372:	f003 fb91 	bl	8007a98 <USB_ReadInterrupts>
 8004376:	4603      	mov	r3, r0
 8004378:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800437c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004380:	d114      	bne.n	80043ac <HAL_PCD_IRQHandler+0x44c>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	69fa      	ldr	r2, [r7, #28]
 800438c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004390:	f023 0301 	bic.w	r3, r3, #1
 8004394:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f005 fadc 	bl	8009954 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	695a      	ldr	r2, [r3, #20]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80043aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f003 fb71 	bl	8007a98 <USB_ReadInterrupts>
 80043b6:	4603      	mov	r3, r0
 80043b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043c0:	d112      	bne.n	80043e8 <HAL_PCD_IRQHandler+0x488>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d102      	bne.n	80043d8 <HAL_PCD_IRQHandler+0x478>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f005 fa98 	bl	8009908 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695a      	ldr	r2, [r3, #20]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80043e6:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f003 fb53 	bl	8007a98 <USB_ReadInterrupts>
 80043f2:	4603      	mov	r3, r0
 80043f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043fc:	f040 80b5 	bne.w	800456a <HAL_PCD_IRQHandler+0x60a>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	69fa      	ldr	r2, [r7, #28]
 800440a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800440e:	f023 0301 	bic.w	r3, r3, #1
 8004412:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2110      	movs	r1, #16
 800441a:	4618      	mov	r0, r3
 800441c:	f002 fc9e 	bl	8006d5c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004420:	2300      	movs	r3, #0
 8004422:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004424:	e046      	b.n	80044b4 <HAL_PCD_IRQHandler+0x554>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004432:	461a      	mov	r2, r3
 8004434:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004438:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800443a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443c:	015a      	lsls	r2, r3, #5
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	4413      	add	r3, r2
 8004442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800444a:	0151      	lsls	r1, r2, #5
 800444c:	69fa      	ldr	r2, [r7, #28]
 800444e:	440a      	add	r2, r1
 8004450:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004454:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004458:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800445a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800445c:	015a      	lsls	r2, r3, #5
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	4413      	add	r3, r2
 8004462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004466:	461a      	mov	r2, r3
 8004468:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800446c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800446e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004470:	015a      	lsls	r2, r3, #5
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	4413      	add	r3, r2
 8004476:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800447e:	0151      	lsls	r1, r2, #5
 8004480:	69fa      	ldr	r2, [r7, #28]
 8004482:	440a      	add	r2, r1
 8004484:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004488:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800448c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800448e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004490:	015a      	lsls	r2, r3, #5
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	4413      	add	r3, r2
 8004496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800449e:	0151      	lsls	r1, r2, #5
 80044a0:	69fa      	ldr	r2, [r7, #28]
 80044a2:	440a      	add	r2, r1
 80044a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80044a8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80044ac:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b0:	3301      	adds	r3, #1
 80044b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d3b3      	bcc.n	8004426 <HAL_PCD_IRQHandler+0x4c6>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044c4:	69db      	ldr	r3, [r3, #28]
 80044c6:	69fa      	ldr	r2, [r7, #28]
 80044c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044cc:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80044d0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d016      	beq.n	8004508 <HAL_PCD_IRQHandler+0x5a8>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044e4:	69fa      	ldr	r2, [r7, #28]
 80044e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044ea:	f043 030b 	orr.w	r3, r3, #11
 80044ee:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fa:	69fa      	ldr	r2, [r7, #28]
 80044fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004500:	f043 030b 	orr.w	r3, r3, #11
 8004504:	6453      	str	r3, [r2, #68]	; 0x44
 8004506:	e015      	b.n	8004534 <HAL_PCD_IRQHandler+0x5d4>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	69fa      	ldr	r2, [r7, #28]
 8004512:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004516:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800451a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800451e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	69fa      	ldr	r2, [r7, #28]
 800452a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800452e:	f043 030b 	orr.w	r3, r3, #11
 8004532:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	69fa      	ldr	r2, [r7, #28]
 800453e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004542:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004546:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004552:	4619      	mov	r1, r3
 8004554:	4610      	mov	r0, r2
 8004556:	f003 fb5d 	bl	8007c14 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695a      	ldr	r2, [r3, #20]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004568:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f003 fa92 	bl	8007a98 <USB_ReadInterrupts>
 8004574:	4603      	mov	r3, r0
 8004576:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800457a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800457e:	d124      	bne.n	80045ca <HAL_PCD_IRQHandler+0x66a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f003 fb22 	bl	8007bce <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4618      	mov	r0, r3
 8004590:	f002 fc60 	bl	8006e54 <USB_GetDevSpeed>
 8004594:	4603      	mov	r3, r0
 8004596:	461a      	mov	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681c      	ldr	r4, [r3, #0]
 80045a0:	f001 f98c 	bl	80058bc <HAL_RCC_GetHCLKFreq>
 80045a4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	461a      	mov	r2, r3
 80045ae:	4620      	mov	r0, r4
 80045b0:	f002 f9aa 	bl	8006908 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f005 f988 	bl	80098ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	695a      	ldr	r2, [r3, #20]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80045c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f003 fa62 	bl	8007a98 <USB_ReadInterrupts>
 80045d4:	4603      	mov	r3, r0
 80045d6:	f003 0308 	and.w	r3, r3, #8
 80045da:	2b08      	cmp	r3, #8
 80045dc:	d10a      	bne.n	80045f4 <HAL_PCD_IRQHandler+0x694>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f005 f965 	bl	80098ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	695a      	ldr	r2, [r3, #20]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f002 0208 	and.w	r2, r2, #8
 80045f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f003 fa4d 	bl	8007a98 <USB_ReadInterrupts>
 80045fe:	4603      	mov	r3, r0
 8004600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004604:	2b80      	cmp	r3, #128	; 0x80
 8004606:	d122      	bne.n	800464e <HAL_PCD_IRQHandler+0x6ee>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004610:	6a3b      	ldr	r3, [r7, #32]
 8004612:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004614:	2301      	movs	r3, #1
 8004616:	627b      	str	r3, [r7, #36]	; 0x24
 8004618:	e014      	b.n	8004644 <HAL_PCD_IRQHandler+0x6e4>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800461a:	6879      	ldr	r1, [r7, #4]
 800461c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800461e:	4613      	mov	r3, r2
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	4413      	add	r3, r2
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	440b      	add	r3, r1
 8004628:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d105      	bne.n	800463e <HAL_PCD_IRQHandler+0x6de>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004634:	b2db      	uxtb	r3, r3
 8004636:	4619      	mov	r1, r3
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 faf2 	bl	8004c22 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800463e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004640:	3301      	adds	r3, #1
 8004642:	627b      	str	r3, [r7, #36]	; 0x24
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800464a:	429a      	cmp	r2, r3
 800464c:	d3e5      	bcc.n	800461a <HAL_PCD_IRQHandler+0x6ba>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4618      	mov	r0, r3
 8004654:	f003 fa20 	bl	8007a98 <USB_ReadInterrupts>
 8004658:	4603      	mov	r3, r0
 800465a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800465e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004662:	d13b      	bne.n	80046dc <HAL_PCD_IRQHandler+0x77c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004664:	2301      	movs	r3, #1
 8004666:	627b      	str	r3, [r7, #36]	; 0x24
 8004668:	e02b      	b.n	80046c2 <HAL_PCD_IRQHandler+0x762>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800466a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800466c:	015a      	lsls	r2, r3, #5
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	4413      	add	r3, r2
 8004672:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800467a:	6879      	ldr	r1, [r7, #4]
 800467c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800467e:	4613      	mov	r3, r2
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	3340      	adds	r3, #64	; 0x40
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b01      	cmp	r3, #1
 800468e:	d115      	bne.n	80046bc <HAL_PCD_IRQHandler+0x75c>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004690:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004692:	2b00      	cmp	r3, #0
 8004694:	da12      	bge.n	80046bc <HAL_PCD_IRQHandler+0x75c>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004696:	6879      	ldr	r1, [r7, #4]
 8004698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800469a:	4613      	mov	r3, r2
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	4413      	add	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	440b      	add	r3, r1
 80046a4:	333f      	adds	r3, #63	; 0x3f
 80046a6:	2201      	movs	r2, #1
 80046a8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80046aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	4619      	mov	r1, r3
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 fab3 	bl	8004c22 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046be:	3301      	adds	r3, #1
 80046c0:	627b      	str	r3, [r7, #36]	; 0x24
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d3ce      	bcc.n	800466a <HAL_PCD_IRQHandler+0x70a>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	695a      	ldr	r2, [r3, #20]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80046da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4618      	mov	r0, r3
 80046e2:	f003 f9d9 	bl	8007a98 <USB_ReadInterrupts>
 80046e6:	4603      	mov	r3, r0
 80046e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046f0:	d155      	bne.n	800479e <HAL_PCD_IRQHandler+0x83e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046f2:	2301      	movs	r3, #1
 80046f4:	627b      	str	r3, [r7, #36]	; 0x24
 80046f6:	e045      	b.n	8004784 <HAL_PCD_IRQHandler+0x824>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80046f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fa:	015a      	lsls	r2, r3, #5
 80046fc:	69fb      	ldr	r3, [r7, #28]
 80046fe:	4413      	add	r3, r2
 8004700:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004708:	6879      	ldr	r1, [r7, #4]
 800470a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800470c:	4613      	mov	r3, r2
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	4413      	add	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	440b      	add	r3, r1
 8004716:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d12e      	bne.n	800477e <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004720:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004722:	2b00      	cmp	r3, #0
 8004724:	da2b      	bge.n	800477e <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004732:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004736:	429a      	cmp	r2, r3
 8004738:	d121      	bne.n	800477e <HAL_PCD_IRQHandler+0x81e>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800473e:	4613      	mov	r3, r2
 8004740:	00db      	lsls	r3, r3, #3
 8004742:	4413      	add	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800474c:	2201      	movs	r2, #1
 800474e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004750:	6a3b      	ldr	r3, [r7, #32]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004758:	6a3b      	ldr	r3, [r7, #32]
 800475a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10a      	bne.n	800477e <HAL_PCD_IRQHandler+0x81e>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	69fa      	ldr	r2, [r7, #28]
 8004772:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004776:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800477a:	6053      	str	r3, [r2, #4]
            break;
 800477c:	e007      	b.n	800478e <HAL_PCD_IRQHandler+0x82e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	3301      	adds	r3, #1
 8004782:	627b      	str	r3, [r7, #36]	; 0x24
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800478a:	429a      	cmp	r2, r3
 800478c:	d3b4      	bcc.n	80046f8 <HAL_PCD_IRQHandler+0x798>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	695a      	ldr	r2, [r3, #20]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800479c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f003 f978 	bl	8007a98 <USB_ReadInterrupts>
 80047a8:	4603      	mov	r3, r0
 80047aa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80047ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b2:	d10a      	bne.n	80047ca <HAL_PCD_IRQHandler+0x86a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f005 f8ff 	bl	80099b8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695a      	ldr	r2, [r3, #20]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80047c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f003 f962 	bl	8007a98 <USB_ReadInterrupts>
 80047d4:	4603      	mov	r3, r0
 80047d6:	f003 0304 	and.w	r3, r3, #4
 80047da:	2b04      	cmp	r3, #4
 80047dc:	d115      	bne.n	800480a <HAL_PCD_IRQHandler+0x8aa>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	f003 0304 	and.w	r3, r3, #4
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <HAL_PCD_IRQHandler+0x896>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f005 f8ef 	bl	80099d4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6859      	ldr	r1, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	430a      	orrs	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
 8004806:	e000      	b.n	800480a <HAL_PCD_IRQHandler+0x8aa>
      return;
 8004808:	bf00      	nop
    }
  }
}
 800480a:	3734      	adds	r7, #52	; 0x34
 800480c:	46bd      	mov	sp, r7
 800480e:	bd90      	pop	{r4, r7, pc}

08004810 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	460b      	mov	r3, r1
 800481a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004822:	2b01      	cmp	r3, #1
 8004824:	d101      	bne.n	800482a <HAL_PCD_SetAddress+0x1a>
 8004826:	2302      	movs	r3, #2
 8004828:	e013      	b.n	8004852 <HAL_PCD_SetAddress+0x42>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	78fa      	ldrb	r2, [r7, #3]
 8004836:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	78fa      	ldrb	r2, [r7, #3]
 8004840:	4611      	mov	r1, r2
 8004842:	4618      	mov	r0, r3
 8004844:	f003 f8c3 	bl	80079ce <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800485a:	b580      	push	{r7, lr}
 800485c:	b084      	sub	sp, #16
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
 8004862:	4608      	mov	r0, r1
 8004864:	4611      	mov	r1, r2
 8004866:	461a      	mov	r2, r3
 8004868:	4603      	mov	r3, r0
 800486a:	70fb      	strb	r3, [r7, #3]
 800486c:	460b      	mov	r3, r1
 800486e:	803b      	strh	r3, [r7, #0]
 8004870:	4613      	mov	r3, r2
 8004872:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004874:	2300      	movs	r3, #0
 8004876:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004878:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800487c:	2b00      	cmp	r3, #0
 800487e:	da0f      	bge.n	80048a0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004880:	78fb      	ldrb	r3, [r7, #3]
 8004882:	f003 020f 	and.w	r2, r3, #15
 8004886:	4613      	mov	r3, r2
 8004888:	00db      	lsls	r3, r3, #3
 800488a:	4413      	add	r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	3338      	adds	r3, #56	; 0x38
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	4413      	add	r3, r2
 8004894:	3304      	adds	r3, #4
 8004896:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2201      	movs	r2, #1
 800489c:	705a      	strb	r2, [r3, #1]
 800489e:	e00f      	b.n	80048c0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048a0:	78fb      	ldrb	r3, [r7, #3]
 80048a2:	f003 020f 	and.w	r2, r3, #15
 80048a6:	4613      	mov	r3, r2
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	4413      	add	r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	4413      	add	r3, r2
 80048b6:	3304      	adds	r3, #4
 80048b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048c0:	78fb      	ldrb	r3, [r7, #3]
 80048c2:	f003 030f 	and.w	r3, r3, #15
 80048c6:	b2da      	uxtb	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80048cc:	883a      	ldrh	r2, [r7, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	78ba      	ldrb	r2, [r7, #2]
 80048d6:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	785b      	ldrb	r3, [r3, #1]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d004      	beq.n	80048ea <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80048ea:	78bb      	ldrb	r3, [r7, #2]
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d102      	bne.n	80048f6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d101      	bne.n	8004904 <HAL_PCD_EP_Open+0xaa>
 8004900:	2302      	movs	r3, #2
 8004902:	e00e      	b.n	8004922 <HAL_PCD_EP_Open+0xc8>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68f9      	ldr	r1, [r7, #12]
 8004912:	4618      	mov	r0, r3
 8004914:	f002 fabc 	bl	8006e90 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004920:	7afb      	ldrb	r3, [r7, #11]
}
 8004922:	4618      	mov	r0, r3
 8004924:	3710      	adds	r7, #16
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800492a:	b580      	push	{r7, lr}
 800492c:	b084      	sub	sp, #16
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
 8004932:	460b      	mov	r3, r1
 8004934:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004936:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800493a:	2b00      	cmp	r3, #0
 800493c:	da0f      	bge.n	800495e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800493e:	78fb      	ldrb	r3, [r7, #3]
 8004940:	f003 020f 	and.w	r2, r3, #15
 8004944:	4613      	mov	r3, r2
 8004946:	00db      	lsls	r3, r3, #3
 8004948:	4413      	add	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	3338      	adds	r3, #56	; 0x38
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	4413      	add	r3, r2
 8004952:	3304      	adds	r3, #4
 8004954:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2201      	movs	r2, #1
 800495a:	705a      	strb	r2, [r3, #1]
 800495c:	e00f      	b.n	800497e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800495e:	78fb      	ldrb	r3, [r7, #3]
 8004960:	f003 020f 	and.w	r2, r3, #15
 8004964:	4613      	mov	r3, r2
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	4413      	add	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	4413      	add	r3, r2
 8004974:	3304      	adds	r3, #4
 8004976:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800497e:	78fb      	ldrb	r3, [r7, #3]
 8004980:	f003 030f 	and.w	r3, r3, #15
 8004984:	b2da      	uxtb	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004990:	2b01      	cmp	r3, #1
 8004992:	d101      	bne.n	8004998 <HAL_PCD_EP_Close+0x6e>
 8004994:	2302      	movs	r3, #2
 8004996:	e00e      	b.n	80049b6 <HAL_PCD_EP_Close+0x8c>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68f9      	ldr	r1, [r7, #12]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f002 faf8 	bl	8006f9c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3710      	adds	r7, #16
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}

080049be <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049be:	b580      	push	{r7, lr}
 80049c0:	b086      	sub	sp, #24
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	60f8      	str	r0, [r7, #12]
 80049c6:	607a      	str	r2, [r7, #4]
 80049c8:	603b      	str	r3, [r7, #0]
 80049ca:	460b      	mov	r3, r1
 80049cc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049ce:	7afb      	ldrb	r3, [r7, #11]
 80049d0:	f003 020f 	and.w	r2, r3, #15
 80049d4:	4613      	mov	r3, r2
 80049d6:	00db      	lsls	r3, r3, #3
 80049d8:	4413      	add	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	4413      	add	r3, r2
 80049e4:	3304      	adds	r3, #4
 80049e6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	2200      	movs	r2, #0
 80049f8:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	2200      	movs	r2, #0
 80049fe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a00:	7afb      	ldrb	r3, [r7, #11]
 8004a02:	f003 030f 	and.w	r3, r3, #15
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	6979      	ldr	r1, [r7, #20]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f002 fb9e 	bl	8007154 <USB_EPStartXfer>

  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3718      	adds	r7, #24
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004a22:	b480      	push	{r7}
 8004a24:	b083      	sub	sp, #12
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a2e:	78fb      	ldrb	r3, [r7, #3]
 8004a30:	f003 020f 	and.w	r2, r3, #15
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	00db      	lsls	r3, r3, #3
 8004a3a:	4413      	add	r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8004a44:	681b      	ldr	r3, [r3, #0]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bc80      	pop	{r7}
 8004a4e:	4770      	bx	lr

08004a50 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	607a      	str	r2, [r7, #4]
 8004a5a:	603b      	str	r3, [r7, #0]
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a60:	7afb      	ldrb	r3, [r7, #11]
 8004a62:	f003 020f 	and.w	r2, r3, #15
 8004a66:	4613      	mov	r3, r2
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	4413      	add	r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	3338      	adds	r3, #56	; 0x38
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	4413      	add	r3, r2
 8004a74:	3304      	adds	r3, #4
 8004a76:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	683a      	ldr	r2, [r7, #0]
 8004a82:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	2200      	movs	r2, #0
 8004a88:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a90:	7afb      	ldrb	r3, [r7, #11]
 8004a92:	f003 030f 	and.w	r3, r3, #15
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6979      	ldr	r1, [r7, #20]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f002 fb56 	bl	8007154 <USB_EPStartXfer>

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3718      	adds	r7, #24
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b084      	sub	sp, #16
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
 8004aba:	460b      	mov	r3, r1
 8004abc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004abe:	78fb      	ldrb	r3, [r7, #3]
 8004ac0:	f003 020f 	and.w	r2, r3, #15
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d901      	bls.n	8004ad0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e04e      	b.n	8004b6e <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ad0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	da0f      	bge.n	8004af8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ad8:	78fb      	ldrb	r3, [r7, #3]
 8004ada:	f003 020f 	and.w	r2, r3, #15
 8004ade:	4613      	mov	r3, r2
 8004ae0:	00db      	lsls	r3, r3, #3
 8004ae2:	4413      	add	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	3338      	adds	r3, #56	; 0x38
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	4413      	add	r3, r2
 8004aec:	3304      	adds	r3, #4
 8004aee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2201      	movs	r2, #1
 8004af4:	705a      	strb	r2, [r3, #1]
 8004af6:	e00d      	b.n	8004b14 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004af8:	78fa      	ldrb	r2, [r7, #3]
 8004afa:	4613      	mov	r3, r2
 8004afc:	00db      	lsls	r3, r3, #3
 8004afe:	4413      	add	r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	4413      	add	r3, r2
 8004b0a:	3304      	adds	r3, #4
 8004b0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2201      	movs	r2, #1
 8004b18:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b1a:	78fb      	ldrb	r3, [r7, #3]
 8004b1c:	f003 030f 	and.w	r3, r3, #15
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d101      	bne.n	8004b34 <HAL_PCD_EP_SetStall+0x82>
 8004b30:	2302      	movs	r3, #2
 8004b32:	e01c      	b.n	8004b6e <HAL_PCD_EP_SetStall+0xbc>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68f9      	ldr	r1, [r7, #12]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f002 fe71 	bl	800782a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b48:	78fb      	ldrb	r3, [r7, #3]
 8004b4a:	f003 030f 	and.w	r3, r3, #15
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d108      	bne.n	8004b64 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4610      	mov	r0, r2
 8004b60:	f003 f858 	bl	8007c14 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b084      	sub	sp, #16
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
 8004b7e:	460b      	mov	r3, r1
 8004b80:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004b82:	78fb      	ldrb	r3, [r7, #3]
 8004b84:	f003 020f 	and.w	r2, r3, #15
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d901      	bls.n	8004b94 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e042      	b.n	8004c1a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	da0f      	bge.n	8004bbc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b9c:	78fb      	ldrb	r3, [r7, #3]
 8004b9e:	f003 020f 	and.w	r2, r3, #15
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	00db      	lsls	r3, r3, #3
 8004ba6:	4413      	add	r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	3338      	adds	r3, #56	; 0x38
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	4413      	add	r3, r2
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	705a      	strb	r2, [r3, #1]
 8004bba:	e00f      	b.n	8004bdc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bbc:	78fb      	ldrb	r3, [r7, #3]
 8004bbe:	f003 020f 	and.w	r2, r3, #15
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	00db      	lsls	r3, r3, #3
 8004bc6:	4413      	add	r3, r2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004be2:	78fb      	ldrb	r3, [r7, #3]
 8004be4:	f003 030f 	and.w	r3, r3, #15
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d101      	bne.n	8004bfc <HAL_PCD_EP_ClrStall+0x86>
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	e00e      	b.n	8004c1a <HAL_PCD_EP_ClrStall+0xa4>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68f9      	ldr	r1, [r7, #12]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f002 fe7a 	bl	8007904 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b084      	sub	sp, #16
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004c2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	da0c      	bge.n	8004c50 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c36:	78fb      	ldrb	r3, [r7, #3]
 8004c38:	f003 020f 	and.w	r2, r3, #15
 8004c3c:	4613      	mov	r3, r2
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	4413      	add	r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	3338      	adds	r3, #56	; 0x38
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	4413      	add	r3, r2
 8004c4a:	3304      	adds	r3, #4
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	e00c      	b.n	8004c6a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c50:	78fb      	ldrb	r3, [r7, #3]
 8004c52:	f003 020f 	and.w	r2, r3, #15
 8004c56:	4613      	mov	r3, r2
 8004c58:	00db      	lsls	r3, r3, #3
 8004c5a:	4413      	add	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	4413      	add	r3, r2
 8004c66:	3304      	adds	r3, #4
 8004c68:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68f9      	ldr	r1, [r7, #12]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f002 fca1 	bl	80075b8 <USB_EPStopXfer>
 8004c76:	4603      	mov	r3, r0
 8004c78:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004c7a:	7afb      	ldrb	r3, [r7, #11]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b088      	sub	sp, #32
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	00db      	lsls	r3, r3, #3
 8004c9e:	4413      	add	r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	3338      	adds	r3, #56	; 0x38
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	3304      	adds	r3, #4
 8004caa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	695a      	ldr	r2, [r3, #20]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d901      	bls.n	8004cbc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e067      	b.n	8004d8c <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	691a      	ldr	r2, [r3, #16]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	69fa      	ldr	r2, [r7, #28]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d902      	bls.n	8004cd8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	3303      	adds	r3, #3
 8004cdc:	089b      	lsrs	r3, r3, #2
 8004cde:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ce0:	e026      	b.n	8004d30 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	691a      	ldr	r2, [r3, #16]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	69fa      	ldr	r2, [r7, #28]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d902      	bls.n	8004cfe <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	3303      	adds	r3, #3
 8004d02:	089b      	lsrs	r3, r3, #2
 8004d04:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	68d9      	ldr	r1, [r3, #12]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	b2da      	uxtb	r2, r3
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	6978      	ldr	r0, [r7, #20]
 8004d14:	f002 fcf9 	bl	800770a <USB_WritePacket>

    ep->xfer_buff  += len;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	68da      	ldr	r2, [r3, #12]
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	441a      	add	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	695a      	ldr	r2, [r3, #20]
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	441a      	add	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d809      	bhi.n	8004d5a <PCD_WriteEmptyTxFifo+0xd6>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	695a      	ldr	r2, [r3, #20]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d203      	bcs.n	8004d5a <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1c3      	bne.n	8004ce2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	691a      	ldr	r2, [r3, #16]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d811      	bhi.n	8004d8a <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	f003 030f 	and.w	r3, r3, #15
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d72:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	43db      	mvns	r3, r3
 8004d80:	6939      	ldr	r1, [r7, #16]
 8004d82:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d86:	4013      	ands	r3, r2
 8004d88:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3720      	adds	r7, #32
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	333c      	adds	r3, #60	; 0x3c
 8004dac:	3304      	adds	r3, #4
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	015a      	lsls	r2, r3, #5
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	4413      	add	r3, r2
 8004dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	4a19      	ldr	r2, [pc, #100]	; (8004e2c <PCD_EP_OutXfrComplete_int+0x98>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d124      	bne.n	8004e14 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d00a      	beq.n	8004dea <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	015a      	lsls	r2, r3, #5
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	4413      	add	r3, r2
 8004ddc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004de0:	461a      	mov	r2, r3
 8004de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004de6:	6093      	str	r3, [r2, #8]
 8004de8:	e01a      	b.n	8004e20 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	f003 0320 	and.w	r3, r3, #32
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d008      	beq.n	8004e06 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e00:	461a      	mov	r2, r3
 8004e02:	2320      	movs	r3, #32
 8004e04:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f004 fd19 	bl	8009844 <HAL_PCD_DataOutStageCallback>
 8004e12:	e005      	b.n	8004e20 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	4619      	mov	r1, r3
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f004 fd12 	bl	8009844 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3718      	adds	r7, #24
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	4f54310a 	.word	0x4f54310a

08004e30 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b086      	sub	sp, #24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	333c      	adds	r3, #60	; 0x3c
 8004e48:	3304      	adds	r3, #4
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	015a      	lsls	r2, r3, #5
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	4413      	add	r3, r2
 8004e56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4a0c      	ldr	r2, [pc, #48]	; (8004e94 <PCD_EP_OutSetupPacket_int+0x64>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d90e      	bls.n	8004e84 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d009      	beq.n	8004e84 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	015a      	lsls	r2, r3, #5
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	4413      	add	r3, r2
 8004e78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e82:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f004 fccb 	bl	8009820 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3718      	adds	r7, #24
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	4f54300a 	.word	0x4f54300a

08004e98 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	70fb      	strb	r3, [r7, #3]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d107      	bne.n	8004ec6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004eb6:	883b      	ldrh	r3, [r7, #0]
 8004eb8:	0419      	lsls	r1, r3, #16
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	629a      	str	r2, [r3, #40]	; 0x28
 8004ec4:	e028      	b.n	8004f18 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ecc:	0c1b      	lsrs	r3, r3, #16
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	73fb      	strb	r3, [r7, #15]
 8004ed8:	e00d      	b.n	8004ef6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	7bfb      	ldrb	r3, [r7, #15]
 8004ee0:	3340      	adds	r3, #64	; 0x40
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	0c1b      	lsrs	r3, r3, #16
 8004eea:	68ba      	ldr	r2, [r7, #8]
 8004eec:	4413      	add	r3, r2
 8004eee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ef0:	7bfb      	ldrb	r3, [r7, #15]
 8004ef2:	3301      	adds	r3, #1
 8004ef4:	73fb      	strb	r3, [r7, #15]
 8004ef6:	7bfa      	ldrb	r2, [r7, #15]
 8004ef8:	78fb      	ldrb	r3, [r7, #3]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d3ec      	bcc.n	8004eda <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004f00:	883b      	ldrh	r3, [r7, #0]
 8004f02:	0418      	lsls	r0, r3, #16
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6819      	ldr	r1, [r3, #0]
 8004f08:	78fb      	ldrb	r3, [r7, #3]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	4302      	orrs	r2, r0
 8004f10:	3340      	adds	r3, #64	; 0x40
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004f18:	2300      	movs	r3, #0
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3714      	adds	r7, #20
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bc80      	pop	{r7}
 8004f22:	4770      	bx	lr

08004f24 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	887a      	ldrh	r2, [r7, #2]
 8004f36:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	370c      	adds	r7, #12
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bc80      	pop	{r7}
 8004f42:	4770      	bx	lr

08004f44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d101      	bne.n	8004f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e304      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0301 	and.w	r3, r3, #1
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 8087 	beq.w	8005072 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f64:	4b92      	ldr	r3, [pc, #584]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f003 030c 	and.w	r3, r3, #12
 8004f6c:	2b04      	cmp	r3, #4
 8004f6e:	d00c      	beq.n	8004f8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f70:	4b8f      	ldr	r3, [pc, #572]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f003 030c 	and.w	r3, r3, #12
 8004f78:	2b08      	cmp	r3, #8
 8004f7a:	d112      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x5e>
 8004f7c:	4b8c      	ldr	r3, [pc, #560]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f88:	d10b      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f8a:	4b89      	ldr	r3, [pc, #548]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d06c      	beq.n	8005070 <HAL_RCC_OscConfig+0x12c>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d168      	bne.n	8005070 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e2de      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004faa:	d106      	bne.n	8004fba <HAL_RCC_OscConfig+0x76>
 8004fac:	4b80      	ldr	r3, [pc, #512]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a7f      	ldr	r2, [pc, #508]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004fb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fb6:	6013      	str	r3, [r2, #0]
 8004fb8:	e02e      	b.n	8005018 <HAL_RCC_OscConfig+0xd4>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10c      	bne.n	8004fdc <HAL_RCC_OscConfig+0x98>
 8004fc2:	4b7b      	ldr	r3, [pc, #492]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a7a      	ldr	r2, [pc, #488]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004fc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fcc:	6013      	str	r3, [r2, #0]
 8004fce:	4b78      	ldr	r3, [pc, #480]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a77      	ldr	r2, [pc, #476]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004fd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fd8:	6013      	str	r3, [r2, #0]
 8004fda:	e01d      	b.n	8005018 <HAL_RCC_OscConfig+0xd4>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fe4:	d10c      	bne.n	8005000 <HAL_RCC_OscConfig+0xbc>
 8004fe6:	4b72      	ldr	r3, [pc, #456]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a71      	ldr	r2, [pc, #452]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ff0:	6013      	str	r3, [r2, #0]
 8004ff2:	4b6f      	ldr	r3, [pc, #444]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a6e      	ldr	r2, [pc, #440]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8004ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ffc:	6013      	str	r3, [r2, #0]
 8004ffe:	e00b      	b.n	8005018 <HAL_RCC_OscConfig+0xd4>
 8005000:	4b6b      	ldr	r3, [pc, #428]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a6a      	ldr	r2, [pc, #424]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8005006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800500a:	6013      	str	r3, [r2, #0]
 800500c:	4b68      	ldr	r3, [pc, #416]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a67      	ldr	r2, [pc, #412]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8005012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005016:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d013      	beq.n	8005048 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005020:	f7fd ff2a 	bl	8002e78 <HAL_GetTick>
 8005024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005026:	e008      	b.n	800503a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005028:	f7fd ff26 	bl	8002e78 <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	2b64      	cmp	r3, #100	; 0x64
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e292      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800503a:	4b5d      	ldr	r3, [pc, #372]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d0f0      	beq.n	8005028 <HAL_RCC_OscConfig+0xe4>
 8005046:	e014      	b.n	8005072 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005048:	f7fd ff16 	bl	8002e78 <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005050:	f7fd ff12 	bl	8002e78 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b64      	cmp	r3, #100	; 0x64
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e27e      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005062:	4b53      	ldr	r3, [pc, #332]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1f0      	bne.n	8005050 <HAL_RCC_OscConfig+0x10c>
 800506e:	e000      	b.n	8005072 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d063      	beq.n	8005146 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800507e:	4b4c      	ldr	r3, [pc, #304]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f003 030c 	and.w	r3, r3, #12
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00b      	beq.n	80050a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800508a:	4b49      	ldr	r3, [pc, #292]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	f003 030c 	and.w	r3, r3, #12
 8005092:	2b08      	cmp	r3, #8
 8005094:	d11c      	bne.n	80050d0 <HAL_RCC_OscConfig+0x18c>
 8005096:	4b46      	ldr	r3, [pc, #280]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d116      	bne.n	80050d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050a2:	4b43      	ldr	r3, [pc, #268]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d005      	beq.n	80050ba <HAL_RCC_OscConfig+0x176>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d001      	beq.n	80050ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e252      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ba:	4b3d      	ldr	r3, [pc, #244]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	00db      	lsls	r3, r3, #3
 80050c8:	4939      	ldr	r1, [pc, #228]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 80050ca:	4313      	orrs	r3, r2
 80050cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ce:	e03a      	b.n	8005146 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	695b      	ldr	r3, [r3, #20]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d020      	beq.n	800511a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050d8:	4b36      	ldr	r3, [pc, #216]	; (80051b4 <HAL_RCC_OscConfig+0x270>)
 80050da:	2201      	movs	r2, #1
 80050dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050de:	f7fd fecb 	bl	8002e78 <HAL_GetTick>
 80050e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050e4:	e008      	b.n	80050f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050e6:	f7fd fec7 	bl	8002e78 <HAL_GetTick>
 80050ea:	4602      	mov	r2, r0
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	d901      	bls.n	80050f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e233      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050f8:	4b2d      	ldr	r3, [pc, #180]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d0f0      	beq.n	80050e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005104:	4b2a      	ldr	r3, [pc, #168]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	00db      	lsls	r3, r3, #3
 8005112:	4927      	ldr	r1, [pc, #156]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 8005114:	4313      	orrs	r3, r2
 8005116:	600b      	str	r3, [r1, #0]
 8005118:	e015      	b.n	8005146 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800511a:	4b26      	ldr	r3, [pc, #152]	; (80051b4 <HAL_RCC_OscConfig+0x270>)
 800511c:	2200      	movs	r2, #0
 800511e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005120:	f7fd feaa 	bl	8002e78 <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005128:	f7fd fea6 	bl	8002e78 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b02      	cmp	r3, #2
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e212      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800513a:	4b1d      	ldr	r3, [pc, #116]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1f0      	bne.n	8005128 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0308 	and.w	r3, r3, #8
 800514e:	2b00      	cmp	r3, #0
 8005150:	d03a      	beq.n	80051c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d019      	beq.n	800518e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800515a:	4b17      	ldr	r3, [pc, #92]	; (80051b8 <HAL_RCC_OscConfig+0x274>)
 800515c:	2201      	movs	r2, #1
 800515e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005160:	f7fd fe8a 	bl	8002e78 <HAL_GetTick>
 8005164:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005166:	e008      	b.n	800517a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005168:	f7fd fe86 	bl	8002e78 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	2b02      	cmp	r3, #2
 8005174:	d901      	bls.n	800517a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e1f2      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800517a:	4b0d      	ldr	r3, [pc, #52]	; (80051b0 <HAL_RCC_OscConfig+0x26c>)
 800517c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d0f0      	beq.n	8005168 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005186:	2001      	movs	r0, #1
 8005188:	f000 fba2 	bl	80058d0 <RCC_Delay>
 800518c:	e01c      	b.n	80051c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800518e:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <HAL_RCC_OscConfig+0x274>)
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005194:	f7fd fe70 	bl	8002e78 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800519a:	e00f      	b.n	80051bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800519c:	f7fd fe6c 	bl	8002e78 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d908      	bls.n	80051bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e1d8      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
 80051ae:	bf00      	nop
 80051b0:	40021000 	.word	0x40021000
 80051b4:	42420000 	.word	0x42420000
 80051b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051bc:	4b9b      	ldr	r3, [pc, #620]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1e9      	bne.n	800519c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0304 	and.w	r3, r3, #4
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	f000 80a6 	beq.w	8005322 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051d6:	2300      	movs	r3, #0
 80051d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051da:	4b94      	ldr	r3, [pc, #592]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80051dc:	69db      	ldr	r3, [r3, #28]
 80051de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10d      	bne.n	8005202 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051e6:	4b91      	ldr	r3, [pc, #580]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	4a90      	ldr	r2, [pc, #576]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80051ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051f0:	61d3      	str	r3, [r2, #28]
 80051f2:	4b8e      	ldr	r3, [pc, #568]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051fa:	60bb      	str	r3, [r7, #8]
 80051fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051fe:	2301      	movs	r3, #1
 8005200:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005202:	4b8b      	ldr	r3, [pc, #556]	; (8005430 <HAL_RCC_OscConfig+0x4ec>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800520a:	2b00      	cmp	r3, #0
 800520c:	d118      	bne.n	8005240 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800520e:	4b88      	ldr	r3, [pc, #544]	; (8005430 <HAL_RCC_OscConfig+0x4ec>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a87      	ldr	r2, [pc, #540]	; (8005430 <HAL_RCC_OscConfig+0x4ec>)
 8005214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800521a:	f7fd fe2d 	bl	8002e78 <HAL_GetTick>
 800521e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005220:	e008      	b.n	8005234 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005222:	f7fd fe29 	bl	8002e78 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	2b64      	cmp	r3, #100	; 0x64
 800522e:	d901      	bls.n	8005234 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e195      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005234:	4b7e      	ldr	r3, [pc, #504]	; (8005430 <HAL_RCC_OscConfig+0x4ec>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800523c:	2b00      	cmp	r3, #0
 800523e:	d0f0      	beq.n	8005222 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d106      	bne.n	8005256 <HAL_RCC_OscConfig+0x312>
 8005248:	4b78      	ldr	r3, [pc, #480]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	4a77      	ldr	r2, [pc, #476]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800524e:	f043 0301 	orr.w	r3, r3, #1
 8005252:	6213      	str	r3, [r2, #32]
 8005254:	e02d      	b.n	80052b2 <HAL_RCC_OscConfig+0x36e>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10c      	bne.n	8005278 <HAL_RCC_OscConfig+0x334>
 800525e:	4b73      	ldr	r3, [pc, #460]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005260:	6a1b      	ldr	r3, [r3, #32]
 8005262:	4a72      	ldr	r2, [pc, #456]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005264:	f023 0301 	bic.w	r3, r3, #1
 8005268:	6213      	str	r3, [r2, #32]
 800526a:	4b70      	ldr	r3, [pc, #448]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800526c:	6a1b      	ldr	r3, [r3, #32]
 800526e:	4a6f      	ldr	r2, [pc, #444]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005270:	f023 0304 	bic.w	r3, r3, #4
 8005274:	6213      	str	r3, [r2, #32]
 8005276:	e01c      	b.n	80052b2 <HAL_RCC_OscConfig+0x36e>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	2b05      	cmp	r3, #5
 800527e:	d10c      	bne.n	800529a <HAL_RCC_OscConfig+0x356>
 8005280:	4b6a      	ldr	r3, [pc, #424]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005282:	6a1b      	ldr	r3, [r3, #32]
 8005284:	4a69      	ldr	r2, [pc, #420]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005286:	f043 0304 	orr.w	r3, r3, #4
 800528a:	6213      	str	r3, [r2, #32]
 800528c:	4b67      	ldr	r3, [pc, #412]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800528e:	6a1b      	ldr	r3, [r3, #32]
 8005290:	4a66      	ldr	r2, [pc, #408]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005292:	f043 0301 	orr.w	r3, r3, #1
 8005296:	6213      	str	r3, [r2, #32]
 8005298:	e00b      	b.n	80052b2 <HAL_RCC_OscConfig+0x36e>
 800529a:	4b64      	ldr	r3, [pc, #400]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800529c:	6a1b      	ldr	r3, [r3, #32]
 800529e:	4a63      	ldr	r2, [pc, #396]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80052a0:	f023 0301 	bic.w	r3, r3, #1
 80052a4:	6213      	str	r3, [r2, #32]
 80052a6:	4b61      	ldr	r3, [pc, #388]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80052a8:	6a1b      	ldr	r3, [r3, #32]
 80052aa:	4a60      	ldr	r2, [pc, #384]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80052ac:	f023 0304 	bic.w	r3, r3, #4
 80052b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	691b      	ldr	r3, [r3, #16]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d015      	beq.n	80052e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ba:	f7fd fddd 	bl	8002e78 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052c0:	e00a      	b.n	80052d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052c2:	f7fd fdd9 	bl	8002e78 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d901      	bls.n	80052d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e143      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052d8:	4b54      	ldr	r3, [pc, #336]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	f003 0302 	and.w	r3, r3, #2
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d0ee      	beq.n	80052c2 <HAL_RCC_OscConfig+0x37e>
 80052e4:	e014      	b.n	8005310 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052e6:	f7fd fdc7 	bl	8002e78 <HAL_GetTick>
 80052ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052ec:	e00a      	b.n	8005304 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052ee:	f7fd fdc3 	bl	8002e78 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e12d      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005304:	4b49      	ldr	r3, [pc, #292]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005306:	6a1b      	ldr	r3, [r3, #32]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1ee      	bne.n	80052ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005310:	7dfb      	ldrb	r3, [r7, #23]
 8005312:	2b01      	cmp	r3, #1
 8005314:	d105      	bne.n	8005322 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005316:	4b45      	ldr	r3, [pc, #276]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	4a44      	ldr	r2, [pc, #272]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800531c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005320:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 808c 	beq.w	8005444 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800532c:	4b3f      	ldr	r3, [pc, #252]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005338:	d10e      	bne.n	8005358 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800533a:	4b3c      	ldr	r3, [pc, #240]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005342:	2b08      	cmp	r3, #8
 8005344:	d108      	bne.n	8005358 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8005346:	4b39      	ldr	r3, [pc, #228]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800534a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800534e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005352:	d101      	bne.n	8005358 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e103      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535c:	2b02      	cmp	r3, #2
 800535e:	d14e      	bne.n	80053fe <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005360:	4b32      	ldr	r3, [pc, #200]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005368:	2b00      	cmp	r3, #0
 800536a:	d009      	beq.n	8005380 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 800536c:	4b2f      	ldr	r3, [pc, #188]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 800536e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005370:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005378:	429a      	cmp	r2, r3
 800537a:	d001      	beq.n	8005380 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e0ef      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005380:	4b2c      	ldr	r3, [pc, #176]	; (8005434 <HAL_RCC_OscConfig+0x4f0>)
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005386:	f7fd fd77 	bl	8002e78 <HAL_GetTick>
 800538a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800538c:	e008      	b.n	80053a0 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800538e:	f7fd fd73 	bl	8002e78 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b64      	cmp	r3, #100	; 0x64
 800539a:	d901      	bls.n	80053a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e0df      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80053a0:	4b22      	ldr	r3, [pc, #136]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1f0      	bne.n	800538e <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80053ac:	4b1f      	ldr	r3, [pc, #124]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80053ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b8:	491c      	ldr	r1, [pc, #112]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80053be:	4b1b      	ldr	r3, [pc, #108]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80053c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ca:	4918      	ldr	r1, [pc, #96]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80053d0:	4b18      	ldr	r3, [pc, #96]	; (8005434 <HAL_RCC_OscConfig+0x4f0>)
 80053d2:	2201      	movs	r2, #1
 80053d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d6:	f7fd fd4f 	bl	8002e78 <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80053dc:	e008      	b.n	80053f0 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80053de:	f7fd fd4b 	bl	8002e78 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b64      	cmp	r3, #100	; 0x64
 80053ea:	d901      	bls.n	80053f0 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e0b7      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80053f0:	4b0e      	ldr	r3, [pc, #56]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0f0      	beq.n	80053de <HAL_RCC_OscConfig+0x49a>
 80053fc:	e022      	b.n	8005444 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 80053fe:	4b0b      	ldr	r3, [pc, #44]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005402:	4a0a      	ldr	r2, [pc, #40]	; (800542c <HAL_RCC_OscConfig+0x4e8>)
 8005404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005408:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800540a:	4b0a      	ldr	r3, [pc, #40]	; (8005434 <HAL_RCC_OscConfig+0x4f0>)
 800540c:	2200      	movs	r2, #0
 800540e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005410:	f7fd fd32 	bl	8002e78 <HAL_GetTick>
 8005414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005416:	e00f      	b.n	8005438 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005418:	f7fd fd2e 	bl	8002e78 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b64      	cmp	r3, #100	; 0x64
 8005424:	d908      	bls.n	8005438 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e09a      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
 800542a:	bf00      	nop
 800542c:	40021000 	.word	0x40021000
 8005430:	40007000 	.word	0x40007000
 8005434:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005438:	4b4b      	ldr	r3, [pc, #300]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1e9      	bne.n	8005418 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 8088 	beq.w	800555e <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800544e:	4b46      	ldr	r3, [pc, #280]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	f003 030c 	and.w	r3, r3, #12
 8005456:	2b08      	cmp	r3, #8
 8005458:	d068      	beq.n	800552c <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	2b02      	cmp	r3, #2
 8005460:	d14d      	bne.n	80054fe <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005462:	4b42      	ldr	r3, [pc, #264]	; (800556c <HAL_RCC_OscConfig+0x628>)
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005468:	f7fd fd06 	bl	8002e78 <HAL_GetTick>
 800546c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800546e:	e008      	b.n	8005482 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005470:	f7fd fd02 	bl	8002e78 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e06e      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005482:	4b39      	ldr	r3, [pc, #228]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1f0      	bne.n	8005470 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005492:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005496:	d10f      	bne.n	80054b8 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8005498:	4b33      	ldr	r3, [pc, #204]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 800549a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	4931      	ldr	r1, [pc, #196]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80054a6:	4b30      	ldr	r3, [pc, #192]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 80054a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054aa:	f023 020f 	bic.w	r2, r3, #15
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	492d      	ldr	r1, [pc, #180]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054b8:	4b2b      	ldr	r3, [pc, #172]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054c8:	430b      	orrs	r3, r1
 80054ca:	4927      	ldr	r1, [pc, #156]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 80054cc:	4313      	orrs	r3, r2
 80054ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054d0:	4b26      	ldr	r3, [pc, #152]	; (800556c <HAL_RCC_OscConfig+0x628>)
 80054d2:	2201      	movs	r2, #1
 80054d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d6:	f7fd fccf 	bl	8002e78 <HAL_GetTick>
 80054da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054dc:	e008      	b.n	80054f0 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054de:	f7fd fccb 	bl	8002e78 <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	d901      	bls.n	80054f0 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e037      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054f0:	4b1d      	ldr	r3, [pc, #116]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d0f0      	beq.n	80054de <HAL_RCC_OscConfig+0x59a>
 80054fc:	e02f      	b.n	800555e <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054fe:	4b1b      	ldr	r3, [pc, #108]	; (800556c <HAL_RCC_OscConfig+0x628>)
 8005500:	2200      	movs	r2, #0
 8005502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005504:	f7fd fcb8 	bl	8002e78 <HAL_GetTick>
 8005508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800550a:	e008      	b.n	800551e <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800550c:	f7fd fcb4 	bl	8002e78 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e020      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800551e:	4b12      	ldr	r3, [pc, #72]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1f0      	bne.n	800550c <HAL_RCC_OscConfig+0x5c8>
 800552a:	e018      	b.n	800555e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d101      	bne.n	8005538 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8005534:	2301      	movs	r3, #1
 8005536:	e013      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005538:	4b0b      	ldr	r3, [pc, #44]	; (8005568 <HAL_RCC_OscConfig+0x624>)
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	429a      	cmp	r2, r3
 800554a:	d106      	bne.n	800555a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005556:	429a      	cmp	r2, r3
 8005558:	d001      	beq.n	800555e <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e000      	b.n	8005560 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800555e:	2300      	movs	r3, #0
}
 8005560:	4618      	mov	r0, r3
 8005562:	3718      	adds	r7, #24
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}
 8005568:	40021000 	.word	0x40021000
 800556c:	42420060 	.word	0x42420060

08005570 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d101      	bne.n	8005584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e0d0      	b.n	8005726 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005584:	4b6a      	ldr	r3, [pc, #424]	; (8005730 <HAL_RCC_ClockConfig+0x1c0>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0307 	and.w	r3, r3, #7
 800558c:	683a      	ldr	r2, [r7, #0]
 800558e:	429a      	cmp	r2, r3
 8005590:	d910      	bls.n	80055b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005592:	4b67      	ldr	r3, [pc, #412]	; (8005730 <HAL_RCC_ClockConfig+0x1c0>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f023 0207 	bic.w	r2, r3, #7
 800559a:	4965      	ldr	r1, [pc, #404]	; (8005730 <HAL_RCC_ClockConfig+0x1c0>)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	4313      	orrs	r3, r2
 80055a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055a2:	4b63      	ldr	r3, [pc, #396]	; (8005730 <HAL_RCC_ClockConfig+0x1c0>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0307 	and.w	r3, r3, #7
 80055aa:	683a      	ldr	r2, [r7, #0]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d001      	beq.n	80055b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e0b8      	b.n	8005726 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0302 	and.w	r3, r3, #2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d020      	beq.n	8005602 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d005      	beq.n	80055d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055cc:	4b59      	ldr	r3, [pc, #356]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	4a58      	ldr	r2, [pc, #352]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80055d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80055d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0308 	and.w	r3, r3, #8
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d005      	beq.n	80055f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055e4:	4b53      	ldr	r3, [pc, #332]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	4a52      	ldr	r2, [pc, #328]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80055ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80055ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055f0:	4b50      	ldr	r3, [pc, #320]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	494d      	ldr	r1, [pc, #308]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	d040      	beq.n	8005690 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d107      	bne.n	8005626 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005616:	4b47      	ldr	r3, [pc, #284]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d115      	bne.n	800564e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e07f      	b.n	8005726 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	2b02      	cmp	r3, #2
 800562c:	d107      	bne.n	800563e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800562e:	4b41      	ldr	r3, [pc, #260]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d109      	bne.n	800564e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e073      	b.n	8005726 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800563e:	4b3d      	ldr	r3, [pc, #244]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e06b      	b.n	8005726 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800564e:	4b39      	ldr	r3, [pc, #228]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f023 0203 	bic.w	r2, r3, #3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	4936      	ldr	r1, [pc, #216]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 800565c:	4313      	orrs	r3, r2
 800565e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005660:	f7fd fc0a 	bl	8002e78 <HAL_GetTick>
 8005664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005666:	e00a      	b.n	800567e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005668:	f7fd fc06 	bl	8002e78 <HAL_GetTick>
 800566c:	4602      	mov	r2, r0
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	f241 3288 	movw	r2, #5000	; 0x1388
 8005676:	4293      	cmp	r3, r2
 8005678:	d901      	bls.n	800567e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	e053      	b.n	8005726 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567e:	4b2d      	ldr	r3, [pc, #180]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f003 020c 	and.w	r2, r3, #12
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	429a      	cmp	r2, r3
 800568e:	d1eb      	bne.n	8005668 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005690:	4b27      	ldr	r3, [pc, #156]	; (8005730 <HAL_RCC_ClockConfig+0x1c0>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 0307 	and.w	r3, r3, #7
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	429a      	cmp	r2, r3
 800569c:	d210      	bcs.n	80056c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800569e:	4b24      	ldr	r3, [pc, #144]	; (8005730 <HAL_RCC_ClockConfig+0x1c0>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f023 0207 	bic.w	r2, r3, #7
 80056a6:	4922      	ldr	r1, [pc, #136]	; (8005730 <HAL_RCC_ClockConfig+0x1c0>)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ae:	4b20      	ldr	r3, [pc, #128]	; (8005730 <HAL_RCC_ClockConfig+0x1c0>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	683a      	ldr	r2, [r7, #0]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d001      	beq.n	80056c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e032      	b.n	8005726 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0304 	and.w	r3, r3, #4
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d008      	beq.n	80056de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056cc:	4b19      	ldr	r3, [pc, #100]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	4916      	ldr	r1, [pc, #88]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80056da:	4313      	orrs	r3, r2
 80056dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0308 	and.w	r3, r3, #8
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d009      	beq.n	80056fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80056ea:	4b12      	ldr	r3, [pc, #72]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	490e      	ldr	r1, [pc, #56]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056fe:	f000 f821 	bl	8005744 <HAL_RCC_GetSysClockFreq>
 8005702:	4602      	mov	r2, r0
 8005704:	4b0b      	ldr	r3, [pc, #44]	; (8005734 <HAL_RCC_ClockConfig+0x1c4>)
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	091b      	lsrs	r3, r3, #4
 800570a:	f003 030f 	and.w	r3, r3, #15
 800570e:	490a      	ldr	r1, [pc, #40]	; (8005738 <HAL_RCC_ClockConfig+0x1c8>)
 8005710:	5ccb      	ldrb	r3, [r1, r3]
 8005712:	fa22 f303 	lsr.w	r3, r2, r3
 8005716:	4a09      	ldr	r2, [pc, #36]	; (800573c <HAL_RCC_ClockConfig+0x1cc>)
 8005718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800571a:	4b09      	ldr	r3, [pc, #36]	; (8005740 <HAL_RCC_ClockConfig+0x1d0>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4618      	mov	r0, r3
 8005720:	f7fd fb68 	bl	8002df4 <HAL_InitTick>

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	40022000 	.word	0x40022000
 8005734:	40021000 	.word	0x40021000
 8005738:	0800a870 	.word	0x0800a870
 800573c:	20000048 	.word	0x20000048
 8005740:	2000004c 	.word	0x2000004c

08005744 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005744:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005748:	b08e      	sub	sp, #56	; 0x38
 800574a:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800574c:	2300      	movs	r3, #0
 800574e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005750:	2300      	movs	r3, #0
 8005752:	62bb      	str	r3, [r7, #40]	; 0x28
 8005754:	2300      	movs	r3, #0
 8005756:	637b      	str	r3, [r7, #52]	; 0x34
 8005758:	2300      	movs	r3, #0
 800575a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800575c:	2300      	movs	r3, #0
 800575e:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8005760:	2300      	movs	r3, #0
 8005762:	623b      	str	r3, [r7, #32]
 8005764:	2300      	movs	r3, #0
 8005766:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005768:	4b4e      	ldr	r3, [pc, #312]	; (80058a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800576e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005770:	f003 030c 	and.w	r3, r3, #12
 8005774:	2b04      	cmp	r3, #4
 8005776:	d002      	beq.n	800577e <HAL_RCC_GetSysClockFreq+0x3a>
 8005778:	2b08      	cmp	r3, #8
 800577a:	d003      	beq.n	8005784 <HAL_RCC_GetSysClockFreq+0x40>
 800577c:	e089      	b.n	8005892 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800577e:	4b4a      	ldr	r3, [pc, #296]	; (80058a8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005780:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005782:	e089      	b.n	8005898 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005786:	0c9b      	lsrs	r3, r3, #18
 8005788:	f003 020f 	and.w	r2, r3, #15
 800578c:	4b47      	ldr	r3, [pc, #284]	; (80058ac <HAL_RCC_GetSysClockFreq+0x168>)
 800578e:	5c9b      	ldrb	r3, [r3, r2]
 8005790:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d072      	beq.n	8005882 <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800579c:	4b41      	ldr	r3, [pc, #260]	; (80058a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800579e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a0:	f003 020f 	and.w	r2, r3, #15
 80057a4:	4b42      	ldr	r3, [pc, #264]	; (80058b0 <HAL_RCC_GetSysClockFreq+0x16c>)
 80057a6:	5c9b      	ldrb	r3, [r3, r2]
 80057a8:	62bb      	str	r3, [r7, #40]	; 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80057aa:	4b3e      	ldr	r3, [pc, #248]	; (80058a4 <HAL_RCC_GetSysClockFreq+0x160>)
 80057ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d053      	beq.n	800585e <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80057b6:	4b3b      	ldr	r3, [pc, #236]	; (80058a4 <HAL_RCC_GetSysClockFreq+0x160>)
 80057b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ba:	091b      	lsrs	r3, r3, #4
 80057bc:	f003 030f 	and.w	r3, r3, #15
 80057c0:	3301      	adds	r3, #1
 80057c2:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80057c4:	4b37      	ldr	r3, [pc, #220]	; (80058a4 <HAL_RCC_GetSysClockFreq+0x160>)
 80057c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c8:	0a1b      	lsrs	r3, r3, #8
 80057ca:	f003 030f 	and.w	r3, r3, #15
 80057ce:	3302      	adds	r3, #2
 80057d0:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	2200      	movs	r2, #0
 80057d6:	469a      	mov	sl, r3
 80057d8:	4693      	mov	fp, r2
 80057da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057dc:	2200      	movs	r2, #0
 80057de:	613b      	str	r3, [r7, #16]
 80057e0:	617a      	str	r2, [r7, #20]
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	fb03 f20b 	mul.w	r2, r3, fp
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	fb0a f303 	mul.w	r3, sl, r3
 80057ee:	4413      	add	r3, r2
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	fbaa 0102 	umull	r0, r1, sl, r2
 80057f6:	440b      	add	r3, r1
 80057f8:	4619      	mov	r1, r3
 80057fa:	4b2b      	ldr	r3, [pc, #172]	; (80058a8 <HAL_RCC_GetSysClockFreq+0x164>)
 80057fc:	fb03 f201 	mul.w	r2, r3, r1
 8005800:	2300      	movs	r3, #0
 8005802:	fb00 f303 	mul.w	r3, r0, r3
 8005806:	4413      	add	r3, r2
 8005808:	4a27      	ldr	r2, [pc, #156]	; (80058a8 <HAL_RCC_GetSysClockFreq+0x164>)
 800580a:	fba0 4502 	umull	r4, r5, r0, r2
 800580e:	442b      	add	r3, r5
 8005810:	461d      	mov	r5, r3
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	2200      	movs	r2, #0
 8005816:	60bb      	str	r3, [r7, #8]
 8005818:	60fa      	str	r2, [r7, #12]
 800581a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800581c:	2200      	movs	r2, #0
 800581e:	603b      	str	r3, [r7, #0]
 8005820:	607a      	str	r2, [r7, #4]
 8005822:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005826:	460b      	mov	r3, r1
 8005828:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800582c:	4652      	mov	r2, sl
 800582e:	fb02 f203 	mul.w	r2, r2, r3
 8005832:	465b      	mov	r3, fp
 8005834:	4684      	mov	ip, r0
 8005836:	fb0c f303 	mul.w	r3, ip, r3
 800583a:	4413      	add	r3, r2
 800583c:	4602      	mov	r2, r0
 800583e:	4651      	mov	r1, sl
 8005840:	fba2 8901 	umull	r8, r9, r2, r1
 8005844:	444b      	add	r3, r9
 8005846:	4699      	mov	r9, r3
 8005848:	4642      	mov	r2, r8
 800584a:	464b      	mov	r3, r9
 800584c:	4620      	mov	r0, r4
 800584e:	4629      	mov	r1, r5
 8005850:	f7fb fc24 	bl	800109c <__aeabi_uldivmod>
 8005854:	4602      	mov	r2, r0
 8005856:	460b      	mov	r3, r1
 8005858:	4613      	mov	r3, r2
 800585a:	637b      	str	r3, [r7, #52]	; 0x34
 800585c:	e007      	b.n	800586e <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800585e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005860:	4a11      	ldr	r2, [pc, #68]	; (80058a8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005862:	fb03 f202 	mul.w	r2, r3, r2
 8005866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005868:	fbb2 f3f3 	udiv	r3, r2, r3
 800586c:	637b      	str	r3, [r7, #52]	; 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800586e:	4b0f      	ldr	r3, [pc, #60]	; (80058ac <HAL_RCC_GetSysClockFreq+0x168>)
 8005870:	7b5b      	ldrb	r3, [r3, #13]
 8005872:	461a      	mov	r2, r3
 8005874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005876:	4293      	cmp	r3, r2
 8005878:	d108      	bne.n	800588c <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 800587a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800587c:	085b      	lsrs	r3, r3, #1
 800587e:	637b      	str	r3, [r7, #52]	; 0x34
 8005880:	e004      	b.n	800588c <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005884:	4a0b      	ldr	r2, [pc, #44]	; (80058b4 <HAL_RCC_GetSysClockFreq+0x170>)
 8005886:	fb02 f303 	mul.w	r3, r2, r3
 800588a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 800588c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800588e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005890:	e002      	b.n	8005898 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005892:	4b09      	ldr	r3, [pc, #36]	; (80058b8 <HAL_RCC_GetSysClockFreq+0x174>)
 8005894:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005896:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800589a:	4618      	mov	r0, r3
 800589c:	3738      	adds	r7, #56	; 0x38
 800589e:	46bd      	mov	sp, r7
 80058a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058a4:	40021000 	.word	0x40021000
 80058a8:	017d7840 	.word	0x017d7840
 80058ac:	0800a880 	.word	0x0800a880
 80058b0:	0800a890 	.word	0x0800a890
 80058b4:	003d0900 	.word	0x003d0900
 80058b8:	007a1200 	.word	0x007a1200

080058bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058bc:	b480      	push	{r7}
 80058be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058c0:	4b02      	ldr	r3, [pc, #8]	; (80058cc <HAL_RCC_GetHCLKFreq+0x10>)
 80058c2:	681b      	ldr	r3, [r3, #0]
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bc80      	pop	{r7}
 80058ca:	4770      	bx	lr
 80058cc:	20000048 	.word	0x20000048

080058d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058d8:	4b0a      	ldr	r3, [pc, #40]	; (8005904 <RCC_Delay+0x34>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a0a      	ldr	r2, [pc, #40]	; (8005908 <RCC_Delay+0x38>)
 80058de:	fba2 2303 	umull	r2, r3, r2, r3
 80058e2:	0a5b      	lsrs	r3, r3, #9
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	fb02 f303 	mul.w	r3, r2, r3
 80058ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80058ec:	bf00      	nop
  }
  while (Delay --);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	1e5a      	subs	r2, r3, #1
 80058f2:	60fa      	str	r2, [r7, #12]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1f9      	bne.n	80058ec <RCC_Delay+0x1c>
}
 80058f8:	bf00      	nop
 80058fa:	bf00      	nop
 80058fc:	3714      	adds	r7, #20
 80058fe:	46bd      	mov	sp, r7
 8005900:	bc80      	pop	{r7}
 8005902:	4770      	bx	lr
 8005904:	20000048 	.word	0x20000048
 8005908:	10624dd3 	.word	0x10624dd3

0800590c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b088      	sub	sp, #32
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005914:	2300      	movs	r3, #0
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	2300      	movs	r3, #0
 800591a:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 800591c:	2300      	movs	r3, #0
 800591e:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0301 	and.w	r3, r3, #1
 8005928:	2b00      	cmp	r3, #0
 800592a:	d07d      	beq.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 800592c:	2300      	movs	r3, #0
 800592e:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005930:	4b8b      	ldr	r3, [pc, #556]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d10d      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800593c:	4b88      	ldr	r3, [pc, #544]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800593e:	69db      	ldr	r3, [r3, #28]
 8005940:	4a87      	ldr	r2, [pc, #540]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005946:	61d3      	str	r3, [r2, #28]
 8005948:	4b85      	ldr	r3, [pc, #532]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800594a:	69db      	ldr	r3, [r3, #28]
 800594c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005950:	60fb      	str	r3, [r7, #12]
 8005952:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005954:	2301      	movs	r3, #1
 8005956:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005958:	4b82      	ldr	r3, [pc, #520]	; (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005960:	2b00      	cmp	r3, #0
 8005962:	d118      	bne.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005964:	4b7f      	ldr	r3, [pc, #508]	; (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a7e      	ldr	r2, [pc, #504]	; (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800596a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800596e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005970:	f7fd fa82 	bl	8002e78 <HAL_GetTick>
 8005974:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005976:	e008      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005978:	f7fd fa7e 	bl	8002e78 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b64      	cmp	r3, #100	; 0x64
 8005984:	d901      	bls.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e0e5      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598a:	4b76      	ldr	r3, [pc, #472]	; (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0f0      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005996:	4b72      	ldr	r3, [pc, #456]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800599e:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d02e      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d027      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059b4:	4b6a      	ldr	r3, [pc, #424]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059bc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059be:	4b6a      	ldr	r3, [pc, #424]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80059c0:	2201      	movs	r2, #1
 80059c2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059c4:	4b68      	ldr	r3, [pc, #416]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80059ca:	4a65      	ldr	r2, [pc, #404]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d014      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059da:	f7fd fa4d 	bl	8002e78 <HAL_GetTick>
 80059de:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e0:	e00a      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059e2:	f7fd fa49 	bl	8002e78 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d901      	bls.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e0ae      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f8:	4b59      	ldr	r3, [pc, #356]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80059fa:	6a1b      	ldr	r3, [r3, #32]
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0ee      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a04:	4b56      	ldr	r3, [pc, #344]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a06:	6a1b      	ldr	r3, [r3, #32]
 8005a08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	4953      	ldr	r1, [pc, #332]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a16:	7efb      	ldrb	r3, [r7, #27]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d105      	bne.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a1c:	4b50      	ldr	r3, [pc, #320]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a1e:	69db      	ldr	r3, [r3, #28]
 8005a20:	4a4f      	ldr	r2, [pc, #316]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a26:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0302 	and.w	r3, r3, #2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d008      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a34:	4b4a      	ldr	r3, [pc, #296]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	4947      	ldr	r1, [pc, #284]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0304 	and.w	r3, r3, #4
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d008      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005a52:	4b43      	ldr	r3, [pc, #268]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	4940      	ldr	r1, [pc, #256]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a60:	4313      	orrs	r3, r2
 8005a62:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0308 	and.w	r3, r3, #8
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d008      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8005a70:	4b3b      	ldr	r3, [pc, #236]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a74:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	4938      	ldr	r1, [pc, #224]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8005a82:	4b37      	ldr	r3, [pc, #220]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d105      	bne.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8005a8e:	4b34      	ldr	r3, [pc, #208]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d148      	bne.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8005aa4:	4b2e      	ldr	r3, [pc, #184]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d138      	bne.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8005ab0:	4b2b      	ldr	r3, [pc, #172]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d009      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8005abc:	4b28      	ldr	r3, [pc, #160]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d001      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e042      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8005ad0:	4b23      	ldr	r3, [pc, #140]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	4920      	ldr	r1, [pc, #128]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8005ae2:	4b1f      	ldr	r3, [pc, #124]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae6:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	491c      	ldr	r1, [pc, #112]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8005af4:	4b1d      	ldr	r3, [pc, #116]	; (8005b6c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005af6:	2201      	movs	r2, #1
 8005af8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005afa:	f7fd f9bd 	bl	8002e78 <HAL_GetTick>
 8005afe:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b00:	e008      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b02:	f7fd f9b9 	bl	8002e78 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	2b64      	cmp	r3, #100	; 0x64
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e020      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b14:	4b12      	ldr	r3, [pc, #72]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0f0      	beq.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005b20:	e009      	b.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8005b22:	4b0f      	ldr	r3, [pc, #60]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b26:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	695b      	ldr	r3, [r3, #20]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d001      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e00f      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0310 	and.w	r3, r3, #16
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d008      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b42:	4b07      	ldr	r3, [pc, #28]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	69db      	ldr	r3, [r3, #28]
 8005b4e:	4904      	ldr	r1, [pc, #16]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3720      	adds	r7, #32
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	40021000 	.word	0x40021000
 8005b64:	40007000 	.word	0x40007000
 8005b68:	42420440 	.word	0x42420440
 8005b6c:	42420070 	.word	0x42420070

08005b70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e076      	b.n	8005c70 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d108      	bne.n	8005b9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b92:	d009      	beq.n	8005ba8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	61da      	str	r2, [r3, #28]
 8005b9a:	e005      	b.n	8005ba8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d106      	bne.n	8005bc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7fc ff84 	bl	8002ad0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005bf0:	431a      	orrs	r2, r3
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bfa:	431a      	orrs	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	691b      	ldr	r3, [r3, #16]
 8005c00:	f003 0302 	and.w	r3, r3, #2
 8005c04:	431a      	orrs	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	69db      	ldr	r3, [r3, #28]
 8005c1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c22:	431a      	orrs	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c2c:	ea42 0103 	orr.w	r1, r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c34:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	699b      	ldr	r3, [r3, #24]
 8005c44:	0c1a      	lsrs	r2, r3, #16
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f002 0204 	and.w	r2, r2, #4
 8005c4e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	69da      	ldr	r2, [r3, #28]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c5e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3708      	adds	r7, #8
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	603b      	str	r3, [r7, #0]
 8005c84:	4613      	mov	r3, r2
 8005c86:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_SPI_Transmit+0x22>
 8005c96:	2302      	movs	r3, #2
 8005c98:	e12d      	b.n	8005ef6 <HAL_SPI_Transmit+0x27e>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ca2:	f7fd f8e9 	bl	8002e78 <HAL_GetTick>
 8005ca6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005ca8:	88fb      	ldrh	r3, [r7, #6]
 8005caa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d002      	beq.n	8005cbe <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005cb8:	2302      	movs	r3, #2
 8005cba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cbc:	e116      	b.n	8005eec <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d002      	beq.n	8005cca <HAL_SPI_Transmit+0x52>
 8005cc4:	88fb      	ldrh	r3, [r7, #6]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d102      	bne.n	8005cd0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cce:	e10d      	b.n	8005eec <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2203      	movs	r2, #3
 8005cd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	88fa      	ldrh	r2, [r7, #6]
 8005ce8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	88fa      	ldrh	r2, [r7, #6]
 8005cee:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d16:	d10f      	bne.n	8005d38 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d26:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d36:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d42:	2b40      	cmp	r3, #64	; 0x40
 8005d44:	d007      	beq.n	8005d56 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d5e:	d14f      	bne.n	8005e00 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d002      	beq.n	8005d6e <HAL_SPI_Transmit+0xf6>
 8005d68:	8afb      	ldrh	r3, [r7, #22]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d142      	bne.n	8005df4 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d72:	881a      	ldrh	r2, [r3, #0]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7e:	1c9a      	adds	r2, r3, #2
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	3b01      	subs	r3, #1
 8005d8c:	b29a      	uxth	r2, r3
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d92:	e02f      	b.n	8005df4 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d112      	bne.n	8005dc8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da6:	881a      	ldrh	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db2:	1c9a      	adds	r2, r3, #2
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	86da      	strh	r2, [r3, #54]	; 0x36
 8005dc6:	e015      	b.n	8005df4 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dc8:	f7fd f856 	bl	8002e78 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d803      	bhi.n	8005de0 <HAL_SPI_Transmit+0x168>
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dde:	d102      	bne.n	8005de6 <HAL_SPI_Transmit+0x16e>
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d106      	bne.n	8005df4 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005df2:	e07b      	b.n	8005eec <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d1ca      	bne.n	8005d94 <HAL_SPI_Transmit+0x11c>
 8005dfe:	e050      	b.n	8005ea2 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d002      	beq.n	8005e0e <HAL_SPI_Transmit+0x196>
 8005e08:	8afb      	ldrh	r3, [r7, #22]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d144      	bne.n	8005e98 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	330c      	adds	r3, #12
 8005e18:	7812      	ldrb	r2, [r2, #0]
 8005e1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e20:	1c5a      	adds	r2, r3, #1
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005e34:	e030      	b.n	8005e98 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f003 0302 	and.w	r3, r3, #2
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d113      	bne.n	8005e6c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	330c      	adds	r3, #12
 8005e4e:	7812      	ldrb	r2, [r2, #0]
 8005e50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e56:	1c5a      	adds	r2, r3, #1
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	3b01      	subs	r3, #1
 8005e64:	b29a      	uxth	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	86da      	strh	r2, [r3, #54]	; 0x36
 8005e6a:	e015      	b.n	8005e98 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e6c:	f7fd f804 	bl	8002e78 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	683a      	ldr	r2, [r7, #0]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d803      	bhi.n	8005e84 <HAL_SPI_Transmit+0x20c>
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e82:	d102      	bne.n	8005e8a <HAL_SPI_Transmit+0x212>
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d106      	bne.n	8005e98 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2201      	movs	r2, #1
 8005e92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005e96:	e029      	b.n	8005eec <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1c9      	bne.n	8005e36 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ea2:	69ba      	ldr	r2, [r7, #24]
 8005ea4:	6839      	ldr	r1, [r7, #0]
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f000 fbcc 	bl	8006644 <SPI_EndRxTxTransaction>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d002      	beq.n	8005eb8 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10a      	bne.n	8005ed6 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	613b      	str	r3, [r7, #16]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	613b      	str	r3, [r7, #16]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	613b      	str	r3, [r7, #16]
 8005ed4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d002      	beq.n	8005ee4 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	77fb      	strb	r3, [r7, #31]
 8005ee2:	e003      	b.n	8005eec <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005ef4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3720      	adds	r7, #32
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b088      	sub	sp, #32
 8005f02:	af02      	add	r7, sp, #8
 8005f04:	60f8      	str	r0, [r7, #12]
 8005f06:	60b9      	str	r1, [r7, #8]
 8005f08:	603b      	str	r3, [r7, #0]
 8005f0a:	4613      	mov	r3, r2
 8005f0c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d002      	beq.n	8005f24 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005f1e:	2302      	movs	r3, #2
 8005f20:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f22:	e0fb      	b.n	800611c <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f2c:	d112      	bne.n	8005f54 <HAL_SPI_Receive+0x56>
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10e      	bne.n	8005f54 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2204      	movs	r2, #4
 8005f3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005f3e:	88fa      	ldrh	r2, [r7, #6]
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	4613      	mov	r3, r2
 8005f46:	68ba      	ldr	r2, [r7, #8]
 8005f48:	68b9      	ldr	r1, [r7, #8]
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f000 f8ef 	bl	800612e <HAL_SPI_TransmitReceive>
 8005f50:	4603      	mov	r3, r0
 8005f52:	e0e8      	b.n	8006126 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d101      	bne.n	8005f62 <HAL_SPI_Receive+0x64>
 8005f5e:	2302      	movs	r3, #2
 8005f60:	e0e1      	b.n	8006126 <HAL_SPI_Receive+0x228>
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2201      	movs	r2, #1
 8005f66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f6a:	f7fc ff85 	bl	8002e78 <HAL_GetTick>
 8005f6e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d002      	beq.n	8005f7c <HAL_SPI_Receive+0x7e>
 8005f76:	88fb      	ldrh	r3, [r7, #6]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d102      	bne.n	8005f82 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f80:	e0cc      	b.n	800611c <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2204      	movs	r2, #4
 8005f86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	88fa      	ldrh	r2, [r7, #6]
 8005f9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	88fa      	ldrh	r2, [r7, #6]
 8005fa0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2200      	movs	r2, #0
 8005fac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fc8:	d10f      	bne.n	8005fea <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005fe8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ff4:	2b40      	cmp	r3, #64	; 0x40
 8005ff6:	d007      	beq.n	8006008 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006006:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d16a      	bne.n	80060e6 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006010:	e032      	b.n	8006078 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f003 0301 	and.w	r3, r3, #1
 800601c:	2b01      	cmp	r3, #1
 800601e:	d115      	bne.n	800604c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f103 020c 	add.w	r2, r3, #12
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800602c:	7812      	ldrb	r2, [r2, #0]
 800602e:	b2d2      	uxtb	r2, r2
 8006030:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006036:	1c5a      	adds	r2, r3, #1
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006040:	b29b      	uxth	r3, r3
 8006042:	3b01      	subs	r3, #1
 8006044:	b29a      	uxth	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	87da      	strh	r2, [r3, #62]	; 0x3e
 800604a:	e015      	b.n	8006078 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800604c:	f7fc ff14 	bl	8002e78 <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	429a      	cmp	r2, r3
 800605a:	d803      	bhi.n	8006064 <HAL_SPI_Receive+0x166>
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006062:	d102      	bne.n	800606a <HAL_SPI_Receive+0x16c>
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d106      	bne.n	8006078 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8006076:	e051      	b.n	800611c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800607c:	b29b      	uxth	r3, r3
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1c7      	bne.n	8006012 <HAL_SPI_Receive+0x114>
 8006082:	e035      	b.n	80060f0 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f003 0301 	and.w	r3, r3, #1
 800608e:	2b01      	cmp	r3, #1
 8006090:	d113      	bne.n	80060ba <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	68da      	ldr	r2, [r3, #12]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800609c:	b292      	uxth	r2, r2
 800609e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a4:	1c9a      	adds	r2, r3, #2
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	3b01      	subs	r3, #1
 80060b2:	b29a      	uxth	r2, r3
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80060b8:	e015      	b.n	80060e6 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060ba:	f7fc fedd 	bl	8002e78 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d803      	bhi.n	80060d2 <HAL_SPI_Receive+0x1d4>
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d0:	d102      	bne.n	80060d8 <HAL_SPI_Receive+0x1da>
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d106      	bne.n	80060e6 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2201      	movs	r2, #1
 80060e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80060e4:	e01a      	b.n	800611c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1c9      	bne.n	8006084 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	6839      	ldr	r1, [r7, #0]
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f000 fa53 	bl	80065a0 <SPI_EndRxTransaction>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d002      	beq.n	8006106 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2220      	movs	r2, #32
 8006104:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800610a:	2b00      	cmp	r3, #0
 800610c:	d002      	beq.n	8006114 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	75fb      	strb	r3, [r7, #23]
 8006112:	e003      	b.n	800611c <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006124:	7dfb      	ldrb	r3, [r7, #23]
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}

0800612e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800612e:	b580      	push	{r7, lr}
 8006130:	b08c      	sub	sp, #48	; 0x30
 8006132:	af00      	add	r7, sp, #0
 8006134:	60f8      	str	r0, [r7, #12]
 8006136:	60b9      	str	r1, [r7, #8]
 8006138:	607a      	str	r2, [r7, #4]
 800613a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800613c:	2301      	movs	r3, #1
 800613e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006140:	2300      	movs	r3, #0
 8006142:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800614c:	2b01      	cmp	r3, #1
 800614e:	d101      	bne.n	8006154 <HAL_SPI_TransmitReceive+0x26>
 8006150:	2302      	movs	r3, #2
 8006152:	e198      	b.n	8006486 <HAL_SPI_TransmitReceive+0x358>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800615c:	f7fc fe8c 	bl	8002e78 <HAL_GetTick>
 8006160:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006168:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006172:	887b      	ldrh	r3, [r7, #2]
 8006174:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006176:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800617a:	2b01      	cmp	r3, #1
 800617c:	d00f      	beq.n	800619e <HAL_SPI_TransmitReceive+0x70>
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006184:	d107      	bne.n	8006196 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d103      	bne.n	8006196 <HAL_SPI_TransmitReceive+0x68>
 800618e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006192:	2b04      	cmp	r3, #4
 8006194:	d003      	beq.n	800619e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006196:	2302      	movs	r3, #2
 8006198:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800619c:	e16d      	b.n	800647a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d005      	beq.n	80061b0 <HAL_SPI_TransmitReceive+0x82>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d002      	beq.n	80061b0 <HAL_SPI_TransmitReceive+0x82>
 80061aa:	887b      	ldrh	r3, [r7, #2]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d103      	bne.n	80061b8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80061b6:	e160      	b.n	800647a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	2b04      	cmp	r3, #4
 80061c2:	d003      	beq.n	80061cc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2205      	movs	r2, #5
 80061c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	887a      	ldrh	r2, [r7, #2]
 80061dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	887a      	ldrh	r2, [r7, #2]
 80061e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	68ba      	ldr	r2, [r7, #8]
 80061e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	887a      	ldrh	r2, [r7, #2]
 80061ee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	887a      	ldrh	r2, [r7, #2]
 80061f4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2200      	movs	r2, #0
 8006200:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620c:	2b40      	cmp	r3, #64	; 0x40
 800620e:	d007      	beq.n	8006220 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800621e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006228:	d17c      	bne.n	8006324 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d002      	beq.n	8006238 <HAL_SPI_TransmitReceive+0x10a>
 8006232:	8b7b      	ldrh	r3, [r7, #26]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d16a      	bne.n	800630e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800623c:	881a      	ldrh	r2, [r3, #0]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006248:	1c9a      	adds	r2, r3, #2
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006252:	b29b      	uxth	r3, r3
 8006254:	3b01      	subs	r3, #1
 8006256:	b29a      	uxth	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800625c:	e057      	b.n	800630e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f003 0302 	and.w	r3, r3, #2
 8006268:	2b02      	cmp	r3, #2
 800626a:	d11b      	bne.n	80062a4 <HAL_SPI_TransmitReceive+0x176>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006270:	b29b      	uxth	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d016      	beq.n	80062a4 <HAL_SPI_TransmitReceive+0x176>
 8006276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006278:	2b01      	cmp	r3, #1
 800627a:	d113      	bne.n	80062a4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006280:	881a      	ldrh	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800628c:	1c9a      	adds	r2, r3, #2
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006296:	b29b      	uxth	r3, r3
 8006298:	3b01      	subs	r3, #1
 800629a:	b29a      	uxth	r2, r3
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062a0:	2300      	movs	r3, #0
 80062a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f003 0301 	and.w	r3, r3, #1
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d119      	bne.n	80062e6 <HAL_SPI_TransmitReceive+0x1b8>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d014      	beq.n	80062e6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68da      	ldr	r2, [r3, #12]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c6:	b292      	uxth	r2, r2
 80062c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ce:	1c9a      	adds	r2, r3, #2
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062d8:	b29b      	uxth	r3, r3
 80062da:	3b01      	subs	r3, #1
 80062dc:	b29a      	uxth	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062e2:	2301      	movs	r3, #1
 80062e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80062e6:	f7fc fdc7 	bl	8002e78 <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d80b      	bhi.n	800630e <HAL_SPI_TransmitReceive+0x1e0>
 80062f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fc:	d007      	beq.n	800630e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800630c:	e0b5      	b.n	800647a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006312:	b29b      	uxth	r3, r3
 8006314:	2b00      	cmp	r3, #0
 8006316:	d1a2      	bne.n	800625e <HAL_SPI_TransmitReceive+0x130>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800631c:	b29b      	uxth	r3, r3
 800631e:	2b00      	cmp	r3, #0
 8006320:	d19d      	bne.n	800625e <HAL_SPI_TransmitReceive+0x130>
 8006322:	e080      	b.n	8006426 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d002      	beq.n	8006332 <HAL_SPI_TransmitReceive+0x204>
 800632c:	8b7b      	ldrh	r3, [r7, #26]
 800632e:	2b01      	cmp	r3, #1
 8006330:	d16f      	bne.n	8006412 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	330c      	adds	r3, #12
 800633c:	7812      	ldrb	r2, [r2, #0]
 800633e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006344:	1c5a      	adds	r2, r3, #1
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800634e:	b29b      	uxth	r3, r3
 8006350:	3b01      	subs	r3, #1
 8006352:	b29a      	uxth	r2, r3
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006358:	e05b      	b.n	8006412 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b02      	cmp	r3, #2
 8006366:	d11c      	bne.n	80063a2 <HAL_SPI_TransmitReceive+0x274>
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800636c:	b29b      	uxth	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d017      	beq.n	80063a2 <HAL_SPI_TransmitReceive+0x274>
 8006372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006374:	2b01      	cmp	r3, #1
 8006376:	d114      	bne.n	80063a2 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	330c      	adds	r3, #12
 8006382:	7812      	ldrb	r2, [r2, #0]
 8006384:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638a:	1c5a      	adds	r2, r3, #1
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006394:	b29b      	uxth	r3, r3
 8006396:	3b01      	subs	r3, #1
 8006398:	b29a      	uxth	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800639e:	2300      	movs	r3, #0
 80063a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f003 0301 	and.w	r3, r3, #1
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d119      	bne.n	80063e4 <HAL_SPI_TransmitReceive+0x2b6>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d014      	beq.n	80063e4 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68da      	ldr	r2, [r3, #12]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c4:	b2d2      	uxtb	r2, r2
 80063c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063cc:	1c5a      	adds	r2, r3, #1
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	3b01      	subs	r3, #1
 80063da:	b29a      	uxth	r2, r3
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063e0:	2301      	movs	r3, #1
 80063e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80063e4:	f7fc fd48 	bl	8002e78 <HAL_GetTick>
 80063e8:	4602      	mov	r2, r0
 80063ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ec:	1ad3      	subs	r3, r2, r3
 80063ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d803      	bhi.n	80063fc <HAL_SPI_TransmitReceive+0x2ce>
 80063f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063fa:	d102      	bne.n	8006402 <HAL_SPI_TransmitReceive+0x2d4>
 80063fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d107      	bne.n	8006412 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8006410:	e033      	b.n	800647a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006416:	b29b      	uxth	r3, r3
 8006418:	2b00      	cmp	r3, #0
 800641a:	d19e      	bne.n	800635a <HAL_SPI_TransmitReceive+0x22c>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006420:	b29b      	uxth	r3, r3
 8006422:	2b00      	cmp	r3, #0
 8006424:	d199      	bne.n	800635a <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006428:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800642a:	68f8      	ldr	r0, [r7, #12]
 800642c:	f000 f90a 	bl	8006644 <SPI_EndRxTxTransaction>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d006      	beq.n	8006444 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2220      	movs	r2, #32
 8006440:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006442:	e01a      	b.n	800647a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10a      	bne.n	8006462 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800644c:	2300      	movs	r3, #0
 800644e:	617b      	str	r3, [r7, #20]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	617b      	str	r3, [r7, #20]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	617b      	str	r3, [r7, #20]
 8006460:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006470:	e003      	b.n	800647a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006482:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006486:	4618      	mov	r0, r3
 8006488:	3730      	adds	r7, #48	; 0x30
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}
	...

08006490 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b088      	sub	sp, #32
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	603b      	str	r3, [r7, #0]
 800649c:	4613      	mov	r3, r2
 800649e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80064a0:	f7fc fcea 	bl	8002e78 <HAL_GetTick>
 80064a4:	4602      	mov	r2, r0
 80064a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a8:	1a9b      	subs	r3, r3, r2
 80064aa:	683a      	ldr	r2, [r7, #0]
 80064ac:	4413      	add	r3, r2
 80064ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80064b0:	f7fc fce2 	bl	8002e78 <HAL_GetTick>
 80064b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064b6:	4b39      	ldr	r3, [pc, #228]	; (800659c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	015b      	lsls	r3, r3, #5
 80064bc:	0d1b      	lsrs	r3, r3, #20
 80064be:	69fa      	ldr	r2, [r7, #28]
 80064c0:	fb02 f303 	mul.w	r3, r2, r3
 80064c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064c6:	e054      	b.n	8006572 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ce:	d050      	beq.n	8006572 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064d0:	f7fc fcd2 	bl	8002e78 <HAL_GetTick>
 80064d4:	4602      	mov	r2, r0
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	69fa      	ldr	r2, [r7, #28]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d902      	bls.n	80064e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80064e0:	69fb      	ldr	r3, [r7, #28]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d13d      	bne.n	8006562 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064fe:	d111      	bne.n	8006524 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006508:	d004      	beq.n	8006514 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006512:	d107      	bne.n	8006524 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006522:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006528:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800652c:	d10f      	bne.n	800654e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800653c:	601a      	str	r2, [r3, #0]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800654c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e017      	b.n	8006592 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d101      	bne.n	800656c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006568:	2300      	movs	r3, #0
 800656a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	3b01      	subs	r3, #1
 8006570:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	689a      	ldr	r2, [r3, #8]
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	4013      	ands	r3, r2
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	429a      	cmp	r2, r3
 8006580:	bf0c      	ite	eq
 8006582:	2301      	moveq	r3, #1
 8006584:	2300      	movne	r3, #0
 8006586:	b2db      	uxtb	r3, r3
 8006588:	461a      	mov	r2, r3
 800658a:	79fb      	ldrb	r3, [r7, #7]
 800658c:	429a      	cmp	r2, r3
 800658e:	d19b      	bne.n	80064c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3720      	adds	r7, #32
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	20000048 	.word	0x20000048

080065a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b086      	sub	sp, #24
 80065a4:	af02      	add	r7, sp, #8
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065b4:	d111      	bne.n	80065da <SPI_EndRxTransaction+0x3a>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065be:	d004      	beq.n	80065ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065c8:	d107      	bne.n	80065da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065d8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065e2:	d117      	bne.n	8006614 <SPI_EndRxTransaction+0x74>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065ec:	d112      	bne.n	8006614 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	2200      	movs	r2, #0
 80065f6:	2101      	movs	r1, #1
 80065f8:	68f8      	ldr	r0, [r7, #12]
 80065fa:	f7ff ff49 	bl	8006490 <SPI_WaitFlagStateUntilTimeout>
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d01a      	beq.n	800663a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006608:	f043 0220 	orr.w	r2, r3, #32
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e013      	b.n	800663c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	2200      	movs	r2, #0
 800661c:	2180      	movs	r1, #128	; 0x80
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f7ff ff36 	bl	8006490 <SPI_WaitFlagStateUntilTimeout>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d007      	beq.n	800663a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800662e:	f043 0220 	orr.w	r2, r3, #32
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006636:	2303      	movs	r3, #3
 8006638:	e000      	b.n	800663c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3710      	adds	r7, #16
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af02      	add	r7, sp, #8
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	60b9      	str	r1, [r7, #8]
 800664e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	9300      	str	r3, [sp, #0]
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	2200      	movs	r2, #0
 8006658:	2180      	movs	r1, #128	; 0x80
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	f7ff ff18 	bl	8006490 <SPI_WaitFlagStateUntilTimeout>
 8006660:	4603      	mov	r3, r0
 8006662:	2b00      	cmp	r3, #0
 8006664:	d007      	beq.n	8006676 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800666a:	f043 0220 	orr.w	r2, r3, #32
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e000      	b.n	8006678 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006676:	2300      	movs	r3, #0
}
 8006678:	4618      	mov	r0, r3
 800667a:	3710      	adds	r7, #16
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}

08006680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d101      	bne.n	8006692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e041      	b.n	8006716 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006698:	b2db      	uxtb	r3, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d106      	bne.n	80066ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f7fc fb4a 	bl	8002d40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2202      	movs	r2, #2
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	3304      	adds	r3, #4
 80066bc:	4619      	mov	r1, r3
 80066be:	4610      	mov	r0, r2
 80066c0:	f000 f82e 	bl	8006720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a2d      	ldr	r2, [pc, #180]	; (80067e8 <TIM_Base_SetConfig+0xc8>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d00f      	beq.n	8006758 <TIM_Base_SetConfig+0x38>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800673e:	d00b      	beq.n	8006758 <TIM_Base_SetConfig+0x38>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a2a      	ldr	r2, [pc, #168]	; (80067ec <TIM_Base_SetConfig+0xcc>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d007      	beq.n	8006758 <TIM_Base_SetConfig+0x38>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a29      	ldr	r2, [pc, #164]	; (80067f0 <TIM_Base_SetConfig+0xd0>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d003      	beq.n	8006758 <TIM_Base_SetConfig+0x38>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a28      	ldr	r2, [pc, #160]	; (80067f4 <TIM_Base_SetConfig+0xd4>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d108      	bne.n	800676a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800675e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	4313      	orrs	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a1e      	ldr	r2, [pc, #120]	; (80067e8 <TIM_Base_SetConfig+0xc8>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d00f      	beq.n	8006792 <TIM_Base_SetConfig+0x72>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006778:	d00b      	beq.n	8006792 <TIM_Base_SetConfig+0x72>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a1b      	ldr	r2, [pc, #108]	; (80067ec <TIM_Base_SetConfig+0xcc>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d007      	beq.n	8006792 <TIM_Base_SetConfig+0x72>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a1a      	ldr	r2, [pc, #104]	; (80067f0 <TIM_Base_SetConfig+0xd0>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d003      	beq.n	8006792 <TIM_Base_SetConfig+0x72>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a19      	ldr	r2, [pc, #100]	; (80067f4 <TIM_Base_SetConfig+0xd4>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d108      	bne.n	80067a4 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	689a      	ldr	r2, [r3, #8]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a07      	ldr	r2, [pc, #28]	; (80067e8 <TIM_Base_SetConfig+0xc8>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d103      	bne.n	80067d8 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	691a      	ldr	r2, [r3, #16]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	615a      	str	r2, [r3, #20]
}
 80067de:	bf00      	nop
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bc80      	pop	{r7}
 80067e6:	4770      	bx	lr
 80067e8:	40012c00 	.word	0x40012c00
 80067ec:	40000400 	.word	0x40000400
 80067f0:	40000800 	.word	0x40000800
 80067f4:	40000c00 	.word	0x40000c00

080067f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b085      	sub	sp, #20
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006808:	2b01      	cmp	r3, #1
 800680a:	d101      	bne.n	8006810 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800680c:	2302      	movs	r3, #2
 800680e:	e04b      	b.n	80068a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2202      	movs	r2, #2
 800681c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006836:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	4313      	orrs	r3, r2
 8006840:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a19      	ldr	r2, [pc, #100]	; (80068b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d013      	beq.n	800687c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800685c:	d00e      	beq.n	800687c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a15      	ldr	r2, [pc, #84]	; (80068b8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d009      	beq.n	800687c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a13      	ldr	r2, [pc, #76]	; (80068bc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d004      	beq.n	800687c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a12      	ldr	r2, [pc, #72]	; (80068c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d10c      	bne.n	8006896 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006882:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	68ba      	ldr	r2, [r7, #8]
 800688a:	4313      	orrs	r3, r2
 800688c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3714      	adds	r7, #20
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bc80      	pop	{r7}
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	40012c00 	.word	0x40012c00
 80068b8:	40000400 	.word	0x40000400
 80068bc:	40000800 	.word	0x40000800
 80068c0:	40000c00 	.word	0x40000c00

080068c4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80068c4:	b084      	sub	sp, #16
 80068c6:	b580      	push	{r7, lr}
 80068c8:	b084      	sub	sp, #16
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
 80068ce:	f107 001c 	add.w	r0, r7, #28
 80068d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f001 f9de 	bl	8007ca4 <USB_CoreReset>
 80068e8:	4603      	mov	r3, r0
 80068ea:	73fb      	strb	r3, [r7, #15]

  /* Activate the USB Transceiver */
  USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	639a      	str	r2, [r3, #56]	; 0x38

  return ret;
 80068f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3710      	adds	r7, #16
 80068fe:	46bd      	mov	sp, r7
 8006900:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006904:	b004      	add	sp, #16
 8006906:	4770      	bx	lr

08006908 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	4613      	mov	r3, r2
 8006914:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006916:	79fb      	ldrb	r3, [r7, #7]
 8006918:	2b02      	cmp	r3, #2
 800691a:	d165      	bne.n	80069e8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	4a3e      	ldr	r2, [pc, #248]	; (8006a18 <USB_SetTurnaroundTime+0x110>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d906      	bls.n	8006932 <USB_SetTurnaroundTime+0x2a>
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	4a3d      	ldr	r2, [pc, #244]	; (8006a1c <USB_SetTurnaroundTime+0x114>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d202      	bcs.n	8006932 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800692c:	230f      	movs	r3, #15
 800692e:	617b      	str	r3, [r7, #20]
 8006930:	e05c      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	4a39      	ldr	r2, [pc, #228]	; (8006a1c <USB_SetTurnaroundTime+0x114>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d306      	bcc.n	8006948 <USB_SetTurnaroundTime+0x40>
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	4a38      	ldr	r2, [pc, #224]	; (8006a20 <USB_SetTurnaroundTime+0x118>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d202      	bcs.n	8006948 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006942:	230e      	movs	r3, #14
 8006944:	617b      	str	r3, [r7, #20]
 8006946:	e051      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	4a35      	ldr	r2, [pc, #212]	; (8006a20 <USB_SetTurnaroundTime+0x118>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d306      	bcc.n	800695e <USB_SetTurnaroundTime+0x56>
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	4a34      	ldr	r2, [pc, #208]	; (8006a24 <USB_SetTurnaroundTime+0x11c>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d202      	bcs.n	800695e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006958:	230d      	movs	r3, #13
 800695a:	617b      	str	r3, [r7, #20]
 800695c:	e046      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	4a30      	ldr	r2, [pc, #192]	; (8006a24 <USB_SetTurnaroundTime+0x11c>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d306      	bcc.n	8006974 <USB_SetTurnaroundTime+0x6c>
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	4a2f      	ldr	r2, [pc, #188]	; (8006a28 <USB_SetTurnaroundTime+0x120>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d802      	bhi.n	8006974 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800696e:	230c      	movs	r3, #12
 8006970:	617b      	str	r3, [r7, #20]
 8006972:	e03b      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	4a2c      	ldr	r2, [pc, #176]	; (8006a28 <USB_SetTurnaroundTime+0x120>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d906      	bls.n	800698a <USB_SetTurnaroundTime+0x82>
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	4a2b      	ldr	r2, [pc, #172]	; (8006a2c <USB_SetTurnaroundTime+0x124>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d802      	bhi.n	800698a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006984:	230b      	movs	r3, #11
 8006986:	617b      	str	r3, [r7, #20]
 8006988:	e030      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	4a27      	ldr	r2, [pc, #156]	; (8006a2c <USB_SetTurnaroundTime+0x124>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d906      	bls.n	80069a0 <USB_SetTurnaroundTime+0x98>
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	4a26      	ldr	r2, [pc, #152]	; (8006a30 <USB_SetTurnaroundTime+0x128>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d802      	bhi.n	80069a0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800699a:	230a      	movs	r3, #10
 800699c:	617b      	str	r3, [r7, #20]
 800699e:	e025      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	4a23      	ldr	r2, [pc, #140]	; (8006a30 <USB_SetTurnaroundTime+0x128>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d906      	bls.n	80069b6 <USB_SetTurnaroundTime+0xae>
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	4a22      	ldr	r2, [pc, #136]	; (8006a34 <USB_SetTurnaroundTime+0x12c>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d202      	bcs.n	80069b6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80069b0:	2309      	movs	r3, #9
 80069b2:	617b      	str	r3, [r7, #20]
 80069b4:	e01a      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80069b6:	68bb      	ldr	r3, [r7, #8]
 80069b8:	4a1e      	ldr	r2, [pc, #120]	; (8006a34 <USB_SetTurnaroundTime+0x12c>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d306      	bcc.n	80069cc <USB_SetTurnaroundTime+0xc4>
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	4a1d      	ldr	r2, [pc, #116]	; (8006a38 <USB_SetTurnaroundTime+0x130>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d802      	bhi.n	80069cc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80069c6:	2308      	movs	r3, #8
 80069c8:	617b      	str	r3, [r7, #20]
 80069ca:	e00f      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	4a1a      	ldr	r2, [pc, #104]	; (8006a38 <USB_SetTurnaroundTime+0x130>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d906      	bls.n	80069e2 <USB_SetTurnaroundTime+0xda>
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	4a19      	ldr	r2, [pc, #100]	; (8006a3c <USB_SetTurnaroundTime+0x134>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d202      	bcs.n	80069e2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80069dc:	2307      	movs	r3, #7
 80069de:	617b      	str	r3, [r7, #20]
 80069e0:	e004      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80069e2:	2306      	movs	r3, #6
 80069e4:	617b      	str	r3, [r7, #20]
 80069e6:	e001      	b.n	80069ec <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80069e8:	2309      	movs	r3, #9
 80069ea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	68db      	ldr	r3, [r3, #12]
 80069f0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	68da      	ldr	r2, [r3, #12]
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	029b      	lsls	r3, r3, #10
 8006a00:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006a04:	431a      	orrs	r2, r3
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	371c      	adds	r7, #28
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bc80      	pop	{r7}
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	00d8acbf 	.word	0x00d8acbf
 8006a1c:	00e4e1c0 	.word	0x00e4e1c0
 8006a20:	00f42400 	.word	0x00f42400
 8006a24:	01067380 	.word	0x01067380
 8006a28:	011a499f 	.word	0x011a499f
 8006a2c:	01312cff 	.word	0x01312cff
 8006a30:	014ca43f 	.word	0x014ca43f
 8006a34:	016e3600 	.word	0x016e3600
 8006a38:	01a6ab1f 	.word	0x01a6ab1f
 8006a3c:	01e84800 	.word	0x01e84800

08006a40 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f043 0201 	orr.w	r2, r3, #1
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a54:	2300      	movs	r3, #0
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	370c      	adds	r7, #12
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bc80      	pop	{r7}
 8006a5e:	4770      	bx	lr

08006a60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f023 0201 	bic.w	r2, r3, #1
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bc80      	pop	{r7}
 8006a7e:	4770      	bx	lr

08006a80 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	460b      	mov	r3, r1
 8006a8a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a9c:	78fb      	ldrb	r3, [r7, #3]
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d115      	bne.n	8006ace <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006aae:	2001      	movs	r0, #1
 8006ab0:	f7fc f9ec 	bl	8002e8c <HAL_Delay>
      ms++;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	3301      	adds	r3, #1
 8006ab8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f001 f87a 	bl	8007bb4 <USB_GetMode>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d01e      	beq.n	8006b04 <USB_SetCurrentMode+0x84>
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2b31      	cmp	r3, #49	; 0x31
 8006aca:	d9f0      	bls.n	8006aae <USB_SetCurrentMode+0x2e>
 8006acc:	e01a      	b.n	8006b04 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006ace:	78fb      	ldrb	r3, [r7, #3]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d115      	bne.n	8006b00 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006ae0:	2001      	movs	r0, #1
 8006ae2:	f7fc f9d3 	bl	8002e8c <HAL_Delay>
      ms++;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f001 f861 	bl	8007bb4 <USB_GetMode>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d005      	beq.n	8006b04 <USB_SetCurrentMode+0x84>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2b31      	cmp	r3, #49	; 0x31
 8006afc:	d9f0      	bls.n	8006ae0 <USB_SetCurrentMode+0x60>
 8006afe:	e001      	b.n	8006b04 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e005      	b.n	8006b10 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2b32      	cmp	r3, #50	; 0x32
 8006b08:	d101      	bne.n	8006b0e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e000      	b.n	8006b10 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3710      	adds	r7, #16
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b18:	b084      	sub	sp, #16
 8006b1a:	b580      	push	{r7, lr}
 8006b1c:	b086      	sub	sp, #24
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]
 8006b22:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006b26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b32:	2300      	movs	r3, #0
 8006b34:	613b      	str	r3, [r7, #16]
 8006b36:	e009      	b.n	8006b4c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	3340      	adds	r3, #64	; 0x40
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	4413      	add	r3, r2
 8006b42:	2200      	movs	r2, #0
 8006b44:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	613b      	str	r3, [r7, #16]
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	2b0e      	cmp	r3, #14
 8006b50:	d9f2      	bls.n	8006b38 <USB_DevInit+0x20>
  }

  /* Enable HW VBUS sensing */
  USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b56:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006b64:	461a      	mov	r2, r3
 8006b66:	2300      	movs	r3, #0
 8006b68:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006b6a:	2103      	movs	r1, #3
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f959 	bl	8006e24 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006b72:	2110      	movs	r1, #16
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 f8f1 	bl	8006d5c <USB_FlushTxFifo>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d001      	beq.n	8006b84 <USB_DevInit+0x6c>
  {
    ret = HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 f91d 	bl	8006dc4 <USB_FlushRxFifo>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d001      	beq.n	8006b94 <USB_DevInit+0x7c>
  {
    ret = HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	2300      	movs	r3, #0
 8006baa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006bb8:	2300      	movs	r3, #0
 8006bba:	613b      	str	r3, [r7, #16]
 8006bbc:	e043      	b.n	8006c46 <USB_DevInit+0x12e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	015a      	lsls	r2, r3, #5
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006bd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006bd4:	d118      	bne.n	8006c08 <USB_DevInit+0xf0>
    {
      if (i == 0U)
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d10a      	bne.n	8006bf2 <USB_DevInit+0xda>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	015a      	lsls	r2, r3, #5
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	4413      	add	r3, r2
 8006be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006be8:	461a      	mov	r2, r3
 8006bea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006bee:	6013      	str	r3, [r2, #0]
 8006bf0:	e013      	b.n	8006c1a <USB_DevInit+0x102>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	015a      	lsls	r2, r3, #5
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bfe:	461a      	mov	r2, r3
 8006c00:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006c04:	6013      	str	r3, [r2, #0]
 8006c06:	e008      	b.n	8006c1a <USB_DevInit+0x102>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	015a      	lsls	r2, r3, #5
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	4413      	add	r3, r2
 8006c10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c14:	461a      	mov	r2, r3
 8006c16:	2300      	movs	r3, #0
 8006c18:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	015a      	lsls	r2, r3, #5
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	4413      	add	r3, r2
 8006c22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c26:	461a      	mov	r2, r3
 8006c28:	2300      	movs	r3, #0
 8006c2a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	015a      	lsls	r2, r3, #5
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	4413      	add	r3, r2
 8006c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c38:	461a      	mov	r2, r3
 8006c3a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006c3e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	3301      	adds	r3, #1
 8006c44:	613b      	str	r3, [r7, #16]
 8006c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d3b7      	bcc.n	8006bbe <USB_DevInit+0xa6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c4e:	2300      	movs	r3, #0
 8006c50:	613b      	str	r3, [r7, #16]
 8006c52:	e043      	b.n	8006cdc <USB_DevInit+0x1c4>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	015a      	lsls	r2, r3, #5
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	4413      	add	r3, r2
 8006c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c6a:	d118      	bne.n	8006c9e <USB_DevInit+0x186>
    {
      if (i == 0U)
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10a      	bne.n	8006c88 <USB_DevInit+0x170>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c7e:	461a      	mov	r2, r3
 8006c80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006c84:	6013      	str	r3, [r2, #0]
 8006c86:	e013      	b.n	8006cb0 <USB_DevInit+0x198>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	015a      	lsls	r2, r3, #5
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	4413      	add	r3, r2
 8006c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c94:	461a      	mov	r2, r3
 8006c96:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006c9a:	6013      	str	r3, [r2, #0]
 8006c9c:	e008      	b.n	8006cb0 <USB_DevInit+0x198>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	015a      	lsls	r2, r3, #5
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006caa:	461a      	mov	r2, r3
 8006cac:	2300      	movs	r3, #0
 8006cae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	015a      	lsls	r2, r3, #5
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	015a      	lsls	r2, r3, #5
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	4413      	add	r3, r2
 8006cca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cce:	461a      	mov	r2, r3
 8006cd0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006cd4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	613b      	str	r3, [r7, #16]
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d3b7      	bcc.n	8006c54 <USB_DevInit+0x13c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cea:	691b      	ldr	r3, [r3, #16]
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cf2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cf6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006d04:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	f043 0210 	orr.w	r2, r3, #16
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	699a      	ldr	r2, [r3, #24]
 8006d16:	4b10      	ldr	r3, [pc, #64]	; (8006d58 <USB_DevInit+0x240>)
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006d1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d005      	beq.n	8006d30 <USB_DevInit+0x218>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	699b      	ldr	r3, [r3, #24]
 8006d28:	f043 0208 	orr.w	r2, r3, #8
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006d30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d107      	bne.n	8006d46 <USB_DevInit+0x22e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006d3e:	f043 0304 	orr.w	r3, r3, #4
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d48:	4618      	mov	r0, r3
 8006d4a:	3718      	adds	r7, #24
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d52:	b004      	add	sp, #16
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	803c3800 	.word	0x803c3800

08006d5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b085      	sub	sp, #20
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006d66:	2300      	movs	r3, #0
 8006d68:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	4a13      	ldr	r2, [pc, #76]	; (8006dc0 <USB_FlushTxFifo+0x64>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d901      	bls.n	8006d7c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	e01b      	b.n	8006db4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	daf2      	bge.n	8006d6a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006d84:	2300      	movs	r3, #0
 8006d86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	019b      	lsls	r3, r3, #6
 8006d8c:	f043 0220 	orr.w	r2, r3, #32
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	3301      	adds	r3, #1
 8006d98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	4a08      	ldr	r2, [pc, #32]	; (8006dc0 <USB_FlushTxFifo+0x64>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d901      	bls.n	8006da6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e006      	b.n	8006db4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	f003 0320 	and.w	r3, r3, #32
 8006dae:	2b20      	cmp	r3, #32
 8006db0:	d0f0      	beq.n	8006d94 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006db2:	2300      	movs	r3, #0
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3714      	adds	r7, #20
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bc80      	pop	{r7}
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	00030d40 	.word	0x00030d40

08006dc4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	4a11      	ldr	r2, [pc, #68]	; (8006e20 <USB_FlushRxFifo+0x5c>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d901      	bls.n	8006de2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e018      	b.n	8006e14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	daf2      	bge.n	8006dd0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006dea:	2300      	movs	r3, #0
 8006dec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2210      	movs	r2, #16
 8006df2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	3301      	adds	r3, #1
 8006df8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4a08      	ldr	r2, [pc, #32]	; (8006e20 <USB_FlushRxFifo+0x5c>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d901      	bls.n	8006e06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e006      	b.n	8006e14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	f003 0310 	and.w	r3, r3, #16
 8006e0e:	2b10      	cmp	r3, #16
 8006e10:	d0f0      	beq.n	8006df4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc80      	pop	{r7}
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	00030d40 	.word	0x00030d40

08006e24 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b085      	sub	sp, #20
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	78fb      	ldrb	r3, [r7, #3]
 8006e3e:	68f9      	ldr	r1, [r7, #12]
 8006e40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e44:	4313      	orrs	r3, r2
 8006e46:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3714      	adds	r7, #20
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bc80      	pop	{r7}
 8006e52:	4770      	bx	lr

08006e54 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b087      	sub	sp, #28
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	f003 0306 	and.w	r3, r3, #6
 8006e6c:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d002      	beq.n	8006e7a <USB_GetDevSpeed+0x26>
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2b06      	cmp	r3, #6
 8006e78:	d102      	bne.n	8006e80 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006e7a:	2302      	movs	r3, #2
 8006e7c:	75fb      	strb	r3, [r7, #23]
 8006e7e:	e001      	b.n	8006e84 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8006e80:	230f      	movs	r3, #15
 8006e82:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006e84:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	371c      	adds	r7, #28
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bc80      	pop	{r7}
 8006e8e:	4770      	bx	lr

08006e90 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	781b      	ldrb	r3, [r3, #0]
 8006ea2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	785b      	ldrb	r3, [r3, #1]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d13a      	bne.n	8006f22 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006eb2:	69da      	ldr	r2, [r3, #28]
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	f003 030f 	and.w	r3, r3, #15
 8006ebc:	2101      	movs	r1, #1
 8006ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	68f9      	ldr	r1, [r7, #12]
 8006ec6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	015a      	lsls	r2, r3, #5
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d155      	bne.n	8006f90 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	015a      	lsls	r2, r3, #5
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	4413      	add	r3, r2
 8006eec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	791b      	ldrb	r3, [r3, #4]
 8006efe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006f00:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	059b      	lsls	r3, r3, #22
 8006f06:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	68ba      	ldr	r2, [r7, #8]
 8006f0c:	0151      	lsls	r1, r2, #5
 8006f0e:	68fa      	ldr	r2, [r7, #12]
 8006f10:	440a      	add	r2, r1
 8006f12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f1e:	6013      	str	r3, [r2, #0]
 8006f20:	e036      	b.n	8006f90 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f28:	69da      	ldr	r2, [r3, #28]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	f003 030f 	and.w	r3, r3, #15
 8006f32:	2101      	movs	r1, #1
 8006f34:	fa01 f303 	lsl.w	r3, r1, r3
 8006f38:	041b      	lsls	r3, r3, #16
 8006f3a:	68f9      	ldr	r1, [r7, #12]
 8006f3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f40:	4313      	orrs	r3, r2
 8006f42:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	015a      	lsls	r2, r3, #5
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	4413      	add	r3, r2
 8006f4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d11a      	bne.n	8006f90 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	015a      	lsls	r2, r3, #5
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	4413      	add	r3, r2
 8006f62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	791b      	ldrb	r3, [r3, #4]
 8006f74:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006f76:	430b      	orrs	r3, r1
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	68ba      	ldr	r2, [r7, #8]
 8006f7c:	0151      	lsls	r1, r2, #5
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	440a      	add	r2, r1
 8006f82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f8e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3714      	adds	r7, #20
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bc80      	pop	{r7}
 8006f9a:	4770      	bx	lr

08006f9c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	785b      	ldrb	r3, [r3, #1]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d161      	bne.n	800707c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	015a      	lsls	r2, r3, #5
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fce:	d11f      	bne.n	8007010 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	015a      	lsls	r2, r3, #5
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	4413      	add	r3, r2
 8006fd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68ba      	ldr	r2, [r7, #8]
 8006fe0:	0151      	lsls	r1, r2, #5
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	440a      	add	r2, r1
 8006fe6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006fee:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	015a      	lsls	r2, r3, #5
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	4413      	add	r3, r2
 8006ff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	0151      	lsls	r1, r2, #5
 8007002:	68fa      	ldr	r2, [r7, #12]
 8007004:	440a      	add	r2, r1
 8007006:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800700a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800700e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007016:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	f003 030f 	and.w	r3, r3, #15
 8007020:	2101      	movs	r1, #1
 8007022:	fa01 f303 	lsl.w	r3, r1, r3
 8007026:	b29b      	uxth	r3, r3
 8007028:	43db      	mvns	r3, r3
 800702a:	68f9      	ldr	r1, [r7, #12]
 800702c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007030:	4013      	ands	r3, r2
 8007032:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800703a:	69da      	ldr	r2, [r3, #28]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	781b      	ldrb	r3, [r3, #0]
 8007040:	f003 030f 	and.w	r3, r3, #15
 8007044:	2101      	movs	r1, #1
 8007046:	fa01 f303 	lsl.w	r3, r1, r3
 800704a:	b29b      	uxth	r3, r3
 800704c:	43db      	mvns	r3, r3
 800704e:	68f9      	ldr	r1, [r7, #12]
 8007050:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007054:	4013      	ands	r3, r2
 8007056:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4413      	add	r3, r2
 8007060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	0159      	lsls	r1, r3, #5
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	440b      	add	r3, r1
 800706e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007072:	4619      	mov	r1, r3
 8007074:	4b35      	ldr	r3, [pc, #212]	; (800714c <USB_DeactivateEndpoint+0x1b0>)
 8007076:	4013      	ands	r3, r2
 8007078:	600b      	str	r3, [r1, #0]
 800707a:	e060      	b.n	800713e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	015a      	lsls	r2, r3, #5
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	4413      	add	r3, r2
 8007084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800708e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007092:	d11f      	bne.n	80070d4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	015a      	lsls	r2, r3, #5
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	4413      	add	r3, r2
 800709c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68ba      	ldr	r2, [r7, #8]
 80070a4:	0151      	lsls	r1, r2, #5
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	440a      	add	r2, r1
 80070aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80070b2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	015a      	lsls	r2, r3, #5
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68ba      	ldr	r2, [r7, #8]
 80070c4:	0151      	lsls	r1, r2, #5
 80070c6:	68fa      	ldr	r2, [r7, #12]
 80070c8:	440a      	add	r2, r1
 80070ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	f003 030f 	and.w	r3, r3, #15
 80070e4:	2101      	movs	r1, #1
 80070e6:	fa01 f303 	lsl.w	r3, r1, r3
 80070ea:	041b      	lsls	r3, r3, #16
 80070ec:	43db      	mvns	r3, r3
 80070ee:	68f9      	ldr	r1, [r7, #12]
 80070f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070f4:	4013      	ands	r3, r2
 80070f6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070fe:	69da      	ldr	r2, [r3, #28]
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	f003 030f 	and.w	r3, r3, #15
 8007108:	2101      	movs	r1, #1
 800710a:	fa01 f303 	lsl.w	r3, r1, r3
 800710e:	041b      	lsls	r3, r3, #16
 8007110:	43db      	mvns	r3, r3
 8007112:	68f9      	ldr	r1, [r7, #12]
 8007114:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007118:	4013      	ands	r3, r2
 800711a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	015a      	lsls	r2, r3, #5
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	4413      	add	r3, r2
 8007124:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	0159      	lsls	r1, r3, #5
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	440b      	add	r3, r1
 8007132:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007136:	4619      	mov	r1, r3
 8007138:	4b05      	ldr	r3, [pc, #20]	; (8007150 <USB_DeactivateEndpoint+0x1b4>)
 800713a:	4013      	ands	r3, r2
 800713c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3714      	adds	r7, #20
 8007144:	46bd      	mov	sp, r7
 8007146:	bc80      	pop	{r7}
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	ec337800 	.word	0xec337800
 8007150:	eff37800 	.word	0xeff37800

08007154 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	785b      	ldrb	r3, [r3, #1]
 800716c:	2b01      	cmp	r3, #1
 800716e:	f040 8128 	bne.w	80073c2 <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d132      	bne.n	80071e0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	015a      	lsls	r2, r3, #5
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	4413      	add	r3, r2
 8007182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007186:	691b      	ldr	r3, [r3, #16]
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	0151      	lsls	r1, r2, #5
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	440a      	add	r2, r1
 8007190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007194:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007198:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800719c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	015a      	lsls	r2, r3, #5
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	4413      	add	r3, r2
 80071a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071aa:	691b      	ldr	r3, [r3, #16]
 80071ac:	693a      	ldr	r2, [r7, #16]
 80071ae:	0151      	lsls	r1, r2, #5
 80071b0:	697a      	ldr	r2, [r7, #20]
 80071b2:	440a      	add	r2, r1
 80071b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80071bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	015a      	lsls	r2, r3, #5
 80071c2:	697b      	ldr	r3, [r7, #20]
 80071c4:	4413      	add	r3, r2
 80071c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	0151      	lsls	r1, r2, #5
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	440a      	add	r2, r1
 80071d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071d8:	0cdb      	lsrs	r3, r3, #19
 80071da:	04db      	lsls	r3, r3, #19
 80071dc:	6113      	str	r3, [r2, #16]
 80071de:	e092      	b.n	8007306 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	015a      	lsls	r2, r3, #5
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	4413      	add	r3, r2
 80071e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	0151      	lsls	r1, r2, #5
 80071f2:	697a      	ldr	r2, [r7, #20]
 80071f4:	440a      	add	r2, r1
 80071f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071fa:	0cdb      	lsrs	r3, r3, #19
 80071fc:	04db      	lsls	r3, r3, #19
 80071fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	015a      	lsls	r2, r3, #5
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	4413      	add	r3, r2
 8007208:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	693a      	ldr	r2, [r7, #16]
 8007210:	0151      	lsls	r1, r2, #5
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	440a      	add	r2, r1
 8007216:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800721a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800721e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007222:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d11a      	bne.n	8007260 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	691a      	ldr	r2, [r3, #16]
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	429a      	cmp	r2, r3
 8007234:	d903      	bls.n	800723e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	689a      	ldr	r2, [r3, #8]
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	015a      	lsls	r2, r3, #5
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	4413      	add	r3, r2
 8007246:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	693a      	ldr	r2, [r7, #16]
 800724e:	0151      	lsls	r1, r2, #5
 8007250:	697a      	ldr	r2, [r7, #20]
 8007252:	440a      	add	r2, r1
 8007254:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007258:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800725c:	6113      	str	r3, [r2, #16]
 800725e:	e01b      	b.n	8007298 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	015a      	lsls	r2, r3, #5
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	4413      	add	r3, r2
 8007268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800726c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	6919      	ldr	r1, [r3, #16]
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	440b      	add	r3, r1
 8007278:	1e59      	subs	r1, r3, #1
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007282:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007284:	4b8d      	ldr	r3, [pc, #564]	; (80074bc <USB_EPStartXfer+0x368>)
 8007286:	400b      	ands	r3, r1
 8007288:	6939      	ldr	r1, [r7, #16]
 800728a:	0148      	lsls	r0, r1, #5
 800728c:	6979      	ldr	r1, [r7, #20]
 800728e:	4401      	add	r1, r0
 8007290:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007294:	4313      	orrs	r3, r2
 8007296:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072a4:	691a      	ldr	r2, [r3, #16]
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072ae:	6939      	ldr	r1, [r7, #16]
 80072b0:	0148      	lsls	r0, r1, #5
 80072b2:	6979      	ldr	r1, [r7, #20]
 80072b4:	4401      	add	r1, r0
 80072b6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80072ba:	4313      	orrs	r3, r2
 80072bc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	791b      	ldrb	r3, [r3, #4]
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d11f      	bne.n	8007306 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	015a      	lsls	r2, r3, #5
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072d2:	691b      	ldr	r3, [r3, #16]
 80072d4:	693a      	ldr	r2, [r7, #16]
 80072d6:	0151      	lsls	r1, r2, #5
 80072d8:	697a      	ldr	r2, [r7, #20]
 80072da:	440a      	add	r2, r1
 80072dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072e0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80072e4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	693a      	ldr	r2, [r7, #16]
 80072f6:	0151      	lsls	r1, r2, #5
 80072f8:	697a      	ldr	r2, [r7, #20]
 80072fa:	440a      	add	r2, r1
 80072fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007300:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007304:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	015a      	lsls	r2, r3, #5
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	4413      	add	r3, r2
 800730e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	693a      	ldr	r2, [r7, #16]
 8007316:	0151      	lsls	r1, r2, #5
 8007318:	697a      	ldr	r2, [r7, #20]
 800731a:	440a      	add	r2, r1
 800731c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007320:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007324:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	791b      	ldrb	r3, [r3, #4]
 800732a:	2b01      	cmp	r3, #1
 800732c:	d015      	beq.n	800735a <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	2b00      	cmp	r3, #0
 8007334:	f000 8139 	beq.w	80075aa <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800733e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	f003 030f 	and.w	r3, r3, #15
 8007348:	2101      	movs	r1, #1
 800734a:	fa01 f303 	lsl.w	r3, r1, r3
 800734e:	6979      	ldr	r1, [r7, #20]
 8007350:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007354:	4313      	orrs	r3, r2
 8007356:	634b      	str	r3, [r1, #52]	; 0x34
 8007358:	e127      	b.n	80075aa <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007366:	2b00      	cmp	r3, #0
 8007368:	d110      	bne.n	800738c <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	015a      	lsls	r2, r3, #5
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	4413      	add	r3, r2
 8007372:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	693a      	ldr	r2, [r7, #16]
 800737a:	0151      	lsls	r1, r2, #5
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	440a      	add	r2, r1
 8007380:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007384:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007388:	6013      	str	r3, [r2, #0]
 800738a:	e00f      	b.n	80073ac <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	015a      	lsls	r2, r3, #5
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	4413      	add	r3, r2
 8007394:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	693a      	ldr	r2, [r7, #16]
 800739c:	0151      	lsls	r1, r2, #5
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	440a      	add	r2, r1
 80073a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073aa:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	68d9      	ldr	r1, [r3, #12]
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	781a      	ldrb	r2, [r3, #0]
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f9a5 	bl	800770a <USB_WritePacket>
 80073c0:	e0f3      	b.n	80075aa <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	015a      	lsls	r2, r3, #5
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	4413      	add	r3, r2
 80073ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073ce:	691b      	ldr	r3, [r3, #16]
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	0151      	lsls	r1, r2, #5
 80073d4:	697a      	ldr	r2, [r7, #20]
 80073d6:	440a      	add	r2, r1
 80073d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073dc:	0cdb      	lsrs	r3, r3, #19
 80073de:	04db      	lsls	r3, r3, #19
 80073e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	015a      	lsls	r2, r3, #5
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	4413      	add	r3, r2
 80073ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	0151      	lsls	r1, r2, #5
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	440a      	add	r2, r1
 80073f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073fc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007400:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007404:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d12f      	bne.n	800746c <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d003      	beq.n	800741c <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	689a      	ldr	r2, [r3, #8]
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	015a      	lsls	r2, r3, #5
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	4413      	add	r3, r2
 800742c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007430:	691a      	ldr	r2, [r3, #16]
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	6a1b      	ldr	r3, [r3, #32]
 8007436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800743a:	6939      	ldr	r1, [r7, #16]
 800743c:	0148      	lsls	r0, r1, #5
 800743e:	6979      	ldr	r1, [r7, #20]
 8007440:	4401      	add	r1, r0
 8007442:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007446:	4313      	orrs	r3, r2
 8007448:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	015a      	lsls	r2, r3, #5
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	4413      	add	r3, r2
 8007452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007456:	691b      	ldr	r3, [r3, #16]
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	0151      	lsls	r1, r2, #5
 800745c:	697a      	ldr	r2, [r7, #20]
 800745e:	440a      	add	r2, r1
 8007460:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007464:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007468:	6113      	str	r3, [r2, #16]
 800746a:	e061      	b.n	8007530 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d125      	bne.n	80074c0 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	015a      	lsls	r2, r3, #5
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	4413      	add	r3, r2
 800747c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007480:	691a      	ldr	r2, [r3, #16]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800748a:	6939      	ldr	r1, [r7, #16]
 800748c:	0148      	lsls	r0, r1, #5
 800748e:	6979      	ldr	r1, [r7, #20]
 8007490:	4401      	add	r1, r0
 8007492:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007496:	4313      	orrs	r3, r2
 8007498:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	015a      	lsls	r2, r3, #5
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	4413      	add	r3, r2
 80074a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074a6:	691b      	ldr	r3, [r3, #16]
 80074a8:	693a      	ldr	r2, [r7, #16]
 80074aa:	0151      	lsls	r1, r2, #5
 80074ac:	697a      	ldr	r2, [r7, #20]
 80074ae:	440a      	add	r2, r1
 80074b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80074b4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80074b8:	6113      	str	r3, [r2, #16]
 80074ba:	e039      	b.n	8007530 <USB_EPStartXfer+0x3dc>
 80074bc:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	691a      	ldr	r2, [r3, #16]
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	4413      	add	r3, r2
 80074ca:	1e5a      	subs	r2, r3, #1
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d4:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	89fa      	ldrh	r2, [r7, #14]
 80074dc:	fb03 f202 	mul.w	r2, r3, r2
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	015a      	lsls	r2, r3, #5
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	4413      	add	r3, r2
 80074ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074f0:	691a      	ldr	r2, [r3, #16]
 80074f2:	89fb      	ldrh	r3, [r7, #14]
 80074f4:	04d9      	lsls	r1, r3, #19
 80074f6:	4b2f      	ldr	r3, [pc, #188]	; (80075b4 <USB_EPStartXfer+0x460>)
 80074f8:	400b      	ands	r3, r1
 80074fa:	6939      	ldr	r1, [r7, #16]
 80074fc:	0148      	lsls	r0, r1, #5
 80074fe:	6979      	ldr	r1, [r7, #20]
 8007500:	4401      	add	r1, r0
 8007502:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007506:	4313      	orrs	r3, r2
 8007508:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	015a      	lsls	r2, r3, #5
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	4413      	add	r3, r2
 8007512:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007516:	691a      	ldr	r2, [r3, #16]
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	6a1b      	ldr	r3, [r3, #32]
 800751c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007520:	6939      	ldr	r1, [r7, #16]
 8007522:	0148      	lsls	r0, r1, #5
 8007524:	6979      	ldr	r1, [r7, #20]
 8007526:	4401      	add	r1, r0
 8007528:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800752c:	4313      	orrs	r3, r2
 800752e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	791b      	ldrb	r3, [r3, #4]
 8007534:	2b01      	cmp	r3, #1
 8007536:	d128      	bne.n	800758a <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007544:	2b00      	cmp	r3, #0
 8007546:	d110      	bne.n	800756a <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	693a      	ldr	r2, [r7, #16]
 8007558:	0151      	lsls	r1, r2, #5
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	440a      	add	r2, r1
 800755e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007562:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007566:	6013      	str	r3, [r2, #0]
 8007568:	e00f      	b.n	800758a <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	015a      	lsls	r2, r3, #5
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	4413      	add	r3, r2
 8007572:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	693a      	ldr	r2, [r7, #16]
 800757a:	0151      	lsls	r1, r2, #5
 800757c:	697a      	ldr	r2, [r7, #20]
 800757e:	440a      	add	r2, r1
 8007580:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007584:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007588:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	015a      	lsls	r2, r3, #5
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	4413      	add	r3, r2
 8007592:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	693a      	ldr	r2, [r7, #16]
 800759a:	0151      	lsls	r1, r2, #5
 800759c:	697a      	ldr	r2, [r7, #20]
 800759e:	440a      	add	r2, r1
 80075a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80075a8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80075aa:	2300      	movs	r3, #0
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3718      	adds	r7, #24
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	1ff80000 	.word	0x1ff80000

080075b8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b087      	sub	sp, #28
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80075c2:	2300      	movs	r3, #0
 80075c4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	785b      	ldrb	r3, [r3, #1]
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d14a      	bne.n	800766c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	015a      	lsls	r2, r3, #5
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	4413      	add	r3, r2
 80075e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80075ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80075ee:	f040 8086 	bne.w	80076fe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	015a      	lsls	r2, r3, #5
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	4413      	add	r3, r2
 80075fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	683a      	ldr	r2, [r7, #0]
 8007604:	7812      	ldrb	r2, [r2, #0]
 8007606:	0151      	lsls	r1, r2, #5
 8007608:	693a      	ldr	r2, [r7, #16]
 800760a:	440a      	add	r2, r1
 800760c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007610:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007614:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	015a      	lsls	r2, r3, #5
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	4413      	add	r3, r2
 8007620:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	683a      	ldr	r2, [r7, #0]
 8007628:	7812      	ldrb	r2, [r2, #0]
 800762a:	0151      	lsls	r1, r2, #5
 800762c:	693a      	ldr	r2, [r7, #16]
 800762e:	440a      	add	r2, r1
 8007630:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007634:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007638:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	3301      	adds	r3, #1
 800763e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f242 7210 	movw	r2, #10000	; 0x2710
 8007646:	4293      	cmp	r3, r2
 8007648:	d902      	bls.n	8007650 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	75fb      	strb	r3, [r7, #23]
          break;
 800764e:	e056      	b.n	80076fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	015a      	lsls	r2, r3, #5
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	4413      	add	r3, r2
 800765a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007664:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007668:	d0e7      	beq.n	800763a <USB_EPStopXfer+0x82>
 800766a:	e048      	b.n	80076fe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	015a      	lsls	r2, r3, #5
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	4413      	add	r3, r2
 8007676:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007680:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007684:	d13b      	bne.n	80076fe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	015a      	lsls	r2, r3, #5
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	4413      	add	r3, r2
 8007690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	7812      	ldrb	r2, [r2, #0]
 800769a:	0151      	lsls	r1, r2, #5
 800769c:	693a      	ldr	r2, [r7, #16]
 800769e:	440a      	add	r2, r1
 80076a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80076a8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	015a      	lsls	r2, r3, #5
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	4413      	add	r3, r2
 80076b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	683a      	ldr	r2, [r7, #0]
 80076bc:	7812      	ldrb	r2, [r2, #0]
 80076be:	0151      	lsls	r1, r2, #5
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	440a      	add	r2, r1
 80076c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	3301      	adds	r3, #1
 80076d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f242 7210 	movw	r2, #10000	; 0x2710
 80076da:	4293      	cmp	r3, r2
 80076dc:	d902      	bls.n	80076e4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80076de:	2301      	movs	r3, #1
 80076e0:	75fb      	strb	r3, [r7, #23]
          break;
 80076e2:	e00c      	b.n	80076fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	015a      	lsls	r2, r3, #5
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	4413      	add	r3, r2
 80076ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076fc:	d0e7      	beq.n	80076ce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80076fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007700:	4618      	mov	r0, r3
 8007702:	371c      	adds	r7, #28
 8007704:	46bd      	mov	sp, r7
 8007706:	bc80      	pop	{r7}
 8007708:	4770      	bx	lr

0800770a <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800770a:	b480      	push	{r7}
 800770c:	b089      	sub	sp, #36	; 0x24
 800770e:	af00      	add	r7, sp, #0
 8007710:	60f8      	str	r0, [r7, #12]
 8007712:	60b9      	str	r1, [r7, #8]
 8007714:	4611      	mov	r1, r2
 8007716:	461a      	mov	r2, r3
 8007718:	460b      	mov	r3, r1
 800771a:	71fb      	strb	r3, [r7, #7]
 800771c:	4613      	mov	r3, r2
 800771e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8007728:	88bb      	ldrh	r3, [r7, #4]
 800772a:	3303      	adds	r3, #3
 800772c:	089b      	lsrs	r3, r3, #2
 800772e:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8007730:	2300      	movs	r3, #0
 8007732:	61bb      	str	r3, [r7, #24]
 8007734:	e018      	b.n	8007768 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007736:	79fb      	ldrb	r3, [r7, #7]
 8007738:	031a      	lsls	r2, r3, #12
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	4413      	add	r3, r2
 800773e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007742:	461a      	mov	r2, r3
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	6013      	str	r3, [r2, #0]
    pSrc++;
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	3301      	adds	r3, #1
 800774e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	3301      	adds	r3, #1
 8007754:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	3301      	adds	r3, #1
 800775a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800775c:	69fb      	ldr	r3, [r7, #28]
 800775e:	3301      	adds	r3, #1
 8007760:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007762:	69bb      	ldr	r3, [r7, #24]
 8007764:	3301      	adds	r3, #1
 8007766:	61bb      	str	r3, [r7, #24]
 8007768:	69ba      	ldr	r2, [r7, #24]
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	429a      	cmp	r2, r3
 800776e:	d3e2      	bcc.n	8007736 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3724      	adds	r7, #36	; 0x24
 8007776:	46bd      	mov	sp, r7
 8007778:	bc80      	pop	{r7}
 800777a:	4770      	bx	lr

0800777c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800777c:	b480      	push	{r7}
 800777e:	b08b      	sub	sp, #44	; 0x2c
 8007780:	af00      	add	r7, sp, #0
 8007782:	60f8      	str	r0, [r7, #12]
 8007784:	60b9      	str	r1, [r7, #8]
 8007786:	4613      	mov	r3, r2
 8007788:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007792:	88fb      	ldrh	r3, [r7, #6]
 8007794:	089b      	lsrs	r3, r3, #2
 8007796:	b29b      	uxth	r3, r3
 8007798:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800779a:	88fb      	ldrh	r3, [r7, #6]
 800779c:	f003 0303 	and.w	r3, r3, #3
 80077a0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80077a2:	2300      	movs	r3, #0
 80077a4:	623b      	str	r3, [r7, #32]
 80077a6:	e014      	b.n	80077d2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80077a8:	69bb      	ldr	r3, [r7, #24]
 80077aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b2:	601a      	str	r2, [r3, #0]
    pDest++;
 80077b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b6:	3301      	adds	r3, #1
 80077b8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80077ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077bc:	3301      	adds	r3, #1
 80077be:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80077c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c2:	3301      	adds	r3, #1
 80077c4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80077c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c8:	3301      	adds	r3, #1
 80077ca:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80077cc:	6a3b      	ldr	r3, [r7, #32]
 80077ce:	3301      	adds	r3, #1
 80077d0:	623b      	str	r3, [r7, #32]
 80077d2:	6a3a      	ldr	r2, [r7, #32]
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d3e6      	bcc.n	80077a8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80077da:	8bfb      	ldrh	r3, [r7, #30]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d01e      	beq.n	800781e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80077e0:	2300      	movs	r3, #0
 80077e2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077ea:	461a      	mov	r2, r3
 80077ec:	f107 0310 	add.w	r3, r7, #16
 80077f0:	6812      	ldr	r2, [r2, #0]
 80077f2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80077f4:	693a      	ldr	r2, [r7, #16]
 80077f6:	6a3b      	ldr	r3, [r7, #32]
 80077f8:	b2db      	uxtb	r3, r3
 80077fa:	00db      	lsls	r3, r3, #3
 80077fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007800:	b2da      	uxtb	r2, r3
 8007802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007804:	701a      	strb	r2, [r3, #0]
      i++;
 8007806:	6a3b      	ldr	r3, [r7, #32]
 8007808:	3301      	adds	r3, #1
 800780a:	623b      	str	r3, [r7, #32]
      pDest++;
 800780c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780e:	3301      	adds	r3, #1
 8007810:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007812:	8bfb      	ldrh	r3, [r7, #30]
 8007814:	3b01      	subs	r3, #1
 8007816:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007818:	8bfb      	ldrh	r3, [r7, #30]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1ea      	bne.n	80077f4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800781e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007820:	4618      	mov	r0, r3
 8007822:	372c      	adds	r7, #44	; 0x2c
 8007824:	46bd      	mov	sp, r7
 8007826:	bc80      	pop	{r7}
 8007828:	4770      	bx	lr

0800782a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800782a:	b480      	push	{r7}
 800782c:	b085      	sub	sp, #20
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
 8007832:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	785b      	ldrb	r3, [r3, #1]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d12c      	bne.n	80078a0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	015a      	lsls	r2, r3, #5
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	4413      	add	r3, r2
 800784e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2b00      	cmp	r3, #0
 8007856:	db12      	blt.n	800787e <USB_EPSetStall+0x54>
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d00f      	beq.n	800787e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	015a      	lsls	r2, r3, #5
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	4413      	add	r3, r2
 8007866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68ba      	ldr	r2, [r7, #8]
 800786e:	0151      	lsls	r1, r2, #5
 8007870:	68fa      	ldr	r2, [r7, #12]
 8007872:	440a      	add	r2, r1
 8007874:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007878:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800787c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	015a      	lsls	r2, r3, #5
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	4413      	add	r3, r2
 8007886:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	0151      	lsls	r1, r2, #5
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	440a      	add	r2, r1
 8007894:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007898:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800789c:	6013      	str	r3, [r2, #0]
 800789e:	e02b      	b.n	80078f8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	015a      	lsls	r2, r3, #5
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4413      	add	r3, r2
 80078a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	db12      	blt.n	80078d8 <USB_EPSetStall+0xae>
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d00f      	beq.n	80078d8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	015a      	lsls	r2, r3, #5
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	4413      	add	r3, r2
 80078c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	68ba      	ldr	r2, [r7, #8]
 80078c8:	0151      	lsls	r1, r2, #5
 80078ca:	68fa      	ldr	r2, [r7, #12]
 80078cc:	440a      	add	r2, r1
 80078ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80078d6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	015a      	lsls	r2, r3, #5
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	4413      	add	r3, r2
 80078e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68ba      	ldr	r2, [r7, #8]
 80078e8:	0151      	lsls	r1, r2, #5
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	440a      	add	r2, r1
 80078ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80078f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	bc80      	pop	{r7}
 8007902:	4770      	bx	lr

08007904 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007904:	b480      	push	{r7}
 8007906:	b085      	sub	sp, #20
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	781b      	ldrb	r3, [r3, #0]
 8007916:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	785b      	ldrb	r3, [r3, #1]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d128      	bne.n	8007972 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	015a      	lsls	r2, r3, #5
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	4413      	add	r3, r2
 8007928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68ba      	ldr	r2, [r7, #8]
 8007930:	0151      	lsls	r1, r2, #5
 8007932:	68fa      	ldr	r2, [r7, #12]
 8007934:	440a      	add	r2, r1
 8007936:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800793a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800793e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	791b      	ldrb	r3, [r3, #4]
 8007944:	2b03      	cmp	r3, #3
 8007946:	d003      	beq.n	8007950 <USB_EPClearStall+0x4c>
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	791b      	ldrb	r3, [r3, #4]
 800794c:	2b02      	cmp	r3, #2
 800794e:	d138      	bne.n	80079c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	015a      	lsls	r2, r3, #5
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	4413      	add	r3, r2
 8007958:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	68ba      	ldr	r2, [r7, #8]
 8007960:	0151      	lsls	r1, r2, #5
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	440a      	add	r2, r1
 8007966:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800796a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800796e:	6013      	str	r3, [r2, #0]
 8007970:	e027      	b.n	80079c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	015a      	lsls	r2, r3, #5
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	4413      	add	r3, r2
 800797a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	68ba      	ldr	r2, [r7, #8]
 8007982:	0151      	lsls	r1, r2, #5
 8007984:	68fa      	ldr	r2, [r7, #12]
 8007986:	440a      	add	r2, r1
 8007988:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800798c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007990:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	791b      	ldrb	r3, [r3, #4]
 8007996:	2b03      	cmp	r3, #3
 8007998:	d003      	beq.n	80079a2 <USB_EPClearStall+0x9e>
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	791b      	ldrb	r3, [r3, #4]
 800799e:	2b02      	cmp	r3, #2
 80079a0:	d10f      	bne.n	80079c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	015a      	lsls	r2, r3, #5
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	4413      	add	r3, r2
 80079aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	68ba      	ldr	r2, [r7, #8]
 80079b2:	0151      	lsls	r1, r2, #5
 80079b4:	68fa      	ldr	r2, [r7, #12]
 80079b6:	440a      	add	r2, r1
 80079b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3714      	adds	r7, #20
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bc80      	pop	{r7}
 80079cc:	4770      	bx	lr

080079ce <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b085      	sub	sp, #20
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
 80079d6:	460b      	mov	r3, r1
 80079d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079ec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80079f0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	78fb      	ldrb	r3, [r7, #3]
 80079fc:	011b      	lsls	r3, r3, #4
 80079fe:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007a02:	68f9      	ldr	r1, [r7, #12]
 8007a04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3714      	adds	r7, #20
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bc80      	pop	{r7}
 8007a16:	4770      	bx	lr

08007a18 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b085      	sub	sp, #20
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007a32:	f023 0303 	bic.w	r3, r3, #3
 8007a36:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	68fa      	ldr	r2, [r7, #12]
 8007a42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a46:	f023 0302 	bic.w	r3, r3, #2
 8007a4a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3714      	adds	r7, #20
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bc80      	pop	{r7}
 8007a56:	4770      	bx	lr

08007a58 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b085      	sub	sp, #20
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	68fa      	ldr	r2, [r7, #12]
 8007a6e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007a72:	f023 0303 	bic.w	r3, r3, #3
 8007a76:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	68fa      	ldr	r2, [r7, #12]
 8007a82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a86:	f043 0302 	orr.w	r3, r3, #2
 8007a8a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bc80      	pop	{r7}
 8007a96:	4770      	bx	lr

08007a98 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	695b      	ldr	r3, [r3, #20]
 8007aa4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	699b      	ldr	r3, [r3, #24]
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	4013      	ands	r3, r2
 8007aae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bc80      	pop	{r7}
 8007aba:	4770      	bx	lr

08007abc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b085      	sub	sp, #20
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ace:	699b      	ldr	r3, [r3, #24]
 8007ad0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ad8:	69db      	ldr	r3, [r3, #28]
 8007ada:	68ba      	ldr	r2, [r7, #8]
 8007adc:	4013      	ands	r3, r2
 8007ade:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	0c1b      	lsrs	r3, r3, #16
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3714      	adds	r7, #20
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bc80      	pop	{r7}
 8007aec:	4770      	bx	lr

08007aee <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007aee:	b480      	push	{r7}
 8007af0:	b085      	sub	sp, #20
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b00:	699b      	ldr	r3, [r3, #24]
 8007b02:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b0a:	69db      	ldr	r3, [r3, #28]
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	4013      	ands	r3, r2
 8007b10:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	b29b      	uxth	r3, r3
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3714      	adds	r7, #20
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bc80      	pop	{r7}
 8007b1e:	4770      	bx	lr

08007b20 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	460b      	mov	r3, r1
 8007b2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007b30:	78fb      	ldrb	r3, [r7, #3]
 8007b32:	015a      	lsls	r2, r3, #5
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	68ba      	ldr	r2, [r7, #8]
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007b4e:	68bb      	ldr	r3, [r7, #8]
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3714      	adds	r7, #20
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bc80      	pop	{r7}
 8007b58:	4770      	bx	lr

08007b5a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b087      	sub	sp, #28
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	460b      	mov	r3, r1
 8007b64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b7c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007b7e:	78fb      	ldrb	r3, [r7, #3]
 8007b80:	f003 030f 	and.w	r3, r3, #15
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	fa22 f303 	lsr.w	r3, r2, r3
 8007b8a:	01db      	lsls	r3, r3, #7
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	693a      	ldr	r2, [r7, #16]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007b94:	78fb      	ldrb	r3, [r7, #3]
 8007b96:	015a      	lsls	r2, r3, #5
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	693a      	ldr	r2, [r7, #16]
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007ba8:	68bb      	ldr	r3, [r7, #8]
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	371c      	adds	r7, #28
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bc80      	pop	{r7}
 8007bb2:	4770      	bx	lr

08007bb4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	695b      	ldr	r3, [r3, #20]
 8007bc0:	f003 0301 	and.w	r3, r3, #1
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	370c      	adds	r7, #12
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bc80      	pop	{r7}
 8007bcc:	4770      	bx	lr

08007bce <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b085      	sub	sp, #20
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68fa      	ldr	r2, [r7, #12]
 8007be4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007be8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007bec:	f023 0307 	bic.w	r3, r3, #7
 8007bf0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c04:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3714      	adds	r7, #20
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bc80      	pop	{r7}
 8007c10:	4770      	bx	lr
	...

08007c14 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b085      	sub	sp, #20
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	333c      	adds	r3, #60	; 0x3c
 8007c26:	3304      	adds	r3, #4
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	4a1c      	ldr	r2, [pc, #112]	; (8007ca0 <USB_EP0_OutStart+0x8c>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d90a      	bls.n	8007c4a <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c44:	d101      	bne.n	8007c4a <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8007c46:	2300      	movs	r3, #0
 8007c48:	e024      	b.n	8007c94 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c50:	461a      	mov	r2, r3
 8007c52:	2300      	movs	r3, #0
 8007c54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	68fa      	ldr	r2, [r7, #12]
 8007c60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	68fa      	ldr	r2, [r7, #12]
 8007c74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c78:	f043 0318 	orr.w	r3, r3, #24
 8007c7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	68fa      	ldr	r2, [r7, #12]
 8007c88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c8c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007c90:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8007c92:	2300      	movs	r3, #0
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bc80      	pop	{r7}
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop
 8007ca0:	4f54300a 	.word	0x4f54300a

08007ca4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b085      	sub	sp, #20
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007cac:	2300      	movs	r3, #0
 8007cae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	3301      	adds	r3, #1
 8007cb4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	4a12      	ldr	r2, [pc, #72]	; (8007d04 <USB_CoreReset+0x60>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d901      	bls.n	8007cc2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e01b      	b.n	8007cfa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	daf2      	bge.n	8007cb0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	f043 0201 	orr.w	r2, r3, #1
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	3301      	adds	r3, #1
 8007cde:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	4a08      	ldr	r2, [pc, #32]	; (8007d04 <USB_CoreReset+0x60>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d901      	bls.n	8007cec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	e006      	b.n	8007cfa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	f003 0301 	and.w	r3, r3, #1
 8007cf4:	2b01      	cmp	r3, #1
 8007cf6:	d0f0      	beq.n	8007cda <USB_CoreReset+0x36>

  return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3714      	adds	r7, #20
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bc80      	pop	{r7}
 8007d02:	4770      	bx	lr
 8007d04:	00030d40 	.word	0x00030d40

08007d08 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	460b      	mov	r3, r1
 8007d12:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007d14:	2300      	movs	r3, #0
 8007d16:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	7c1b      	ldrb	r3, [r3, #16]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d115      	bne.n	8007d4c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007d20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d24:	2202      	movs	r2, #2
 8007d26:	2181      	movs	r1, #129	; 0x81
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f001 fec0 	bl	8009aae <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2201      	movs	r2, #1
 8007d32:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007d34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d38:	2202      	movs	r2, #2
 8007d3a:	2101      	movs	r1, #1
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f001 feb6 	bl	8009aae <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007d4a:	e012      	b.n	8007d72 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007d4c:	2340      	movs	r3, #64	; 0x40
 8007d4e:	2202      	movs	r2, #2
 8007d50:	2181      	movs	r1, #129	; 0x81
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f001 feab 	bl	8009aae <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007d5e:	2340      	movs	r3, #64	; 0x40
 8007d60:	2202      	movs	r2, #2
 8007d62:	2101      	movs	r1, #1
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f001 fea2 	bl	8009aae <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007d72:	2308      	movs	r3, #8
 8007d74:	2203      	movs	r2, #3
 8007d76:	2182      	movs	r1, #130	; 0x82
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f001 fe98 	bl	8009aae <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2201      	movs	r2, #1
 8007d82:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007d84:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007d88:	f001 ffb8 	bl	8009cfc <USBD_static_malloc>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d102      	bne.n	8007da4 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	73fb      	strb	r3, [r7, #15]
 8007da2:	e026      	b.n	8007df2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007daa:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	7c1b      	ldrb	r3, [r3, #16]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d109      	bne.n	8007de2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007dd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dd8:	2101      	movs	r1, #1
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f001 ff57 	bl	8009c8e <USBD_LL_PrepareReceive>
 8007de0:	e007      	b.n	8007df2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007de8:	2340      	movs	r3, #64	; 0x40
 8007dea:	2101      	movs	r1, #1
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f001 ff4e 	bl	8009c8e <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3710      	adds	r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b084      	sub	sp, #16
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	460b      	mov	r3, r1
 8007e06:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007e0c:	2181      	movs	r1, #129	; 0x81
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f001 fe73 	bl	8009afa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007e1a:	2101      	movs	r1, #1
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f001 fe6c 	bl	8009afa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007e2a:	2182      	movs	r1, #130	; 0x82
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f001 fe64 	bl	8009afa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00e      	beq.n	8007e60 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e52:	4618      	mov	r0, r3
 8007e54:	f001 ff5e 	bl	8009d14 <USBD_static_free>
    pdev->pClassData = NULL;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3710      	adds	r7, #16
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b086      	sub	sp, #24
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
 8007e72:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007e7a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007e80:	2300      	movs	r3, #0
 8007e82:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007e84:	2300      	movs	r3, #0
 8007e86:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d039      	beq.n	8007f08 <USBD_CDC_Setup+0x9e>
 8007e94:	2b20      	cmp	r3, #32
 8007e96:	d17f      	bne.n	8007f98 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	88db      	ldrh	r3, [r3, #6]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d029      	beq.n	8007ef4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	781b      	ldrb	r3, [r3, #0]
 8007ea4:	b25b      	sxtb	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	da11      	bge.n	8007ece <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	683a      	ldr	r2, [r7, #0]
 8007eb4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007eb6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007eb8:	683a      	ldr	r2, [r7, #0]
 8007eba:	88d2      	ldrh	r2, [r2, #6]
 8007ebc:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007ebe:	6939      	ldr	r1, [r7, #16]
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	88db      	ldrh	r3, [r3, #6]
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f001 fa13 	bl	80092f2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007ecc:	e06b      	b.n	8007fa6 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	785a      	ldrb	r2, [r3, #1]
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	88db      	ldrh	r3, [r3, #6]
 8007edc:	b2da      	uxtb	r2, r3
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007ee4:	6939      	ldr	r1, [r7, #16]
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	88db      	ldrh	r3, [r3, #6]
 8007eea:	461a      	mov	r2, r3
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f001 fa2e 	bl	800934e <USBD_CtlPrepareRx>
      break;
 8007ef2:	e058      	b.n	8007fa6 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	683a      	ldr	r2, [r7, #0]
 8007efe:	7850      	ldrb	r0, [r2, #1]
 8007f00:	2200      	movs	r2, #0
 8007f02:	6839      	ldr	r1, [r7, #0]
 8007f04:	4798      	blx	r3
      break;
 8007f06:	e04e      	b.n	8007fa6 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	785b      	ldrb	r3, [r3, #1]
 8007f0c:	2b0b      	cmp	r3, #11
 8007f0e:	d02e      	beq.n	8007f6e <USBD_CDC_Setup+0x104>
 8007f10:	2b0b      	cmp	r3, #11
 8007f12:	dc38      	bgt.n	8007f86 <USBD_CDC_Setup+0x11c>
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d002      	beq.n	8007f1e <USBD_CDC_Setup+0xb4>
 8007f18:	2b0a      	cmp	r3, #10
 8007f1a:	d014      	beq.n	8007f46 <USBD_CDC_Setup+0xdc>
 8007f1c:	e033      	b.n	8007f86 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f24:	2b03      	cmp	r3, #3
 8007f26:	d107      	bne.n	8007f38 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007f28:	f107 030c 	add.w	r3, r7, #12
 8007f2c:	2202      	movs	r2, #2
 8007f2e:	4619      	mov	r1, r3
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f001 f9de 	bl	80092f2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f36:	e02e      	b.n	8007f96 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007f38:	6839      	ldr	r1, [r7, #0]
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f001 f96f 	bl	800921e <USBD_CtlError>
            ret = USBD_FAIL;
 8007f40:	2302      	movs	r3, #2
 8007f42:	75fb      	strb	r3, [r7, #23]
          break;
 8007f44:	e027      	b.n	8007f96 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f4c:	2b03      	cmp	r3, #3
 8007f4e:	d107      	bne.n	8007f60 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007f50:	f107 030f 	add.w	r3, r7, #15
 8007f54:	2201      	movs	r2, #1
 8007f56:	4619      	mov	r1, r3
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f001 f9ca 	bl	80092f2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f5e:	e01a      	b.n	8007f96 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007f60:	6839      	ldr	r1, [r7, #0]
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f001 f95b 	bl	800921e <USBD_CtlError>
            ret = USBD_FAIL;
 8007f68:	2302      	movs	r3, #2
 8007f6a:	75fb      	strb	r3, [r7, #23]
          break;
 8007f6c:	e013      	b.n	8007f96 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f74:	2b03      	cmp	r3, #3
 8007f76:	d00d      	beq.n	8007f94 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007f78:	6839      	ldr	r1, [r7, #0]
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f001 f94f 	bl	800921e <USBD_CtlError>
            ret = USBD_FAIL;
 8007f80:	2302      	movs	r3, #2
 8007f82:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007f84:	e006      	b.n	8007f94 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007f86:	6839      	ldr	r1, [r7, #0]
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f001 f948 	bl	800921e <USBD_CtlError>
          ret = USBD_FAIL;
 8007f8e:	2302      	movs	r3, #2
 8007f90:	75fb      	strb	r3, [r7, #23]
          break;
 8007f92:	e000      	b.n	8007f96 <USBD_CDC_Setup+0x12c>
          break;
 8007f94:	bf00      	nop
      }
      break;
 8007f96:	e006      	b.n	8007fa6 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007f98:	6839      	ldr	r1, [r7, #0]
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f001 f93f 	bl	800921e <USBD_CtlError>
      ret = USBD_FAIL;
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	75fb      	strb	r3, [r7, #23]
      break;
 8007fa4:	bf00      	nop
  }

  return ret;
 8007fa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3718      	adds	r7, #24
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	460b      	mov	r3, r1
 8007fba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fc2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007fca:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d03a      	beq.n	800804c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007fd6:	78fa      	ldrb	r2, [r7, #3]
 8007fd8:	6879      	ldr	r1, [r7, #4]
 8007fda:	4613      	mov	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4413      	add	r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	440b      	add	r3, r1
 8007fe4:	331c      	adds	r3, #28
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d029      	beq.n	8008040 <USBD_CDC_DataIn+0x90>
 8007fec:	78fa      	ldrb	r2, [r7, #3]
 8007fee:	6879      	ldr	r1, [r7, #4]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	440b      	add	r3, r1
 8007ffa:	331c      	adds	r3, #28
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	78f9      	ldrb	r1, [r7, #3]
 8008000:	68b8      	ldr	r0, [r7, #8]
 8008002:	460b      	mov	r3, r1
 8008004:	00db      	lsls	r3, r3, #3
 8008006:	440b      	add	r3, r1
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	4403      	add	r3, r0
 800800c:	3344      	adds	r3, #68	; 0x44
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	fbb2 f1f3 	udiv	r1, r2, r3
 8008014:	fb01 f303 	mul.w	r3, r1, r3
 8008018:	1ad3      	subs	r3, r2, r3
 800801a:	2b00      	cmp	r3, #0
 800801c:	d110      	bne.n	8008040 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800801e:	78fa      	ldrb	r2, [r7, #3]
 8008020:	6879      	ldr	r1, [r7, #4]
 8008022:	4613      	mov	r3, r2
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4413      	add	r3, r2
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	440b      	add	r3, r1
 800802c:	331c      	adds	r3, #28
 800802e:	2200      	movs	r2, #0
 8008030:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008032:	78f9      	ldrb	r1, [r7, #3]
 8008034:	2300      	movs	r3, #0
 8008036:	2200      	movs	r2, #0
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f001 fe05 	bl	8009c48 <USBD_LL_Transmit>
 800803e:	e003      	b.n	8008048 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2200      	movs	r2, #0
 8008044:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	e000      	b.n	800804e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800804c:	2302      	movs	r3, #2
  }
}
 800804e:	4618      	mov	r0, r3
 8008050:	3710      	adds	r7, #16
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
 800805e:	460b      	mov	r3, r1
 8008060:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008068:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800806a:	78fb      	ldrb	r3, [r7, #3]
 800806c:	4619      	mov	r1, r3
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f001 fe30 	bl	8009cd4 <USBD_LL_GetRxDataSize>
 8008074:	4602      	mov	r2, r0
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00d      	beq.n	80080a2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008094:	68fa      	ldr	r2, [r7, #12]
 8008096:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800809a:	4611      	mov	r1, r2
 800809c:	4798      	blx	r3

    return USBD_OK;
 800809e:	2300      	movs	r3, #0
 80080a0:	e000      	b.n	80080a4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80080a2:	2302      	movs	r3, #2
  }
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3710      	adds	r7, #16
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}

080080ac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080ba:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d015      	beq.n	80080f2 <USBD_CDC_EP0_RxReady+0x46>
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80080cc:	2bff      	cmp	r3, #255	; 0xff
 80080ce:	d010      	beq.n	80080f2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80080de:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80080e0:	68fa      	ldr	r2, [r7, #12]
 80080e2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80080e6:	b292      	uxth	r2, r2
 80080e8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	22ff      	movs	r2, #255	; 0xff
 80080ee:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b083      	sub	sp, #12
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2243      	movs	r2, #67	; 0x43
 8008108:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800810a:	4b03      	ldr	r3, [pc, #12]	; (8008118 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800810c:	4618      	mov	r0, r3
 800810e:	370c      	adds	r7, #12
 8008110:	46bd      	mov	sp, r7
 8008112:	bc80      	pop	{r7}
 8008114:	4770      	bx	lr
 8008116:	bf00      	nop
 8008118:	200000dc 	.word	0x200000dc

0800811c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800811c:	b480      	push	{r7}
 800811e:	b083      	sub	sp, #12
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2243      	movs	r2, #67	; 0x43
 8008128:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800812a:	4b03      	ldr	r3, [pc, #12]	; (8008138 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800812c:	4618      	mov	r0, r3
 800812e:	370c      	adds	r7, #12
 8008130:	46bd      	mov	sp, r7
 8008132:	bc80      	pop	{r7}
 8008134:	4770      	bx	lr
 8008136:	bf00      	nop
 8008138:	20000098 	.word	0x20000098

0800813c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2243      	movs	r2, #67	; 0x43
 8008148:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800814a:	4b03      	ldr	r3, [pc, #12]	; (8008158 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800814c:	4618      	mov	r0, r3
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	bc80      	pop	{r7}
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	20000120 	.word	0x20000120

0800815c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	220a      	movs	r2, #10
 8008168:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800816a:	4b03      	ldr	r3, [pc, #12]	; (8008178 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800816c:	4618      	mov	r0, r3
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	bc80      	pop	{r7}
 8008174:	4770      	bx	lr
 8008176:	bf00      	nop
 8008178:	20000054 	.word	0x20000054

0800817c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008186:	2302      	movs	r3, #2
 8008188:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d005      	beq.n	800819c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	683a      	ldr	r2, [r7, #0]
 8008194:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8008198:	2300      	movs	r3, #0
 800819a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800819c:	7bfb      	ldrb	r3, [r7, #15]
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3714      	adds	r7, #20
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bc80      	pop	{r7}
 80081a6:	4770      	bx	lr

080081a8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b087      	sub	sp, #28
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	4613      	mov	r3, r2
 80081b4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081bc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80081be:	697b      	ldr	r3, [r7, #20]
 80081c0:	68ba      	ldr	r2, [r7, #8]
 80081c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80081c6:	88fa      	ldrh	r2, [r7, #6]
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	371c      	adds	r7, #28
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bc80      	pop	{r7}
 80081d8:	4770      	bx	lr

080081da <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80081da:	b480      	push	{r7}
 80081dc:	b085      	sub	sp, #20
 80081de:	af00      	add	r7, sp, #0
 80081e0:	6078      	str	r0, [r7, #4]
 80081e2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081ea:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	683a      	ldr	r2, [r7, #0]
 80081f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80081f4:	2300      	movs	r3, #0
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3714      	adds	r7, #20
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bc80      	pop	{r7}
 80081fe:	4770      	bx	lr

08008200 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800820e:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008216:	2b00      	cmp	r3, #0
 8008218:	d017      	beq.n	800824a <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	7c1b      	ldrb	r3, [r3, #16]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d109      	bne.n	8008236 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008228:	f44f 7300 	mov.w	r3, #512	; 0x200
 800822c:	2101      	movs	r1, #1
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f001 fd2d 	bl	8009c8e <USBD_LL_PrepareReceive>
 8008234:	e007      	b.n	8008246 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800823c:	2340      	movs	r3, #64	; 0x40
 800823e:	2101      	movs	r1, #1
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f001 fd24 	bl	8009c8e <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008246:	2300      	movs	r3, #0
 8008248:	e000      	b.n	800824c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800824a:	2302      	movs	r3, #2
  }
}
 800824c:	4618      	mov	r0, r3
 800824e:	3710      	adds	r7, #16
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	60f8      	str	r0, [r7, #12]
 800825c:	60b9      	str	r1, [r7, #8]
 800825e:	4613      	mov	r3, r2
 8008260:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d101      	bne.n	800826c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008268:	2302      	movs	r3, #2
 800826a:	e01a      	b.n	80082a2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008272:	2b00      	cmp	r3, #0
 8008274:	d003      	beq.n	800827e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2200      	movs	r2, #0
 800827a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d003      	beq.n	800828c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	68ba      	ldr	r2, [r7, #8]
 8008288:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	79fa      	ldrb	r2, [r7, #7]
 8008298:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800829a:	68f8      	ldr	r0, [r7, #12]
 800829c:	f001 fba8 	bl	80099f0 <USBD_LL_Init>

  return USBD_OK;
 80082a0:	2300      	movs	r3, #0
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3710      	adds	r7, #16
 80082a6:	46bd      	mov	sp, r7
 80082a8:	bd80      	pop	{r7, pc}

080082aa <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80082aa:	b480      	push	{r7}
 80082ac:	b085      	sub	sp, #20
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
 80082b2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80082b4:	2300      	movs	r3, #0
 80082b6:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d006      	beq.n	80082cc <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	683a      	ldr	r2, [r7, #0]
 80082c2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80082c6:	2300      	movs	r3, #0
 80082c8:	73fb      	strb	r3, [r7, #15]
 80082ca:	e001      	b.n	80082d0 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80082cc:	2302      	movs	r3, #2
 80082ce:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80082d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3714      	adds	r7, #20
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bc80      	pop	{r7}
 80082da:	4770      	bx	lr

080082dc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f001 fbc7 	bl	8009a78 <USBD_LL_Start>

  return USBD_OK;
 80082ea:	2300      	movs	r3, #0
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3708      	adds	r7, #8
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b083      	sub	sp, #12
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80082fc:	2300      	movs	r3, #0
}
 80082fe:	4618      	mov	r0, r3
 8008300:	370c      	adds	r7, #12
 8008302:	46bd      	mov	sp, r7
 8008304:	bc80      	pop	{r7}
 8008306:	4770      	bx	lr

08008308 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	460b      	mov	r3, r1
 8008312:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008314:	2302      	movs	r3, #2
 8008316:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800831e:	2b00      	cmp	r3, #0
 8008320:	d00c      	beq.n	800833c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	78fa      	ldrb	r2, [r7, #3]
 800832c:	4611      	mov	r1, r2
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	4798      	blx	r3
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d101      	bne.n	800833c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008338:	2300      	movs	r3, #0
 800833a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800833c:	7bfb      	ldrb	r3, [r7, #15]
}
 800833e:	4618      	mov	r0, r3
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b082      	sub	sp, #8
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
 800834e:	460b      	mov	r3, r1
 8008350:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	78fa      	ldrb	r2, [r7, #3]
 800835c:	4611      	mov	r1, r2
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	4798      	blx	r3

  return USBD_OK;
 8008362:	2300      	movs	r3, #0
}
 8008364:	4618      	mov	r0, r3
 8008366:	3708      	adds	r7, #8
 8008368:	46bd      	mov	sp, r7
 800836a:	bd80      	pop	{r7, pc}

0800836c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b082      	sub	sp, #8
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800837c:	6839      	ldr	r1, [r7, #0]
 800837e:	4618      	mov	r0, r3
 8008380:	f000 ff11 	bl	80091a6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008392:	461a      	mov	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80083a0:	f003 031f 	and.w	r3, r3, #31
 80083a4:	2b02      	cmp	r3, #2
 80083a6:	d016      	beq.n	80083d6 <USBD_LL_SetupStage+0x6a>
 80083a8:	2b02      	cmp	r3, #2
 80083aa:	d81c      	bhi.n	80083e6 <USBD_LL_SetupStage+0x7a>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d002      	beq.n	80083b6 <USBD_LL_SetupStage+0x4a>
 80083b0:	2b01      	cmp	r3, #1
 80083b2:	d008      	beq.n	80083c6 <USBD_LL_SetupStage+0x5a>
 80083b4:	e017      	b.n	80083e6 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80083bc:	4619      	mov	r1, r3
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 fa04 	bl	80087cc <USBD_StdDevReq>
      break;
 80083c4:	e01a      	b.n	80083fc <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80083cc:	4619      	mov	r1, r3
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 fa66 	bl	80088a0 <USBD_StdItfReq>
      break;
 80083d4:	e012      	b.n	80083fc <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80083dc:	4619      	mov	r1, r3
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 faa6 	bl	8008930 <USBD_StdEPReq>
      break;
 80083e4:	e00a      	b.n	80083fc <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80083ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	4619      	mov	r1, r3
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f001 fb9f 	bl	8009b38 <USBD_LL_StallEP>
      break;
 80083fa:	bf00      	nop
  }

  return USBD_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3708      	adds	r7, #8
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b086      	sub	sp, #24
 800840a:	af00      	add	r7, sp, #0
 800840c:	60f8      	str	r0, [r7, #12]
 800840e:	460b      	mov	r3, r1
 8008410:	607a      	str	r2, [r7, #4]
 8008412:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008414:	7afb      	ldrb	r3, [r7, #11]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d14b      	bne.n	80084b2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008420:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008428:	2b03      	cmp	r3, #3
 800842a:	d134      	bne.n	8008496 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	68da      	ldr	r2, [r3, #12]
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	691b      	ldr	r3, [r3, #16]
 8008434:	429a      	cmp	r2, r3
 8008436:	d919      	bls.n	800846c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	68da      	ldr	r2, [r3, #12]
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	1ad2      	subs	r2, r2, r3
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	68da      	ldr	r2, [r3, #12]
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800844e:	429a      	cmp	r2, r3
 8008450:	d203      	bcs.n	800845a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008456:	b29b      	uxth	r3, r3
 8008458:	e002      	b.n	8008460 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800845e:	b29b      	uxth	r3, r3
 8008460:	461a      	mov	r2, r3
 8008462:	6879      	ldr	r1, [r7, #4]
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 ff90 	bl	800938a <USBD_CtlContinueRx>
 800846a:	e038      	b.n	80084de <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008472:	691b      	ldr	r3, [r3, #16]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d00a      	beq.n	800848e <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800847e:	2b03      	cmp	r3, #3
 8008480:	d105      	bne.n	800848e <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800848e:	68f8      	ldr	r0, [r7, #12]
 8008490:	f000 ff8d 	bl	80093ae <USBD_CtlSendStatus>
 8008494:	e023      	b.n	80084de <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800849c:	2b05      	cmp	r3, #5
 800849e:	d11e      	bne.n	80084de <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80084a8:	2100      	movs	r1, #0
 80084aa:	68f8      	ldr	r0, [r7, #12]
 80084ac:	f001 fb44 	bl	8009b38 <USBD_LL_StallEP>
 80084b0:	e015      	b.n	80084de <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084b8:	699b      	ldr	r3, [r3, #24]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00d      	beq.n	80084da <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80084c4:	2b03      	cmp	r3, #3
 80084c6:	d108      	bne.n	80084da <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084ce:	699b      	ldr	r3, [r3, #24]
 80084d0:	7afa      	ldrb	r2, [r7, #11]
 80084d2:	4611      	mov	r1, r2
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	4798      	blx	r3
 80084d8:	e001      	b.n	80084de <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80084da:	2302      	movs	r3, #2
 80084dc:	e000      	b.n	80084e0 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80084de:	2300      	movs	r3, #0
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3718      	adds	r7, #24
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b086      	sub	sp, #24
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	460b      	mov	r3, r1
 80084f2:	607a      	str	r2, [r7, #4]
 80084f4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80084f6:	7afb      	ldrb	r3, [r7, #11]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d17f      	bne.n	80085fc <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	3314      	adds	r3, #20
 8008500:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008508:	2b02      	cmp	r3, #2
 800850a:	d15c      	bne.n	80085c6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	68da      	ldr	r2, [r3, #12]
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	691b      	ldr	r3, [r3, #16]
 8008514:	429a      	cmp	r2, r3
 8008516:	d915      	bls.n	8008544 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008518:	697b      	ldr	r3, [r7, #20]
 800851a:	68da      	ldr	r2, [r3, #12]
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	1ad2      	subs	r2, r2, r3
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	b29b      	uxth	r3, r3
 800852c:	461a      	mov	r2, r3
 800852e:	6879      	ldr	r1, [r7, #4]
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	f000 fefa 	bl	800932a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008536:	2300      	movs	r3, #0
 8008538:	2200      	movs	r2, #0
 800853a:	2100      	movs	r1, #0
 800853c:	68f8      	ldr	r0, [r7, #12]
 800853e:	f001 fba6 	bl	8009c8e <USBD_LL_PrepareReceive>
 8008542:	e04e      	b.n	80085e2 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	697a      	ldr	r2, [r7, #20]
 800854a:	6912      	ldr	r2, [r2, #16]
 800854c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008550:	fb01 f202 	mul.w	r2, r1, r2
 8008554:	1a9b      	subs	r3, r3, r2
 8008556:	2b00      	cmp	r3, #0
 8008558:	d11c      	bne.n	8008594 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	689a      	ldr	r2, [r3, #8]
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008562:	429a      	cmp	r2, r3
 8008564:	d316      	bcc.n	8008594 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	689a      	ldr	r2, [r3, #8]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008570:	429a      	cmp	r2, r3
 8008572:	d20f      	bcs.n	8008594 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008574:	2200      	movs	r2, #0
 8008576:	2100      	movs	r1, #0
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f000 fed6 	bl	800932a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2200      	movs	r2, #0
 8008582:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008586:	2300      	movs	r3, #0
 8008588:	2200      	movs	r2, #0
 800858a:	2100      	movs	r1, #0
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f001 fb7e 	bl	8009c8e <USBD_LL_PrepareReceive>
 8008592:	e026      	b.n	80085e2 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d00a      	beq.n	80085b6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80085a6:	2b03      	cmp	r3, #3
 80085a8:	d105      	bne.n	80085b6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80085b6:	2180      	movs	r1, #128	; 0x80
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f001 fabd 	bl	8009b38 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80085be:	68f8      	ldr	r0, [r7, #12]
 80085c0:	f000 ff08 	bl	80093d4 <USBD_CtlReceiveStatus>
 80085c4:	e00d      	b.n	80085e2 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80085cc:	2b04      	cmp	r3, #4
 80085ce:	d004      	beq.n	80085da <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d103      	bne.n	80085e2 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80085da:	2180      	movs	r1, #128	; 0x80
 80085dc:	68f8      	ldr	r0, [r7, #12]
 80085de:	f001 faab 	bl	8009b38 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d11d      	bne.n	8008628 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80085ec:	68f8      	ldr	r0, [r7, #12]
 80085ee:	f7ff fe81 	bl	80082f4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80085fa:	e015      	b.n	8008628 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008602:	695b      	ldr	r3, [r3, #20]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00d      	beq.n	8008624 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800860e:	2b03      	cmp	r3, #3
 8008610:	d108      	bne.n	8008624 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	7afa      	ldrb	r2, [r7, #11]
 800861c:	4611      	mov	r1, r2
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	4798      	blx	r3
 8008622:	e001      	b.n	8008628 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008624:	2302      	movs	r3, #2
 8008626:	e000      	b.n	800862a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	3718      	adds	r7, #24
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}

08008632 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008632:	b580      	push	{r7, lr}
 8008634:	b082      	sub	sp, #8
 8008636:	af00      	add	r7, sp, #0
 8008638:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800863a:	2340      	movs	r3, #64	; 0x40
 800863c:	2200      	movs	r2, #0
 800863e:	2100      	movs	r1, #0
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f001 fa34 	bl	8009aae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2201      	movs	r2, #1
 800864a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2240      	movs	r2, #64	; 0x40
 8008652:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008656:	2340      	movs	r3, #64	; 0x40
 8008658:	2200      	movs	r2, #0
 800865a:	2180      	movs	r1, #128	; 0x80
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f001 fa26 	bl	8009aae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2201      	movs	r2, #1
 8008666:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2240      	movs	r2, #64	; 0x40
 800866c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2201      	movs	r2, #1
 8008672:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2200      	movs	r2, #0
 800867a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008692:	2b00      	cmp	r3, #0
 8008694:	d009      	beq.n	80086aa <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	687a      	ldr	r2, [r7, #4]
 80086a0:	6852      	ldr	r2, [r2, #4]
 80086a2:	b2d2      	uxtb	r2, r2
 80086a4:	4611      	mov	r1, r2
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	4798      	blx	r3
  }

  return USBD_OK;
 80086aa:	2300      	movs	r3, #0
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	3708      	adds	r7, #8
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}

080086b4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	460b      	mov	r3, r1
 80086be:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	78fa      	ldrb	r2, [r7, #3]
 80086c4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bc80      	pop	{r7}
 80086d0:	4770      	bx	lr

080086d2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80086d2:	b480      	push	{r7}
 80086d4:	b083      	sub	sp, #12
 80086d6:	af00      	add	r7, sp, #0
 80086d8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2204      	movs	r2, #4
 80086ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80086ee:	2300      	movs	r3, #0
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bc80      	pop	{r7}
 80086f8:	4770      	bx	lr

080086fa <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80086fa:	b480      	push	{r7}
 80086fc:	b083      	sub	sp, #12
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008708:	2b04      	cmp	r3, #4
 800870a:	d105      	bne.n	8008718 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008718:	2300      	movs	r3, #0
}
 800871a:	4618      	mov	r0, r3
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	bc80      	pop	{r7}
 8008722:	4770      	bx	lr

08008724 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008732:	2b03      	cmp	r3, #3
 8008734:	d10b      	bne.n	800874e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800873c:	69db      	ldr	r3, [r3, #28]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d005      	beq.n	800874e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008748:	69db      	ldr	r3, [r3, #28]
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800874e:	2300      	movs	r3, #0
}
 8008750:	4618      	mov	r0, r3
 8008752:	3708      	adds	r7, #8
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	460b      	mov	r3, r1
 8008762:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	370c      	adds	r7, #12
 800876a:	46bd      	mov	sp, r7
 800876c:	bc80      	pop	{r7}
 800876e:	4770      	bx	lr

08008770 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008770:	b480      	push	{r7}
 8008772:	b083      	sub	sp, #12
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	460b      	mov	r3, r1
 800877a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800877c:	2300      	movs	r3, #0
}
 800877e:	4618      	mov	r0, r3
 8008780:	370c      	adds	r7, #12
 8008782:	46bd      	mov	sp, r7
 8008784:	bc80      	pop	{r7}
 8008786:	4770      	bx	lr

08008788 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008790:	2300      	movs	r3, #0
}
 8008792:	4618      	mov	r0, r3
 8008794:	370c      	adds	r7, #12
 8008796:	46bd      	mov	sp, r7
 8008798:	bc80      	pop	{r7}
 800879a:	4770      	bx	lr

0800879c <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b082      	sub	sp, #8
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	6852      	ldr	r2, [r2, #4]
 80087b8:	b2d2      	uxtb	r2, r2
 80087ba:	4611      	mov	r1, r2
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	4798      	blx	r3

  return USBD_OK;
 80087c0:	2300      	movs	r3, #0
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3708      	adds	r7, #8
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
	...

080087cc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80087d6:	2300      	movs	r3, #0
 80087d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80087e2:	2b40      	cmp	r3, #64	; 0x40
 80087e4:	d005      	beq.n	80087f2 <USBD_StdDevReq+0x26>
 80087e6:	2b40      	cmp	r3, #64	; 0x40
 80087e8:	d84f      	bhi.n	800888a <USBD_StdDevReq+0xbe>
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d009      	beq.n	8008802 <USBD_StdDevReq+0x36>
 80087ee:	2b20      	cmp	r3, #32
 80087f0:	d14b      	bne.n	800888a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	6839      	ldr	r1, [r7, #0]
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	4798      	blx	r3
      break;
 8008800:	e048      	b.n	8008894 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	785b      	ldrb	r3, [r3, #1]
 8008806:	2b09      	cmp	r3, #9
 8008808:	d839      	bhi.n	800887e <USBD_StdDevReq+0xb2>
 800880a:	a201      	add	r2, pc, #4	; (adr r2, 8008810 <USBD_StdDevReq+0x44>)
 800880c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008810:	08008861 	.word	0x08008861
 8008814:	08008875 	.word	0x08008875
 8008818:	0800887f 	.word	0x0800887f
 800881c:	0800886b 	.word	0x0800886b
 8008820:	0800887f 	.word	0x0800887f
 8008824:	08008843 	.word	0x08008843
 8008828:	08008839 	.word	0x08008839
 800882c:	0800887f 	.word	0x0800887f
 8008830:	08008857 	.word	0x08008857
 8008834:	0800884d 	.word	0x0800884d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008838:	6839      	ldr	r1, [r7, #0]
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 f9dc 	bl	8008bf8 <USBD_GetDescriptor>
          break;
 8008840:	e022      	b.n	8008888 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008842:	6839      	ldr	r1, [r7, #0]
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 fb3f 	bl	8008ec8 <USBD_SetAddress>
          break;
 800884a:	e01d      	b.n	8008888 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800884c:	6839      	ldr	r1, [r7, #0]
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 fb7e 	bl	8008f50 <USBD_SetConfig>
          break;
 8008854:	e018      	b.n	8008888 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008856:	6839      	ldr	r1, [r7, #0]
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fc07 	bl	800906c <USBD_GetConfig>
          break;
 800885e:	e013      	b.n	8008888 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fc37 	bl	80090d6 <USBD_GetStatus>
          break;
 8008868:	e00e      	b.n	8008888 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800886a:	6839      	ldr	r1, [r7, #0]
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 fc65 	bl	800913c <USBD_SetFeature>
          break;
 8008872:	e009      	b.n	8008888 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008874:	6839      	ldr	r1, [r7, #0]
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 fc74 	bl	8009164 <USBD_ClrFeature>
          break;
 800887c:	e004      	b.n	8008888 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800887e:	6839      	ldr	r1, [r7, #0]
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 fccc 	bl	800921e <USBD_CtlError>
          break;
 8008886:	bf00      	nop
      }
      break;
 8008888:	e004      	b.n	8008894 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800888a:	6839      	ldr	r1, [r7, #0]
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	f000 fcc6 	bl	800921e <USBD_CtlError>
      break;
 8008892:	bf00      	nop
  }

  return ret;
 8008894:	7bfb      	ldrb	r3, [r7, #15]
}
 8008896:	4618      	mov	r0, r3
 8008898:	3710      	adds	r7, #16
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop

080088a0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b084      	sub	sp, #16
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80088aa:	2300      	movs	r3, #0
 80088ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80088b6:	2b40      	cmp	r3, #64	; 0x40
 80088b8:	d005      	beq.n	80088c6 <USBD_StdItfReq+0x26>
 80088ba:	2b40      	cmp	r3, #64	; 0x40
 80088bc:	d82e      	bhi.n	800891c <USBD_StdItfReq+0x7c>
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d001      	beq.n	80088c6 <USBD_StdItfReq+0x26>
 80088c2:	2b20      	cmp	r3, #32
 80088c4:	d12a      	bne.n	800891c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088cc:	3b01      	subs	r3, #1
 80088ce:	2b02      	cmp	r3, #2
 80088d0:	d81d      	bhi.n	800890e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	889b      	ldrh	r3, [r3, #4]
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d813      	bhi.n	8008904 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	6839      	ldr	r1, [r7, #0]
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	4798      	blx	r3
 80088ea:	4603      	mov	r3, r0
 80088ec:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	88db      	ldrh	r3, [r3, #6]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d110      	bne.n	8008918 <USBD_StdItfReq+0x78>
 80088f6:	7bfb      	ldrb	r3, [r7, #15]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d10d      	bne.n	8008918 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 fd56 	bl	80093ae <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008902:	e009      	b.n	8008918 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008904:	6839      	ldr	r1, [r7, #0]
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 fc89 	bl	800921e <USBD_CtlError>
          break;
 800890c:	e004      	b.n	8008918 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800890e:	6839      	ldr	r1, [r7, #0]
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 fc84 	bl	800921e <USBD_CtlError>
          break;
 8008916:	e000      	b.n	800891a <USBD_StdItfReq+0x7a>
          break;
 8008918:	bf00      	nop
      }
      break;
 800891a:	e004      	b.n	8008926 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800891c:	6839      	ldr	r1, [r7, #0]
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 fc7d 	bl	800921e <USBD_CtlError>
      break;
 8008924:	bf00      	nop
  }

  return USBD_OK;
 8008926:	2300      	movs	r3, #0
}
 8008928:	4618      	mov	r0, r3
 800892a:	3710      	adds	r7, #16
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800893a:	2300      	movs	r3, #0
 800893c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	889b      	ldrh	r3, [r3, #4]
 8008942:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800894c:	2b40      	cmp	r3, #64	; 0x40
 800894e:	d007      	beq.n	8008960 <USBD_StdEPReq+0x30>
 8008950:	2b40      	cmp	r3, #64	; 0x40
 8008952:	f200 8146 	bhi.w	8008be2 <USBD_StdEPReq+0x2b2>
 8008956:	2b00      	cmp	r3, #0
 8008958:	d00a      	beq.n	8008970 <USBD_StdEPReq+0x40>
 800895a:	2b20      	cmp	r3, #32
 800895c:	f040 8141 	bne.w	8008be2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	6839      	ldr	r1, [r7, #0]
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	4798      	blx	r3
      break;
 800896e:	e13d      	b.n	8008bec <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008978:	2b20      	cmp	r3, #32
 800897a:	d10a      	bne.n	8008992 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	6839      	ldr	r1, [r7, #0]
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	4798      	blx	r3
 800898a:	4603      	mov	r3, r0
 800898c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800898e:	7bfb      	ldrb	r3, [r7, #15]
 8008990:	e12d      	b.n	8008bee <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	785b      	ldrb	r3, [r3, #1]
 8008996:	2b03      	cmp	r3, #3
 8008998:	d007      	beq.n	80089aa <USBD_StdEPReq+0x7a>
 800899a:	2b03      	cmp	r3, #3
 800899c:	f300 811b 	bgt.w	8008bd6 <USBD_StdEPReq+0x2a6>
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d072      	beq.n	8008a8a <USBD_StdEPReq+0x15a>
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d03a      	beq.n	8008a1e <USBD_StdEPReq+0xee>
 80089a8:	e115      	b.n	8008bd6 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d002      	beq.n	80089ba <USBD_StdEPReq+0x8a>
 80089b4:	2b03      	cmp	r3, #3
 80089b6:	d015      	beq.n	80089e4 <USBD_StdEPReq+0xb4>
 80089b8:	e02b      	b.n	8008a12 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80089ba:	7bbb      	ldrb	r3, [r7, #14]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d00c      	beq.n	80089da <USBD_StdEPReq+0xaa>
 80089c0:	7bbb      	ldrb	r3, [r7, #14]
 80089c2:	2b80      	cmp	r3, #128	; 0x80
 80089c4:	d009      	beq.n	80089da <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80089c6:	7bbb      	ldrb	r3, [r7, #14]
 80089c8:	4619      	mov	r1, r3
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f001 f8b4 	bl	8009b38 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80089d0:	2180      	movs	r1, #128	; 0x80
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f001 f8b0 	bl	8009b38 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80089d8:	e020      	b.n	8008a1c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80089da:	6839      	ldr	r1, [r7, #0]
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 fc1e 	bl	800921e <USBD_CtlError>
              break;
 80089e2:	e01b      	b.n	8008a1c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	885b      	ldrh	r3, [r3, #2]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d10e      	bne.n	8008a0a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80089ec:	7bbb      	ldrb	r3, [r7, #14]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d00b      	beq.n	8008a0a <USBD_StdEPReq+0xda>
 80089f2:	7bbb      	ldrb	r3, [r7, #14]
 80089f4:	2b80      	cmp	r3, #128	; 0x80
 80089f6:	d008      	beq.n	8008a0a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	88db      	ldrh	r3, [r3, #6]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d104      	bne.n	8008a0a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008a00:	7bbb      	ldrb	r3, [r7, #14]
 8008a02:	4619      	mov	r1, r3
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f001 f897 	bl	8009b38 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 fccf 	bl	80093ae <USBD_CtlSendStatus>

              break;
 8008a10:	e004      	b.n	8008a1c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008a12:	6839      	ldr	r1, [r7, #0]
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 fc02 	bl	800921e <USBD_CtlError>
              break;
 8008a1a:	bf00      	nop
          }
          break;
 8008a1c:	e0e0      	b.n	8008be0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d002      	beq.n	8008a2e <USBD_StdEPReq+0xfe>
 8008a28:	2b03      	cmp	r3, #3
 8008a2a:	d015      	beq.n	8008a58 <USBD_StdEPReq+0x128>
 8008a2c:	e026      	b.n	8008a7c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a2e:	7bbb      	ldrb	r3, [r7, #14]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00c      	beq.n	8008a4e <USBD_StdEPReq+0x11e>
 8008a34:	7bbb      	ldrb	r3, [r7, #14]
 8008a36:	2b80      	cmp	r3, #128	; 0x80
 8008a38:	d009      	beq.n	8008a4e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008a3a:	7bbb      	ldrb	r3, [r7, #14]
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f001 f87a 	bl	8009b38 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008a44:	2180      	movs	r1, #128	; 0x80
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f001 f876 	bl	8009b38 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008a4c:	e01c      	b.n	8008a88 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008a4e:	6839      	ldr	r1, [r7, #0]
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 fbe4 	bl	800921e <USBD_CtlError>
              break;
 8008a56:	e017      	b.n	8008a88 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	885b      	ldrh	r3, [r3, #2]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d112      	bne.n	8008a86 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008a60:	7bbb      	ldrb	r3, [r7, #14]
 8008a62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d004      	beq.n	8008a74 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008a6a:	7bbb      	ldrb	r3, [r7, #14]
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f001 f881 	bl	8009b76 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 fc9a 	bl	80093ae <USBD_CtlSendStatus>
              }
              break;
 8008a7a:	e004      	b.n	8008a86 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008a7c:	6839      	ldr	r1, [r7, #0]
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 fbcd 	bl	800921e <USBD_CtlError>
              break;
 8008a84:	e000      	b.n	8008a88 <USBD_StdEPReq+0x158>
              break;
 8008a86:	bf00      	nop
          }
          break;
 8008a88:	e0aa      	b.n	8008be0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a90:	2b02      	cmp	r3, #2
 8008a92:	d002      	beq.n	8008a9a <USBD_StdEPReq+0x16a>
 8008a94:	2b03      	cmp	r3, #3
 8008a96:	d032      	beq.n	8008afe <USBD_StdEPReq+0x1ce>
 8008a98:	e097      	b.n	8008bca <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a9a:	7bbb      	ldrb	r3, [r7, #14]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d007      	beq.n	8008ab0 <USBD_StdEPReq+0x180>
 8008aa0:	7bbb      	ldrb	r3, [r7, #14]
 8008aa2:	2b80      	cmp	r3, #128	; 0x80
 8008aa4:	d004      	beq.n	8008ab0 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008aa6:	6839      	ldr	r1, [r7, #0]
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f000 fbb8 	bl	800921e <USBD_CtlError>
                break;
 8008aae:	e091      	b.n	8008bd4 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ab0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	da0b      	bge.n	8008ad0 <USBD_StdEPReq+0x1a0>
 8008ab8:	7bbb      	ldrb	r3, [r7, #14]
 8008aba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008abe:	4613      	mov	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	4413      	add	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	3310      	adds	r3, #16
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	4413      	add	r3, r2
 8008acc:	3304      	adds	r3, #4
 8008ace:	e00b      	b.n	8008ae8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008ad0:	7bbb      	ldrb	r3, [r7, #14]
 8008ad2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ad6:	4613      	mov	r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	4413      	add	r3, r2
 8008adc:	009b      	lsls	r3, r3, #2
 8008ade:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	4413      	add	r3, r2
 8008ae6:	3304      	adds	r3, #4
 8008ae8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2200      	movs	r2, #0
 8008aee:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	2202      	movs	r2, #2
 8008af4:	4619      	mov	r1, r3
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fbfb 	bl	80092f2 <USBD_CtlSendData>
              break;
 8008afc:	e06a      	b.n	8008bd4 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008afe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	da11      	bge.n	8008b2a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008b06:	7bbb      	ldrb	r3, [r7, #14]
 8008b08:	f003 020f 	and.w	r2, r3, #15
 8008b0c:	6879      	ldr	r1, [r7, #4]
 8008b0e:	4613      	mov	r3, r2
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	4413      	add	r3, r2
 8008b14:	009b      	lsls	r3, r3, #2
 8008b16:	440b      	add	r3, r1
 8008b18:	3318      	adds	r3, #24
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d117      	bne.n	8008b50 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008b20:	6839      	ldr	r1, [r7, #0]
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 fb7b 	bl	800921e <USBD_CtlError>
                  break;
 8008b28:	e054      	b.n	8008bd4 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008b2a:	7bbb      	ldrb	r3, [r7, #14]
 8008b2c:	f003 020f 	and.w	r2, r3, #15
 8008b30:	6879      	ldr	r1, [r7, #4]
 8008b32:	4613      	mov	r3, r2
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	4413      	add	r3, r2
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	440b      	add	r3, r1
 8008b3c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d104      	bne.n	8008b50 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008b46:	6839      	ldr	r1, [r7, #0]
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 fb68 	bl	800921e <USBD_CtlError>
                  break;
 8008b4e:	e041      	b.n	8008bd4 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	da0b      	bge.n	8008b70 <USBD_StdEPReq+0x240>
 8008b58:	7bbb      	ldrb	r3, [r7, #14]
 8008b5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008b5e:	4613      	mov	r3, r2
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	4413      	add	r3, r2
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	3310      	adds	r3, #16
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	4413      	add	r3, r2
 8008b6c:	3304      	adds	r3, #4
 8008b6e:	e00b      	b.n	8008b88 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008b70:	7bbb      	ldrb	r3, [r7, #14]
 8008b72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b76:	4613      	mov	r3, r2
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4413      	add	r3, r2
 8008b7c:	009b      	lsls	r3, r3, #2
 8008b7e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008b82:	687a      	ldr	r2, [r7, #4]
 8008b84:	4413      	add	r3, r2
 8008b86:	3304      	adds	r3, #4
 8008b88:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008b8a:	7bbb      	ldrb	r3, [r7, #14]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d002      	beq.n	8008b96 <USBD_StdEPReq+0x266>
 8008b90:	7bbb      	ldrb	r3, [r7, #14]
 8008b92:	2b80      	cmp	r3, #128	; 0x80
 8008b94:	d103      	bne.n	8008b9e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	601a      	str	r2, [r3, #0]
 8008b9c:	e00e      	b.n	8008bbc <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008b9e:	7bbb      	ldrb	r3, [r7, #14]
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f001 f806 	bl	8009bb4 <USBD_LL_IsStallEP>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d003      	beq.n	8008bb6 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	601a      	str	r2, [r3, #0]
 8008bb4:	e002      	b.n	8008bbc <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	2202      	movs	r2, #2
 8008bc0:	4619      	mov	r1, r3
 8008bc2:	6878      	ldr	r0, [r7, #4]
 8008bc4:	f000 fb95 	bl	80092f2 <USBD_CtlSendData>
              break;
 8008bc8:	e004      	b.n	8008bd4 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008bca:	6839      	ldr	r1, [r7, #0]
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fb26 	bl	800921e <USBD_CtlError>
              break;
 8008bd2:	bf00      	nop
          }
          break;
 8008bd4:	e004      	b.n	8008be0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8008bd6:	6839      	ldr	r1, [r7, #0]
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 fb20 	bl	800921e <USBD_CtlError>
          break;
 8008bde:	bf00      	nop
      }
      break;
 8008be0:	e004      	b.n	8008bec <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8008be2:	6839      	ldr	r1, [r7, #0]
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f000 fb1a 	bl	800921e <USBD_CtlError>
      break;
 8008bea:	bf00      	nop
  }

  return ret;
 8008bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
	...

08008bf8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008c02:	2300      	movs	r3, #0
 8008c04:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008c06:	2300      	movs	r3, #0
 8008c08:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	885b      	ldrh	r3, [r3, #2]
 8008c12:	0a1b      	lsrs	r3, r3, #8
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	3b01      	subs	r3, #1
 8008c18:	2b06      	cmp	r3, #6
 8008c1a:	f200 8128 	bhi.w	8008e6e <USBD_GetDescriptor+0x276>
 8008c1e:	a201      	add	r2, pc, #4	; (adr r2, 8008c24 <USBD_GetDescriptor+0x2c>)
 8008c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c24:	08008c41 	.word	0x08008c41
 8008c28:	08008c59 	.word	0x08008c59
 8008c2c:	08008c99 	.word	0x08008c99
 8008c30:	08008e6f 	.word	0x08008e6f
 8008c34:	08008e6f 	.word	0x08008e6f
 8008c38:	08008e0f 	.word	0x08008e0f
 8008c3c:	08008e3b 	.word	0x08008e3b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	7c12      	ldrb	r2, [r2, #16]
 8008c4c:	f107 0108 	add.w	r1, r7, #8
 8008c50:	4610      	mov	r0, r2
 8008c52:	4798      	blx	r3
 8008c54:	60f8      	str	r0, [r7, #12]
      break;
 8008c56:	e112      	b.n	8008e7e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	7c1b      	ldrb	r3, [r3, #16]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d10d      	bne.n	8008c7c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c68:	f107 0208 	add.w	r2, r7, #8
 8008c6c:	4610      	mov	r0, r2
 8008c6e:	4798      	blx	r3
 8008c70:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	3301      	adds	r3, #1
 8008c76:	2202      	movs	r2, #2
 8008c78:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008c7a:	e100      	b.n	8008e7e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c84:	f107 0208 	add.w	r2, r7, #8
 8008c88:	4610      	mov	r0, r2
 8008c8a:	4798      	blx	r3
 8008c8c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	3301      	adds	r3, #1
 8008c92:	2202      	movs	r2, #2
 8008c94:	701a      	strb	r2, [r3, #0]
      break;
 8008c96:	e0f2      	b.n	8008e7e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	885b      	ldrh	r3, [r3, #2]
 8008c9c:	b2db      	uxtb	r3, r3
 8008c9e:	2b05      	cmp	r3, #5
 8008ca0:	f200 80ac 	bhi.w	8008dfc <USBD_GetDescriptor+0x204>
 8008ca4:	a201      	add	r2, pc, #4	; (adr r2, 8008cac <USBD_GetDescriptor+0xb4>)
 8008ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008caa:	bf00      	nop
 8008cac:	08008cc5 	.word	0x08008cc5
 8008cb0:	08008cf9 	.word	0x08008cf9
 8008cb4:	08008d2d 	.word	0x08008d2d
 8008cb8:	08008d61 	.word	0x08008d61
 8008cbc:	08008d95 	.word	0x08008d95
 8008cc0:	08008dc9 	.word	0x08008dc9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00b      	beq.n	8008ce8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	7c12      	ldrb	r2, [r2, #16]
 8008cdc:	f107 0108 	add.w	r1, r7, #8
 8008ce0:	4610      	mov	r0, r2
 8008ce2:	4798      	blx	r3
 8008ce4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ce6:	e091      	b.n	8008e0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ce8:	6839      	ldr	r1, [r7, #0]
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f000 fa97 	bl	800921e <USBD_CtlError>
            err++;
 8008cf0:	7afb      	ldrb	r3, [r7, #11]
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	72fb      	strb	r3, [r7, #11]
          break;
 8008cf6:	e089      	b.n	8008e0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d00b      	beq.n	8008d1c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	7c12      	ldrb	r2, [r2, #16]
 8008d10:	f107 0108 	add.w	r1, r7, #8
 8008d14:	4610      	mov	r0, r2
 8008d16:	4798      	blx	r3
 8008d18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d1a:	e077      	b.n	8008e0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d1c:	6839      	ldr	r1, [r7, #0]
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 fa7d 	bl	800921e <USBD_CtlError>
            err++;
 8008d24:	7afb      	ldrb	r3, [r7, #11]
 8008d26:	3301      	adds	r3, #1
 8008d28:	72fb      	strb	r3, [r7, #11]
          break;
 8008d2a:	e06f      	b.n	8008e0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d32:	68db      	ldr	r3, [r3, #12]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d00b      	beq.n	8008d50 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d3e:	68db      	ldr	r3, [r3, #12]
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	7c12      	ldrb	r2, [r2, #16]
 8008d44:	f107 0108 	add.w	r1, r7, #8
 8008d48:	4610      	mov	r0, r2
 8008d4a:	4798      	blx	r3
 8008d4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d4e:	e05d      	b.n	8008e0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d50:	6839      	ldr	r1, [r7, #0]
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f000 fa63 	bl	800921e <USBD_CtlError>
            err++;
 8008d58:	7afb      	ldrb	r3, [r7, #11]
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	72fb      	strb	r3, [r7, #11]
          break;
 8008d5e:	e055      	b.n	8008e0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d00b      	beq.n	8008d84 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d72:	691b      	ldr	r3, [r3, #16]
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	7c12      	ldrb	r2, [r2, #16]
 8008d78:	f107 0108 	add.w	r1, r7, #8
 8008d7c:	4610      	mov	r0, r2
 8008d7e:	4798      	blx	r3
 8008d80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d82:	e043      	b.n	8008e0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d84:	6839      	ldr	r1, [r7, #0]
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f000 fa49 	bl	800921e <USBD_CtlError>
            err++;
 8008d8c:	7afb      	ldrb	r3, [r7, #11]
 8008d8e:	3301      	adds	r3, #1
 8008d90:	72fb      	strb	r3, [r7, #11]
          break;
 8008d92:	e03b      	b.n	8008e0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d9a:	695b      	ldr	r3, [r3, #20]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d00b      	beq.n	8008db8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008da6:	695b      	ldr	r3, [r3, #20]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	7c12      	ldrb	r2, [r2, #16]
 8008dac:	f107 0108 	add.w	r1, r7, #8
 8008db0:	4610      	mov	r0, r2
 8008db2:	4798      	blx	r3
 8008db4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008db6:	e029      	b.n	8008e0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008db8:	6839      	ldr	r1, [r7, #0]
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 fa2f 	bl	800921e <USBD_CtlError>
            err++;
 8008dc0:	7afb      	ldrb	r3, [r7, #11]
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	72fb      	strb	r3, [r7, #11]
          break;
 8008dc6:	e021      	b.n	8008e0c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008dce:	699b      	ldr	r3, [r3, #24]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00b      	beq.n	8008dec <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008dda:	699b      	ldr	r3, [r3, #24]
 8008ddc:	687a      	ldr	r2, [r7, #4]
 8008dde:	7c12      	ldrb	r2, [r2, #16]
 8008de0:	f107 0108 	add.w	r1, r7, #8
 8008de4:	4610      	mov	r0, r2
 8008de6:	4798      	blx	r3
 8008de8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008dea:	e00f      	b.n	8008e0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008dec:	6839      	ldr	r1, [r7, #0]
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f000 fa15 	bl	800921e <USBD_CtlError>
            err++;
 8008df4:	7afb      	ldrb	r3, [r7, #11]
 8008df6:	3301      	adds	r3, #1
 8008df8:	72fb      	strb	r3, [r7, #11]
          break;
 8008dfa:	e007      	b.n	8008e0c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008dfc:	6839      	ldr	r1, [r7, #0]
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 fa0d 	bl	800921e <USBD_CtlError>
          err++;
 8008e04:	7afb      	ldrb	r3, [r7, #11]
 8008e06:	3301      	adds	r3, #1
 8008e08:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008e0a:	e038      	b.n	8008e7e <USBD_GetDescriptor+0x286>
 8008e0c:	e037      	b.n	8008e7e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	7c1b      	ldrb	r3, [r3, #16]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d109      	bne.n	8008e2a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e1e:	f107 0208 	add.w	r2, r7, #8
 8008e22:	4610      	mov	r0, r2
 8008e24:	4798      	blx	r3
 8008e26:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e28:	e029      	b.n	8008e7e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008e2a:	6839      	ldr	r1, [r7, #0]
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 f9f6 	bl	800921e <USBD_CtlError>
        err++;
 8008e32:	7afb      	ldrb	r3, [r7, #11]
 8008e34:	3301      	adds	r3, #1
 8008e36:	72fb      	strb	r3, [r7, #11]
      break;
 8008e38:	e021      	b.n	8008e7e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	7c1b      	ldrb	r3, [r3, #16]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d10d      	bne.n	8008e5e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e4a:	f107 0208 	add.w	r2, r7, #8
 8008e4e:	4610      	mov	r0, r2
 8008e50:	4798      	blx	r3
 8008e52:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	3301      	adds	r3, #1
 8008e58:	2207      	movs	r2, #7
 8008e5a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e5c:	e00f      	b.n	8008e7e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008e5e:	6839      	ldr	r1, [r7, #0]
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 f9dc 	bl	800921e <USBD_CtlError>
        err++;
 8008e66:	7afb      	ldrb	r3, [r7, #11]
 8008e68:	3301      	adds	r3, #1
 8008e6a:	72fb      	strb	r3, [r7, #11]
      break;
 8008e6c:	e007      	b.n	8008e7e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008e6e:	6839      	ldr	r1, [r7, #0]
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f000 f9d4 	bl	800921e <USBD_CtlError>
      err++;
 8008e76:	7afb      	ldrb	r3, [r7, #11]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	72fb      	strb	r3, [r7, #11]
      break;
 8008e7c:	bf00      	nop
  }

  if (err != 0U)
 8008e7e:	7afb      	ldrb	r3, [r7, #11]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d11c      	bne.n	8008ebe <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008e84:	893b      	ldrh	r3, [r7, #8]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d011      	beq.n	8008eae <USBD_GetDescriptor+0x2b6>
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	88db      	ldrh	r3, [r3, #6]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d00d      	beq.n	8008eae <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	88da      	ldrh	r2, [r3, #6]
 8008e96:	893b      	ldrh	r3, [r7, #8]
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	bf28      	it	cs
 8008e9c:	4613      	movcs	r3, r2
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ea2:	893b      	ldrh	r3, [r7, #8]
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	68f9      	ldr	r1, [r7, #12]
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f000 fa22 	bl	80092f2 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	88db      	ldrh	r3, [r3, #6]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d104      	bne.n	8008ec0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 fa79 	bl	80093ae <USBD_CtlSendStatus>
 8008ebc:	e000      	b.n	8008ec0 <USBD_GetDescriptor+0x2c8>
    return;
 8008ebe:	bf00      	nop
    }
  }
}
 8008ec0:	3710      	adds	r7, #16
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop

08008ec8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b084      	sub	sp, #16
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	889b      	ldrh	r3, [r3, #4]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d130      	bne.n	8008f3c <USBD_SetAddress+0x74>
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	88db      	ldrh	r3, [r3, #6]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d12c      	bne.n	8008f3c <USBD_SetAddress+0x74>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	885b      	ldrh	r3, [r3, #2]
 8008ee6:	2b7f      	cmp	r3, #127	; 0x7f
 8008ee8:	d828      	bhi.n	8008f3c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	885b      	ldrh	r3, [r3, #2]
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ef4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008efc:	2b03      	cmp	r3, #3
 8008efe:	d104      	bne.n	8008f0a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008f00:	6839      	ldr	r1, [r7, #0]
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f000 f98b 	bl	800921e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f08:	e01d      	b.n	8008f46 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	7bfa      	ldrb	r2, [r7, #15]
 8008f0e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008f12:	7bfb      	ldrb	r3, [r7, #15]
 8008f14:	4619      	mov	r1, r3
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 fe77 	bl	8009c0a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 fa46 	bl	80093ae <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008f22:	7bfb      	ldrb	r3, [r7, #15]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d004      	beq.n	8008f32 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f30:	e009      	b.n	8008f46 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2201      	movs	r2, #1
 8008f36:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f3a:	e004      	b.n	8008f46 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008f3c:	6839      	ldr	r1, [r7, #0]
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f96d 	bl	800921e <USBD_CtlError>
  }
}
 8008f44:	bf00      	nop
 8008f46:	bf00      	nop
 8008f48:	3710      	adds	r7, #16
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}
	...

08008f50 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b082      	sub	sp, #8
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	885b      	ldrh	r3, [r3, #2]
 8008f5e:	b2da      	uxtb	r2, r3
 8008f60:	4b41      	ldr	r3, [pc, #260]	; (8009068 <USBD_SetConfig+0x118>)
 8008f62:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008f64:	4b40      	ldr	r3, [pc, #256]	; (8009068 <USBD_SetConfig+0x118>)
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d904      	bls.n	8008f76 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008f6c:	6839      	ldr	r1, [r7, #0]
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 f955 	bl	800921e <USBD_CtlError>
 8008f74:	e075      	b.n	8009062 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f7c:	2b02      	cmp	r3, #2
 8008f7e:	d002      	beq.n	8008f86 <USBD_SetConfig+0x36>
 8008f80:	2b03      	cmp	r3, #3
 8008f82:	d023      	beq.n	8008fcc <USBD_SetConfig+0x7c>
 8008f84:	e062      	b.n	800904c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008f86:	4b38      	ldr	r3, [pc, #224]	; (8009068 <USBD_SetConfig+0x118>)
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d01a      	beq.n	8008fc4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008f8e:	4b36      	ldr	r3, [pc, #216]	; (8009068 <USBD_SetConfig+0x118>)
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	461a      	mov	r2, r3
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2203      	movs	r2, #3
 8008f9c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008fa0:	4b31      	ldr	r3, [pc, #196]	; (8009068 <USBD_SetConfig+0x118>)
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f7ff f9ae 	bl	8008308 <USBD_SetClassConfig>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2b02      	cmp	r3, #2
 8008fb0:	d104      	bne.n	8008fbc <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008fb2:	6839      	ldr	r1, [r7, #0]
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f000 f932 	bl	800921e <USBD_CtlError>
            return;
 8008fba:	e052      	b.n	8009062 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 f9f6 	bl	80093ae <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008fc2:	e04e      	b.n	8009062 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 f9f2 	bl	80093ae <USBD_CtlSendStatus>
        break;
 8008fca:	e04a      	b.n	8009062 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008fcc:	4b26      	ldr	r3, [pc, #152]	; (8009068 <USBD_SetConfig+0x118>)
 8008fce:	781b      	ldrb	r3, [r3, #0]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d112      	bne.n	8008ffa <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2202      	movs	r2, #2
 8008fd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008fdc:	4b22      	ldr	r3, [pc, #136]	; (8009068 <USBD_SetConfig+0x118>)
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008fe6:	4b20      	ldr	r3, [pc, #128]	; (8009068 <USBD_SetConfig+0x118>)
 8008fe8:	781b      	ldrb	r3, [r3, #0]
 8008fea:	4619      	mov	r1, r3
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7ff f9aa 	bl	8008346 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 f9db 	bl	80093ae <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008ff8:	e033      	b.n	8009062 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008ffa:	4b1b      	ldr	r3, [pc, #108]	; (8009068 <USBD_SetConfig+0x118>)
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	461a      	mov	r2, r3
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	429a      	cmp	r2, r3
 8009006:	d01d      	beq.n	8009044 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	b2db      	uxtb	r3, r3
 800900e:	4619      	mov	r1, r3
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f7ff f998 	bl	8008346 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009016:	4b14      	ldr	r3, [pc, #80]	; (8009068 <USBD_SetConfig+0x118>)
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	461a      	mov	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009020:	4b11      	ldr	r3, [pc, #68]	; (8009068 <USBD_SetConfig+0x118>)
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	4619      	mov	r1, r3
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f7ff f96e 	bl	8008308 <USBD_SetClassConfig>
 800902c:	4603      	mov	r3, r0
 800902e:	2b02      	cmp	r3, #2
 8009030:	d104      	bne.n	800903c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009032:	6839      	ldr	r1, [r7, #0]
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 f8f2 	bl	800921e <USBD_CtlError>
            return;
 800903a:	e012      	b.n	8009062 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f000 f9b6 	bl	80093ae <USBD_CtlSendStatus>
        break;
 8009042:	e00e      	b.n	8009062 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f9b2 	bl	80093ae <USBD_CtlSendStatus>
        break;
 800904a:	e00a      	b.n	8009062 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800904c:	6839      	ldr	r1, [r7, #0]
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f8e5 	bl	800921e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009054:	4b04      	ldr	r3, [pc, #16]	; (8009068 <USBD_SetConfig+0x118>)
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	4619      	mov	r1, r3
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f7ff f973 	bl	8008346 <USBD_ClrClassConfig>
        break;
 8009060:	bf00      	nop
    }
  }
}
 8009062:	3708      	adds	r7, #8
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}
 8009068:	2000036c 	.word	0x2000036c

0800906c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b082      	sub	sp, #8
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009076:	683b      	ldr	r3, [r7, #0]
 8009078:	88db      	ldrh	r3, [r3, #6]
 800907a:	2b01      	cmp	r3, #1
 800907c:	d004      	beq.n	8009088 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800907e:	6839      	ldr	r1, [r7, #0]
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f000 f8cc 	bl	800921e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009086:	e022      	b.n	80090ce <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800908e:	2b02      	cmp	r3, #2
 8009090:	dc02      	bgt.n	8009098 <USBD_GetConfig+0x2c>
 8009092:	2b00      	cmp	r3, #0
 8009094:	dc03      	bgt.n	800909e <USBD_GetConfig+0x32>
 8009096:	e015      	b.n	80090c4 <USBD_GetConfig+0x58>
 8009098:	2b03      	cmp	r3, #3
 800909a:	d00b      	beq.n	80090b4 <USBD_GetConfig+0x48>
 800909c:	e012      	b.n	80090c4 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2200      	movs	r2, #0
 80090a2:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	3308      	adds	r3, #8
 80090a8:	2201      	movs	r2, #1
 80090aa:	4619      	mov	r1, r3
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f000 f920 	bl	80092f2 <USBD_CtlSendData>
        break;
 80090b2:	e00c      	b.n	80090ce <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	3304      	adds	r3, #4
 80090b8:	2201      	movs	r2, #1
 80090ba:	4619      	mov	r1, r3
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f000 f918 	bl	80092f2 <USBD_CtlSendData>
        break;
 80090c2:	e004      	b.n	80090ce <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80090c4:	6839      	ldr	r1, [r7, #0]
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 f8a9 	bl	800921e <USBD_CtlError>
        break;
 80090cc:	bf00      	nop
}
 80090ce:	bf00      	nop
 80090d0:	3708      	adds	r7, #8
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}

080090d6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090d6:	b580      	push	{r7, lr}
 80090d8:	b082      	sub	sp, #8
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
 80090de:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090e6:	3b01      	subs	r3, #1
 80090e8:	2b02      	cmp	r3, #2
 80090ea:	d81e      	bhi.n	800912a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	88db      	ldrh	r3, [r3, #6]
 80090f0:	2b02      	cmp	r3, #2
 80090f2:	d004      	beq.n	80090fe <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80090f4:	6839      	ldr	r1, [r7, #0]
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f891 	bl	800921e <USBD_CtlError>
        break;
 80090fc:	e01a      	b.n	8009134 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2201      	movs	r2, #1
 8009102:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800910a:	2b00      	cmp	r3, #0
 800910c:	d005      	beq.n	800911a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	68db      	ldr	r3, [r3, #12]
 8009112:	f043 0202 	orr.w	r2, r3, #2
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	330c      	adds	r3, #12
 800911e:	2202      	movs	r2, #2
 8009120:	4619      	mov	r1, r3
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f000 f8e5 	bl	80092f2 <USBD_CtlSendData>
      break;
 8009128:	e004      	b.n	8009134 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800912a:	6839      	ldr	r1, [r7, #0]
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 f876 	bl	800921e <USBD_CtlError>
      break;
 8009132:	bf00      	nop
  }
}
 8009134:	bf00      	nop
 8009136:	3708      	adds	r7, #8
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b082      	sub	sp, #8
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	885b      	ldrh	r3, [r3, #2]
 800914a:	2b01      	cmp	r3, #1
 800914c:	d106      	bne.n	800915c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2201      	movs	r2, #1
 8009152:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f000 f929 	bl	80093ae <USBD_CtlSendStatus>
  }
}
 800915c:	bf00      	nop
 800915e:	3708      	adds	r7, #8
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b082      	sub	sp, #8
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009174:	3b01      	subs	r3, #1
 8009176:	2b02      	cmp	r3, #2
 8009178:	d80b      	bhi.n	8009192 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	885b      	ldrh	r3, [r3, #2]
 800917e:	2b01      	cmp	r3, #1
 8009180:	d10c      	bne.n	800919c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2200      	movs	r2, #0
 8009186:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 f90f 	bl	80093ae <USBD_CtlSendStatus>
      }
      break;
 8009190:	e004      	b.n	800919c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009192:	6839      	ldr	r1, [r7, #0]
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f000 f842 	bl	800921e <USBD_CtlError>
      break;
 800919a:	e000      	b.n	800919e <USBD_ClrFeature+0x3a>
      break;
 800919c:	bf00      	nop
  }
}
 800919e:	bf00      	nop
 80091a0:	3708      	adds	r7, #8
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}

080091a6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80091a6:	b480      	push	{r7}
 80091a8:	b083      	sub	sp, #12
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	6078      	str	r0, [r7, #4]
 80091ae:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	781a      	ldrb	r2, [r3, #0]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	785a      	ldrb	r2, [r3, #1]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	3302      	adds	r3, #2
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	b29a      	uxth	r2, r3
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	3303      	adds	r3, #3
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	021b      	lsls	r3, r3, #8
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	4413      	add	r3, r2
 80091d6:	b29a      	uxth	r2, r3
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	3304      	adds	r3, #4
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	b29a      	uxth	r2, r3
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	3305      	adds	r3, #5
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	b29b      	uxth	r3, r3
 80091ec:	021b      	lsls	r3, r3, #8
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	4413      	add	r3, r2
 80091f2:	b29a      	uxth	r2, r3
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	3306      	adds	r3, #6
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	b29a      	uxth	r2, r3
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	3307      	adds	r3, #7
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	b29b      	uxth	r3, r3
 8009208:	021b      	lsls	r3, r3, #8
 800920a:	b29b      	uxth	r3, r3
 800920c:	4413      	add	r3, r2
 800920e:	b29a      	uxth	r2, r3
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	80da      	strh	r2, [r3, #6]

}
 8009214:	bf00      	nop
 8009216:	370c      	adds	r7, #12
 8009218:	46bd      	mov	sp, r7
 800921a:	bc80      	pop	{r7}
 800921c:	4770      	bx	lr

0800921e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800921e:	b580      	push	{r7, lr}
 8009220:	b082      	sub	sp, #8
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
 8009226:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009228:	2180      	movs	r1, #128	; 0x80
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f000 fc84 	bl	8009b38 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009230:	2100      	movs	r1, #0
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 fc80 	bl	8009b38 <USBD_LL_StallEP>
}
 8009238:	bf00      	nop
 800923a:	3708      	adds	r7, #8
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b086      	sub	sp, #24
 8009244:	af00      	add	r7, sp, #0
 8009246:	60f8      	str	r0, [r7, #12]
 8009248:	60b9      	str	r1, [r7, #8]
 800924a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800924c:	2300      	movs	r3, #0
 800924e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d032      	beq.n	80092bc <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009256:	68f8      	ldr	r0, [r7, #12]
 8009258:	f000 f834 	bl	80092c4 <USBD_GetLen>
 800925c:	4603      	mov	r3, r0
 800925e:	3301      	adds	r3, #1
 8009260:	b29b      	uxth	r3, r3
 8009262:	005b      	lsls	r3, r3, #1
 8009264:	b29a      	uxth	r2, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800926a:	7dfb      	ldrb	r3, [r7, #23]
 800926c:	1c5a      	adds	r2, r3, #1
 800926e:	75fa      	strb	r2, [r7, #23]
 8009270:	461a      	mov	r2, r3
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	4413      	add	r3, r2
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	7812      	ldrb	r2, [r2, #0]
 800927a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800927c:	7dfb      	ldrb	r3, [r7, #23]
 800927e:	1c5a      	adds	r2, r3, #1
 8009280:	75fa      	strb	r2, [r7, #23]
 8009282:	461a      	mov	r2, r3
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	4413      	add	r3, r2
 8009288:	2203      	movs	r2, #3
 800928a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800928c:	e012      	b.n	80092b4 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	1c5a      	adds	r2, r3, #1
 8009292:	60fa      	str	r2, [r7, #12]
 8009294:	7dfa      	ldrb	r2, [r7, #23]
 8009296:	1c51      	adds	r1, r2, #1
 8009298:	75f9      	strb	r1, [r7, #23]
 800929a:	4611      	mov	r1, r2
 800929c:	68ba      	ldr	r2, [r7, #8]
 800929e:	440a      	add	r2, r1
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80092a4:	7dfb      	ldrb	r3, [r7, #23]
 80092a6:	1c5a      	adds	r2, r3, #1
 80092a8:	75fa      	strb	r2, [r7, #23]
 80092aa:	461a      	mov	r2, r3
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	4413      	add	r3, r2
 80092b0:	2200      	movs	r2, #0
 80092b2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	781b      	ldrb	r3, [r3, #0]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d1e8      	bne.n	800928e <USBD_GetString+0x4e>
    }
  }
}
 80092bc:	bf00      	nop
 80092be:	3718      	adds	r7, #24
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80092cc:	2300      	movs	r3, #0
 80092ce:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80092d0:	e005      	b.n	80092de <USBD_GetLen+0x1a>
  {
    len++;
 80092d2:	7bfb      	ldrb	r3, [r7, #15]
 80092d4:	3301      	adds	r3, #1
 80092d6:	73fb      	strb	r3, [r7, #15]
    buf++;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	3301      	adds	r3, #1
 80092dc:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	781b      	ldrb	r3, [r3, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d1f5      	bne.n	80092d2 <USBD_GetLen+0xe>
  }

  return len;
 80092e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3714      	adds	r7, #20
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bc80      	pop	{r7}
 80092f0:	4770      	bx	lr

080092f2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80092f2:	b580      	push	{r7, lr}
 80092f4:	b084      	sub	sp, #16
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	60f8      	str	r0, [r7, #12]
 80092fa:	60b9      	str	r1, [r7, #8]
 80092fc:	4613      	mov	r3, r2
 80092fe:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2202      	movs	r2, #2
 8009304:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009308:	88fa      	ldrh	r2, [r7, #6]
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800930e:	88fa      	ldrh	r2, [r7, #6]
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009314:	88fb      	ldrh	r3, [r7, #6]
 8009316:	68ba      	ldr	r2, [r7, #8]
 8009318:	2100      	movs	r1, #0
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f000 fc94 	bl	8009c48 <USBD_LL_Transmit>

  return USBD_OK;
 8009320:	2300      	movs	r3, #0
}
 8009322:	4618      	mov	r0, r3
 8009324:	3710      	adds	r7, #16
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}

0800932a <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800932a:	b580      	push	{r7, lr}
 800932c:	b084      	sub	sp, #16
 800932e:	af00      	add	r7, sp, #0
 8009330:	60f8      	str	r0, [r7, #12]
 8009332:	60b9      	str	r1, [r7, #8]
 8009334:	4613      	mov	r3, r2
 8009336:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009338:	88fb      	ldrh	r3, [r7, #6]
 800933a:	68ba      	ldr	r2, [r7, #8]
 800933c:	2100      	movs	r1, #0
 800933e:	68f8      	ldr	r0, [r7, #12]
 8009340:	f000 fc82 	bl	8009c48 <USBD_LL_Transmit>

  return USBD_OK;
 8009344:	2300      	movs	r3, #0
}
 8009346:	4618      	mov	r0, r3
 8009348:	3710      	adds	r7, #16
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800934e:	b580      	push	{r7, lr}
 8009350:	b084      	sub	sp, #16
 8009352:	af00      	add	r7, sp, #0
 8009354:	60f8      	str	r0, [r7, #12]
 8009356:	60b9      	str	r1, [r7, #8]
 8009358:	4613      	mov	r3, r2
 800935a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2203      	movs	r2, #3
 8009360:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009364:	88fa      	ldrh	r2, [r7, #6]
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800936c:	88fa      	ldrh	r2, [r7, #6]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009374:	88fb      	ldrh	r3, [r7, #6]
 8009376:	68ba      	ldr	r2, [r7, #8]
 8009378:	2100      	movs	r1, #0
 800937a:	68f8      	ldr	r0, [r7, #12]
 800937c:	f000 fc87 	bl	8009c8e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009380:	2300      	movs	r3, #0
}
 8009382:	4618      	mov	r0, r3
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b084      	sub	sp, #16
 800938e:	af00      	add	r7, sp, #0
 8009390:	60f8      	str	r0, [r7, #12]
 8009392:	60b9      	str	r1, [r7, #8]
 8009394:	4613      	mov	r3, r2
 8009396:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009398:	88fb      	ldrh	r3, [r7, #6]
 800939a:	68ba      	ldr	r2, [r7, #8]
 800939c:	2100      	movs	r1, #0
 800939e:	68f8      	ldr	r0, [r7, #12]
 80093a0:	f000 fc75 	bl	8009c8e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80093ae:	b580      	push	{r7, lr}
 80093b0:	b082      	sub	sp, #8
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2204      	movs	r2, #4
 80093ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80093be:	2300      	movs	r3, #0
 80093c0:	2200      	movs	r2, #0
 80093c2:	2100      	movs	r1, #0
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 fc3f 	bl	8009c48 <USBD_LL_Transmit>

  return USBD_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3708      	adds	r7, #8
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b082      	sub	sp, #8
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2205      	movs	r2, #5
 80093e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093e4:	2300      	movs	r3, #0
 80093e6:	2200      	movs	r2, #0
 80093e8:	2100      	movs	r1, #0
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 fc4f 	bl	8009c8e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3708      	adds	r7, #8
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
	...

080093fc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009400:	2200      	movs	r2, #0
 8009402:	4912      	ldr	r1, [pc, #72]	; (800944c <MX_USB_DEVICE_Init+0x50>)
 8009404:	4812      	ldr	r0, [pc, #72]	; (8009450 <MX_USB_DEVICE_Init+0x54>)
 8009406:	f7fe ff25 	bl	8008254 <USBD_Init>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d001      	beq.n	8009414 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009410:	f7f9 f95c 	bl	80026cc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009414:	490f      	ldr	r1, [pc, #60]	; (8009454 <MX_USB_DEVICE_Init+0x58>)
 8009416:	480e      	ldr	r0, [pc, #56]	; (8009450 <MX_USB_DEVICE_Init+0x54>)
 8009418:	f7fe ff47 	bl	80082aa <USBD_RegisterClass>
 800941c:	4603      	mov	r3, r0
 800941e:	2b00      	cmp	r3, #0
 8009420:	d001      	beq.n	8009426 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009422:	f7f9 f953 	bl	80026cc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009426:	490c      	ldr	r1, [pc, #48]	; (8009458 <MX_USB_DEVICE_Init+0x5c>)
 8009428:	4809      	ldr	r0, [pc, #36]	; (8009450 <MX_USB_DEVICE_Init+0x54>)
 800942a:	f7fe fea7 	bl	800817c <USBD_CDC_RegisterInterface>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	d001      	beq.n	8009438 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009434:	f7f9 f94a 	bl	80026cc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009438:	4805      	ldr	r0, [pc, #20]	; (8009450 <MX_USB_DEVICE_Init+0x54>)
 800943a:	f7fe ff4f 	bl	80082dc <USBD_Start>
 800943e:	4603      	mov	r3, r0
 8009440:	2b00      	cmp	r3, #0
 8009442:	d001      	beq.n	8009448 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009444:	f7f9 f942 	bl	80026cc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009448:	bf00      	nop
 800944a:	bd80      	pop	{r7, pc}
 800944c:	20000174 	.word	0x20000174
 8009450:	20000370 	.word	0x20000370
 8009454:	20000060 	.word	0x20000060
 8009458:	20000164 	.word	0x20000164

0800945c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009460:	2200      	movs	r2, #0
 8009462:	4905      	ldr	r1, [pc, #20]	; (8009478 <CDC_Init_FS+0x1c>)
 8009464:	4805      	ldr	r0, [pc, #20]	; (800947c <CDC_Init_FS+0x20>)
 8009466:	f7fe fe9f 	bl	80081a8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800946a:	4905      	ldr	r1, [pc, #20]	; (8009480 <CDC_Init_FS+0x24>)
 800946c:	4803      	ldr	r0, [pc, #12]	; (800947c <CDC_Init_FS+0x20>)
 800946e:	f7fe feb4 	bl	80081da <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009472:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009474:	4618      	mov	r0, r3
 8009476:	bd80      	pop	{r7, pc}
 8009478:	20000a34 	.word	0x20000a34
 800947c:	20000370 	.word	0x20000370
 8009480:	20000634 	.word	0x20000634

08009484 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009484:	b480      	push	{r7}
 8009486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009488:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800948a:	4618      	mov	r0, r3
 800948c:	46bd      	mov	sp, r7
 800948e:	bc80      	pop	{r7}
 8009490:	4770      	bx	lr
	...

08009494 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009494:	b480      	push	{r7}
 8009496:	b083      	sub	sp, #12
 8009498:	af00      	add	r7, sp, #0
 800949a:	4603      	mov	r3, r0
 800949c:	6039      	str	r1, [r7, #0]
 800949e:	71fb      	strb	r3, [r7, #7]
 80094a0:	4613      	mov	r3, r2
 80094a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80094a4:	79fb      	ldrb	r3, [r7, #7]
 80094a6:	2b23      	cmp	r3, #35	; 0x23
 80094a8:	d84a      	bhi.n	8009540 <CDC_Control_FS+0xac>
 80094aa:	a201      	add	r2, pc, #4	; (adr r2, 80094b0 <CDC_Control_FS+0x1c>)
 80094ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b0:	08009541 	.word	0x08009541
 80094b4:	08009541 	.word	0x08009541
 80094b8:	08009541 	.word	0x08009541
 80094bc:	08009541 	.word	0x08009541
 80094c0:	08009541 	.word	0x08009541
 80094c4:	08009541 	.word	0x08009541
 80094c8:	08009541 	.word	0x08009541
 80094cc:	08009541 	.word	0x08009541
 80094d0:	08009541 	.word	0x08009541
 80094d4:	08009541 	.word	0x08009541
 80094d8:	08009541 	.word	0x08009541
 80094dc:	08009541 	.word	0x08009541
 80094e0:	08009541 	.word	0x08009541
 80094e4:	08009541 	.word	0x08009541
 80094e8:	08009541 	.word	0x08009541
 80094ec:	08009541 	.word	0x08009541
 80094f0:	08009541 	.word	0x08009541
 80094f4:	08009541 	.word	0x08009541
 80094f8:	08009541 	.word	0x08009541
 80094fc:	08009541 	.word	0x08009541
 8009500:	08009541 	.word	0x08009541
 8009504:	08009541 	.word	0x08009541
 8009508:	08009541 	.word	0x08009541
 800950c:	08009541 	.word	0x08009541
 8009510:	08009541 	.word	0x08009541
 8009514:	08009541 	.word	0x08009541
 8009518:	08009541 	.word	0x08009541
 800951c:	08009541 	.word	0x08009541
 8009520:	08009541 	.word	0x08009541
 8009524:	08009541 	.word	0x08009541
 8009528:	08009541 	.word	0x08009541
 800952c:	08009541 	.word	0x08009541
 8009530:	08009541 	.word	0x08009541
 8009534:	08009541 	.word	0x08009541
 8009538:	08009541 	.word	0x08009541
 800953c:	08009541 	.word	0x08009541
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009540:	bf00      	nop
  }

  return (USBD_OK);
 8009542:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009544:	4618      	mov	r0, r3
 8009546:	370c      	adds	r7, #12
 8009548:	46bd      	mov	sp, r7
 800954a:	bc80      	pop	{r7}
 800954c:	4770      	bx	lr
 800954e:	bf00      	nop

08009550 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b082      	sub	sp, #8
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800955a:	6879      	ldr	r1, [r7, #4]
 800955c:	4805      	ldr	r0, [pc, #20]	; (8009574 <CDC_Receive_FS+0x24>)
 800955e:	f7fe fe3c 	bl	80081da <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009562:	4804      	ldr	r0, [pc, #16]	; (8009574 <CDC_Receive_FS+0x24>)
 8009564:	f7fe fe4c 	bl	8008200 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009568:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800956a:	4618      	mov	r0, r3
 800956c:	3708      	adds	r7, #8
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	20000370 	.word	0x20000370

08009578 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	4603      	mov	r3, r0
 8009580:	6039      	str	r1, [r7, #0]
 8009582:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	2212      	movs	r2, #18
 8009588:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800958a:	4b03      	ldr	r3, [pc, #12]	; (8009598 <USBD_FS_DeviceDescriptor+0x20>)
}
 800958c:	4618      	mov	r0, r3
 800958e:	370c      	adds	r7, #12
 8009590:	46bd      	mov	sp, r7
 8009592:	bc80      	pop	{r7}
 8009594:	4770      	bx	lr
 8009596:	bf00      	nop
 8009598:	20000190 	.word	0x20000190

0800959c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800959c:	b480      	push	{r7}
 800959e:	b083      	sub	sp, #12
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	4603      	mov	r3, r0
 80095a4:	6039      	str	r1, [r7, #0]
 80095a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	2204      	movs	r2, #4
 80095ac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80095ae:	4b03      	ldr	r3, [pc, #12]	; (80095bc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	370c      	adds	r7, #12
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bc80      	pop	{r7}
 80095b8:	4770      	bx	lr
 80095ba:	bf00      	nop
 80095bc:	200001a4 	.word	0x200001a4

080095c0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b082      	sub	sp, #8
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	4603      	mov	r3, r0
 80095c8:	6039      	str	r1, [r7, #0]
 80095ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80095cc:	79fb      	ldrb	r3, [r7, #7]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d105      	bne.n	80095de <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80095d2:	683a      	ldr	r2, [r7, #0]
 80095d4:	4907      	ldr	r1, [pc, #28]	; (80095f4 <USBD_FS_ProductStrDescriptor+0x34>)
 80095d6:	4808      	ldr	r0, [pc, #32]	; (80095f8 <USBD_FS_ProductStrDescriptor+0x38>)
 80095d8:	f7ff fe32 	bl	8009240 <USBD_GetString>
 80095dc:	e004      	b.n	80095e8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80095de:	683a      	ldr	r2, [r7, #0]
 80095e0:	4904      	ldr	r1, [pc, #16]	; (80095f4 <USBD_FS_ProductStrDescriptor+0x34>)
 80095e2:	4805      	ldr	r0, [pc, #20]	; (80095f8 <USBD_FS_ProductStrDescriptor+0x38>)
 80095e4:	f7ff fe2c 	bl	8009240 <USBD_GetString>
  }
  return USBD_StrDesc;
 80095e8:	4b02      	ldr	r3, [pc, #8]	; (80095f4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3708      	adds	r7, #8
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
 80095f2:	bf00      	nop
 80095f4:	20000e34 	.word	0x20000e34
 80095f8:	0800a41c 	.word	0x0800a41c

080095fc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
 8009602:	4603      	mov	r3, r0
 8009604:	6039      	str	r1, [r7, #0]
 8009606:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009608:	683a      	ldr	r2, [r7, #0]
 800960a:	4904      	ldr	r1, [pc, #16]	; (800961c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800960c:	4804      	ldr	r0, [pc, #16]	; (8009620 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800960e:	f7ff fe17 	bl	8009240 <USBD_GetString>
  return USBD_StrDesc;
 8009612:	4b02      	ldr	r3, [pc, #8]	; (800961c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009614:	4618      	mov	r0, r3
 8009616:	3708      	adds	r7, #8
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}
 800961c:	20000e34 	.word	0x20000e34
 8009620:	0800a434 	.word	0x0800a434

08009624 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b082      	sub	sp, #8
 8009628:	af00      	add	r7, sp, #0
 800962a:	4603      	mov	r3, r0
 800962c:	6039      	str	r1, [r7, #0]
 800962e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	221a      	movs	r2, #26
 8009634:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009636:	f000 f843 	bl	80096c0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800963a:	4b02      	ldr	r3, [pc, #8]	; (8009644 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800963c:	4618      	mov	r0, r3
 800963e:	3708      	adds	r7, #8
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}
 8009644:	200001a8 	.word	0x200001a8

08009648 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b082      	sub	sp, #8
 800964c:	af00      	add	r7, sp, #0
 800964e:	4603      	mov	r3, r0
 8009650:	6039      	str	r1, [r7, #0]
 8009652:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009654:	79fb      	ldrb	r3, [r7, #7]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d105      	bne.n	8009666 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800965a:	683a      	ldr	r2, [r7, #0]
 800965c:	4907      	ldr	r1, [pc, #28]	; (800967c <USBD_FS_ConfigStrDescriptor+0x34>)
 800965e:	4808      	ldr	r0, [pc, #32]	; (8009680 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009660:	f7ff fdee 	bl	8009240 <USBD_GetString>
 8009664:	e004      	b.n	8009670 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009666:	683a      	ldr	r2, [r7, #0]
 8009668:	4904      	ldr	r1, [pc, #16]	; (800967c <USBD_FS_ConfigStrDescriptor+0x34>)
 800966a:	4805      	ldr	r0, [pc, #20]	; (8009680 <USBD_FS_ConfigStrDescriptor+0x38>)
 800966c:	f7ff fde8 	bl	8009240 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009670:	4b02      	ldr	r3, [pc, #8]	; (800967c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009672:	4618      	mov	r0, r3
 8009674:	3708      	adds	r7, #8
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
 800967a:	bf00      	nop
 800967c:	20000e34 	.word	0x20000e34
 8009680:	0800a448 	.word	0x0800a448

08009684 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b082      	sub	sp, #8
 8009688:	af00      	add	r7, sp, #0
 800968a:	4603      	mov	r3, r0
 800968c:	6039      	str	r1, [r7, #0]
 800968e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009690:	79fb      	ldrb	r3, [r7, #7]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d105      	bne.n	80096a2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009696:	683a      	ldr	r2, [r7, #0]
 8009698:	4907      	ldr	r1, [pc, #28]	; (80096b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800969a:	4808      	ldr	r0, [pc, #32]	; (80096bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800969c:	f7ff fdd0 	bl	8009240 <USBD_GetString>
 80096a0:	e004      	b.n	80096ac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80096a2:	683a      	ldr	r2, [r7, #0]
 80096a4:	4904      	ldr	r1, [pc, #16]	; (80096b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80096a6:	4805      	ldr	r0, [pc, #20]	; (80096bc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80096a8:	f7ff fdca 	bl	8009240 <USBD_GetString>
  }
  return USBD_StrDesc;
 80096ac:	4b02      	ldr	r3, [pc, #8]	; (80096b8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80096ae:	4618      	mov	r0, r3
 80096b0:	3708      	adds	r7, #8
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	20000e34 	.word	0x20000e34
 80096bc:	0800a454 	.word	0x0800a454

080096c0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80096c6:	4b0f      	ldr	r3, [pc, #60]	; (8009704 <Get_SerialNum+0x44>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80096cc:	4b0e      	ldr	r3, [pc, #56]	; (8009708 <Get_SerialNum+0x48>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80096d2:	4b0e      	ldr	r3, [pc, #56]	; (800970c <Get_SerialNum+0x4c>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80096d8:	68fa      	ldr	r2, [r7, #12]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	4413      	add	r3, r2
 80096de:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d009      	beq.n	80096fa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80096e6:	2208      	movs	r2, #8
 80096e8:	4909      	ldr	r1, [pc, #36]	; (8009710 <Get_SerialNum+0x50>)
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	f000 f814 	bl	8009718 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80096f0:	2204      	movs	r2, #4
 80096f2:	4908      	ldr	r1, [pc, #32]	; (8009714 <Get_SerialNum+0x54>)
 80096f4:	68b8      	ldr	r0, [r7, #8]
 80096f6:	f000 f80f 	bl	8009718 <IntToUnicode>
  }
}
 80096fa:	bf00      	nop
 80096fc:	3710      	adds	r7, #16
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	1ffff7e8 	.word	0x1ffff7e8
 8009708:	1ffff7ec 	.word	0x1ffff7ec
 800970c:	1ffff7f0 	.word	0x1ffff7f0
 8009710:	200001aa 	.word	0x200001aa
 8009714:	200001ba 	.word	0x200001ba

08009718 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009718:	b480      	push	{r7}
 800971a:	b087      	sub	sp, #28
 800971c:	af00      	add	r7, sp, #0
 800971e:	60f8      	str	r0, [r7, #12]
 8009720:	60b9      	str	r1, [r7, #8]
 8009722:	4613      	mov	r3, r2
 8009724:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009726:	2300      	movs	r3, #0
 8009728:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800972a:	2300      	movs	r3, #0
 800972c:	75fb      	strb	r3, [r7, #23]
 800972e:	e027      	b.n	8009780 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	0f1b      	lsrs	r3, r3, #28
 8009734:	2b09      	cmp	r3, #9
 8009736:	d80b      	bhi.n	8009750 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	0f1b      	lsrs	r3, r3, #28
 800973c:	b2da      	uxtb	r2, r3
 800973e:	7dfb      	ldrb	r3, [r7, #23]
 8009740:	005b      	lsls	r3, r3, #1
 8009742:	4619      	mov	r1, r3
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	440b      	add	r3, r1
 8009748:	3230      	adds	r2, #48	; 0x30
 800974a:	b2d2      	uxtb	r2, r2
 800974c:	701a      	strb	r2, [r3, #0]
 800974e:	e00a      	b.n	8009766 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	0f1b      	lsrs	r3, r3, #28
 8009754:	b2da      	uxtb	r2, r3
 8009756:	7dfb      	ldrb	r3, [r7, #23]
 8009758:	005b      	lsls	r3, r3, #1
 800975a:	4619      	mov	r1, r3
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	440b      	add	r3, r1
 8009760:	3237      	adds	r2, #55	; 0x37
 8009762:	b2d2      	uxtb	r2, r2
 8009764:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	011b      	lsls	r3, r3, #4
 800976a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800976c:	7dfb      	ldrb	r3, [r7, #23]
 800976e:	005b      	lsls	r3, r3, #1
 8009770:	3301      	adds	r3, #1
 8009772:	68ba      	ldr	r2, [r7, #8]
 8009774:	4413      	add	r3, r2
 8009776:	2200      	movs	r2, #0
 8009778:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800977a:	7dfb      	ldrb	r3, [r7, #23]
 800977c:	3301      	adds	r3, #1
 800977e:	75fb      	strb	r3, [r7, #23]
 8009780:	7dfa      	ldrb	r2, [r7, #23]
 8009782:	79fb      	ldrb	r3, [r7, #7]
 8009784:	429a      	cmp	r2, r3
 8009786:	d3d3      	bcc.n	8009730 <IntToUnicode+0x18>
  }
}
 8009788:	bf00      	nop
 800978a:	bf00      	nop
 800978c:	371c      	adds	r7, #28
 800978e:	46bd      	mov	sp, r7
 8009790:	bc80      	pop	{r7}
 8009792:	4770      	bx	lr

08009794 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b088      	sub	sp, #32
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800979c:	f107 0310 	add.w	r3, r7, #16
 80097a0:	2200      	movs	r2, #0
 80097a2:	601a      	str	r2, [r3, #0]
 80097a4:	605a      	str	r2, [r3, #4]
 80097a6:	609a      	str	r2, [r3, #8]
 80097a8:	60da      	str	r2, [r3, #12]
  if(pcdHandle->Instance==USB_OTG_FS)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80097b2:	d12c      	bne.n	800980e <HAL_PCD_MspInit+0x7a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80097b4:	4b18      	ldr	r3, [pc, #96]	; (8009818 <HAL_PCD_MspInit+0x84>)
 80097b6:	699b      	ldr	r3, [r3, #24]
 80097b8:	4a17      	ldr	r2, [pc, #92]	; (8009818 <HAL_PCD_MspInit+0x84>)
 80097ba:	f043 0304 	orr.w	r3, r3, #4
 80097be:	6193      	str	r3, [r2, #24]
 80097c0:	4b15      	ldr	r3, [pc, #84]	; (8009818 <HAL_PCD_MspInit+0x84>)
 80097c2:	699b      	ldr	r3, [r3, #24]
 80097c4:	f003 0304 	and.w	r3, r3, #4
 80097c8:	60fb      	str	r3, [r7, #12]
 80097ca:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80097cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80097d2:	2300      	movs	r3, #0
 80097d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80097d6:	2300      	movs	r3, #0
 80097d8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80097da:	f107 0310 	add.w	r3, r7, #16
 80097de:	4619      	mov	r1, r3
 80097e0:	480e      	ldr	r0, [pc, #56]	; (800981c <HAL_PCD_MspInit+0x88>)
 80097e2:	f7fa f8c9 	bl	8003978 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80097e6:	4b0c      	ldr	r3, [pc, #48]	; (8009818 <HAL_PCD_MspInit+0x84>)
 80097e8:	695b      	ldr	r3, [r3, #20]
 80097ea:	4a0b      	ldr	r2, [pc, #44]	; (8009818 <HAL_PCD_MspInit+0x84>)
 80097ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80097f0:	6153      	str	r3, [r2, #20]
 80097f2:	4b09      	ldr	r3, [pc, #36]	; (8009818 <HAL_PCD_MspInit+0x84>)
 80097f4:	695b      	ldr	r3, [r3, #20]
 80097f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80097fa:	60bb      	str	r3, [r7, #8]
 80097fc:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80097fe:	2200      	movs	r2, #0
 8009800:	2100      	movs	r1, #0
 8009802:	2043      	movs	r0, #67	; 0x43
 8009804:	f7fa f881 	bl	800390a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009808:	2043      	movs	r0, #67	; 0x43
 800980a:	f7fa f89a 	bl	8003942 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800980e:	bf00      	nop
 8009810:	3720      	adds	r7, #32
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop
 8009818:	40021000 	.word	0x40021000
 800981c:	40010800 	.word	0x40010800

08009820 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b082      	sub	sp, #8
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009834:	4619      	mov	r1, r3
 8009836:	4610      	mov	r0, r2
 8009838:	f7fe fd98 	bl	800836c <USBD_LL_SetupStage>
}
 800983c:	bf00      	nop
 800983e:	3708      	adds	r7, #8
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}

08009844 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
 800984c:	460b      	mov	r3, r1
 800984e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 8009856:	78fa      	ldrb	r2, [r7, #3]
 8009858:	6879      	ldr	r1, [r7, #4]
 800985a:	4613      	mov	r3, r2
 800985c:	00db      	lsls	r3, r3, #3
 800985e:	4413      	add	r3, r2
 8009860:	009b      	lsls	r3, r3, #2
 8009862:	440b      	add	r3, r1
 8009864:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	78fb      	ldrb	r3, [r7, #3]
 800986c:	4619      	mov	r1, r3
 800986e:	f7fe fdca 	bl	8008406 <USBD_LL_DataOutStage>
}
 8009872:	bf00      	nop
 8009874:	3708      	adds	r7, #8
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}

0800987a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800987a:	b580      	push	{r7, lr}
 800987c:	b082      	sub	sp, #8
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
 8009882:	460b      	mov	r3, r1
 8009884:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 800988c:	78fa      	ldrb	r2, [r7, #3]
 800988e:	6879      	ldr	r1, [r7, #4]
 8009890:	4613      	mov	r3, r2
 8009892:	00db      	lsls	r3, r3, #3
 8009894:	4413      	add	r3, r2
 8009896:	009b      	lsls	r3, r3, #2
 8009898:	440b      	add	r3, r1
 800989a:	3348      	adds	r3, #72	; 0x48
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	78fb      	ldrb	r3, [r7, #3]
 80098a0:	4619      	mov	r1, r3
 80098a2:	f7fe fe21 	bl	80084e8 <USBD_LL_DataInStage>
}
 80098a6:	bf00      	nop
 80098a8:	3708      	adds	r7, #8
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}

080098ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098ae:	b580      	push	{r7, lr}
 80098b0:	b082      	sub	sp, #8
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80098bc:	4618      	mov	r0, r3
 80098be:	f7fe ff31 	bl	8008724 <USBD_LL_SOF>
}
 80098c2:	bf00      	nop
 80098c4:	3708      	adds	r7, #8
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}

080098ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	b084      	sub	sp, #16
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80098d2:	2301      	movs	r3, #1
 80098d4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	2b02      	cmp	r3, #2
 80098dc:	d001      	beq.n	80098e2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80098de:	f7f8 fef5 	bl	80026cc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80098e8:	7bfa      	ldrb	r2, [r7, #15]
 80098ea:	4611      	mov	r1, r2
 80098ec:	4618      	mov	r0, r3
 80098ee:	f7fe fee1 	bl	80086b4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80098f8:	4618      	mov	r0, r3
 80098fa:	f7fe fe9a 	bl	8008632 <USBD_LL_Reset>
}
 80098fe:	bf00      	nop
 8009900:	3710      	adds	r7, #16
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
	...

08009908 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b082      	sub	sp, #8
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8009916:	4618      	mov	r0, r3
 8009918:	f7fe fedb 	bl	80086d2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	6812      	ldr	r2, [r2, #0]
 800992a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800992e:	f043 0301 	orr.w	r3, r3, #1
 8009932:	6013      	str	r3, [r2, #0]
  if (hpcd->Init.low_power_enable)
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6a1b      	ldr	r3, [r3, #32]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d005      	beq.n	8009948 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800993c:	4b04      	ldr	r3, [pc, #16]	; (8009950 <HAL_PCD_SuspendCallback+0x48>)
 800993e:	691b      	ldr	r3, [r3, #16]
 8009940:	4a03      	ldr	r2, [pc, #12]	; (8009950 <HAL_PCD_SuspendCallback+0x48>)
 8009942:	f043 0306 	orr.w	r3, r3, #6
 8009946:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009948:	bf00      	nop
 800994a:	3708      	adds	r7, #8
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}
 8009950:	e000ed00 	.word	0xe000ed00

08009954 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b082      	sub	sp, #8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8009962:	4618      	mov	r0, r3
 8009964:	f7fe fec9 	bl	80086fa <USBD_LL_Resume>
}
 8009968:	bf00      	nop
 800996a:	3708      	adds	r7, #8
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}

08009970 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b082      	sub	sp, #8
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
 8009978:	460b      	mov	r3, r1
 800997a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8009982:	78fa      	ldrb	r2, [r7, #3]
 8009984:	4611      	mov	r1, r2
 8009986:	4618      	mov	r0, r3
 8009988:	f7fe fef2 	bl	8008770 <USBD_LL_IsoOUTIncomplete>
}
 800998c:	bf00      	nop
 800998e:	3708      	adds	r7, #8
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b082      	sub	sp, #8
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	460b      	mov	r3, r1
 800999e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80099a6:	78fa      	ldrb	r2, [r7, #3]
 80099a8:	4611      	mov	r1, r2
 80099aa:	4618      	mov	r0, r3
 80099ac:	f7fe fed4 	bl	8008758 <USBD_LL_IsoINIncomplete>
}
 80099b0:	bf00      	nop
 80099b2:	3708      	adds	r7, #8
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7fe fede 	bl	8008788 <USBD_LL_DevConnected>
}
 80099cc:	bf00      	nop
 80099ce:	3708      	adds	r7, #8
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b082      	sub	sp, #8
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80099e2:	4618      	mov	r0, r3
 80099e4:	f7fe feda 	bl	800879c <USBD_LL_DevDisconnected>
}
 80099e8:	bf00      	nop
 80099ea:	3708      	adds	r7, #8
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	781b      	ldrb	r3, [r3, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d133      	bne.n	8009a68 <USBD_LL_Init+0x78>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009a00:	4a1c      	ldr	r2, [pc, #112]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
  pdev->pData = &hpcd_USB_OTG_FS;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4a1a      	ldr	r2, [pc, #104]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a0c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009a10:	4b18      	ldr	r3, [pc, #96]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a12:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009a16:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009a18:	4b16      	ldr	r3, [pc, #88]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a1a:	2204      	movs	r2, #4
 8009a1c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009a1e:	4b15      	ldr	r3, [pc, #84]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a20:	2202      	movs	r2, #2
 8009a22:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009a24:	4b13      	ldr	r3, [pc, #76]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a26:	2202      	movs	r2, #2
 8009a28:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009a2a:	4b12      	ldr	r3, [pc, #72]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009a30:	4b10      	ldr	r3, [pc, #64]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a32:	2200      	movs	r2, #0
 8009a34:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8009a36:	4b0f      	ldr	r3, [pc, #60]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a38:	2201      	movs	r2, #1
 8009a3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009a3c:	480d      	ldr	r0, [pc, #52]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a3e:	f7fa f950 	bl	8003ce2 <HAL_PCD_Init>
 8009a42:	4603      	mov	r3, r0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d001      	beq.n	8009a4c <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8009a48:	f7f8 fe40 	bl	80026cc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009a4c:	2180      	movs	r1, #128	; 0x80
 8009a4e:	4809      	ldr	r0, [pc, #36]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a50:	f7fb fa68 	bl	8004f24 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009a54:	2240      	movs	r2, #64	; 0x40
 8009a56:	2100      	movs	r1, #0
 8009a58:	4806      	ldr	r0, [pc, #24]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a5a:	f7fb fa1d 	bl	8004e98 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009a5e:	2280      	movs	r2, #128	; 0x80
 8009a60:	2101      	movs	r1, #1
 8009a62:	4804      	ldr	r0, [pc, #16]	; (8009a74 <USBD_LL_Init+0x84>)
 8009a64:	f7fb fa18 	bl	8004e98 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009a68:	2300      	movs	r3, #0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3708      	adds	r7, #8
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
 8009a72:	bf00      	nop
 8009a74:	20001034 	.word	0x20001034

08009a78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a80:	2300      	movs	r3, #0
 8009a82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a84:	2300      	movs	r3, #0
 8009a86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009a8e:	4618      	mov	r0, r3
 8009a90:	f7fa fa44 	bl	8003f1c <HAL_PCD_Start>
 8009a94:	4603      	mov	r3, r0
 8009a96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a98:	7bfb      	ldrb	r3, [r7, #15]
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f000 f944 	bl	8009d28 <USBD_Get_USB_Status>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009aa4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3710      	adds	r7, #16
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}

08009aae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009aae:	b580      	push	{r7, lr}
 8009ab0:	b084      	sub	sp, #16
 8009ab2:	af00      	add	r7, sp, #0
 8009ab4:	6078      	str	r0, [r7, #4]
 8009ab6:	4608      	mov	r0, r1
 8009ab8:	4611      	mov	r1, r2
 8009aba:	461a      	mov	r2, r3
 8009abc:	4603      	mov	r3, r0
 8009abe:	70fb      	strb	r3, [r7, #3]
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	70bb      	strb	r3, [r7, #2]
 8009ac4:	4613      	mov	r3, r2
 8009ac6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009acc:	2300      	movs	r3, #0
 8009ace:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009ad6:	78bb      	ldrb	r3, [r7, #2]
 8009ad8:	883a      	ldrh	r2, [r7, #0]
 8009ada:	78f9      	ldrb	r1, [r7, #3]
 8009adc:	f7fa febd 	bl	800485a <HAL_PCD_EP_Open>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ae4:	7bfb      	ldrb	r3, [r7, #15]
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f000 f91e 	bl	8009d28 <USBD_Get_USB_Status>
 8009aec:	4603      	mov	r3, r0
 8009aee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009af0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3710      	adds	r7, #16
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}

08009afa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009afa:	b580      	push	{r7, lr}
 8009afc:	b084      	sub	sp, #16
 8009afe:	af00      	add	r7, sp, #0
 8009b00:	6078      	str	r0, [r7, #4]
 8009b02:	460b      	mov	r3, r1
 8009b04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b06:	2300      	movs	r3, #0
 8009b08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009b14:	78fa      	ldrb	r2, [r7, #3]
 8009b16:	4611      	mov	r1, r2
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f7fa ff06 	bl	800492a <HAL_PCD_EP_Close>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b22:	7bfb      	ldrb	r3, [r7, #15]
 8009b24:	4618      	mov	r0, r3
 8009b26:	f000 f8ff 	bl	8009d28 <USBD_Get_USB_Status>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b2e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b30:	4618      	mov	r0, r3
 8009b32:	3710      	adds	r7, #16
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}

08009b38 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b084      	sub	sp, #16
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	460b      	mov	r3, r1
 8009b42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b44:	2300      	movs	r3, #0
 8009b46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009b52:	78fa      	ldrb	r2, [r7, #3]
 8009b54:	4611      	mov	r1, r2
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7fa ffab 	bl	8004ab2 <HAL_PCD_EP_SetStall>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b60:	7bfb      	ldrb	r3, [r7, #15]
 8009b62:	4618      	mov	r0, r3
 8009b64:	f000 f8e0 	bl	8009d28 <USBD_Get_USB_Status>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}

08009b76 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b084      	sub	sp, #16
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
 8009b7e:	460b      	mov	r3, r1
 8009b80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b82:	2300      	movs	r3, #0
 8009b84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b86:	2300      	movs	r3, #0
 8009b88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009b90:	78fa      	ldrb	r2, [r7, #3]
 8009b92:	4611      	mov	r1, r2
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7fa ffee 	bl	8004b76 <HAL_PCD_EP_ClrStall>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b9e:	7bfb      	ldrb	r3, [r7, #15]
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f000 f8c1 	bl	8009d28 <USBD_Get_USB_Status>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009baa:	7bbb      	ldrb	r3, [r7, #14]
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3710      	adds	r7, #16
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}

08009bb4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b085      	sub	sp, #20
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
 8009bbc:	460b      	mov	r3, r1
 8009bbe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009bc6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009bc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	da0b      	bge.n	8009be8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009bd0:	78fb      	ldrb	r3, [r7, #3]
 8009bd2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009bd6:	68f9      	ldr	r1, [r7, #12]
 8009bd8:	4613      	mov	r3, r2
 8009bda:	00db      	lsls	r3, r3, #3
 8009bdc:	4413      	add	r3, r2
 8009bde:	009b      	lsls	r3, r3, #2
 8009be0:	440b      	add	r3, r1
 8009be2:	333e      	adds	r3, #62	; 0x3e
 8009be4:	781b      	ldrb	r3, [r3, #0]
 8009be6:	e00b      	b.n	8009c00 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009be8:	78fb      	ldrb	r3, [r7, #3]
 8009bea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009bee:	68f9      	ldr	r1, [r7, #12]
 8009bf0:	4613      	mov	r3, r2
 8009bf2:	00db      	lsls	r3, r3, #3
 8009bf4:	4413      	add	r3, r2
 8009bf6:	009b      	lsls	r3, r3, #2
 8009bf8:	440b      	add	r3, r1
 8009bfa:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8009bfe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3714      	adds	r7, #20
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bc80      	pop	{r7}
 8009c08:	4770      	bx	lr

08009c0a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009c0a:	b580      	push	{r7, lr}
 8009c0c:	b084      	sub	sp, #16
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	6078      	str	r0, [r7, #4]
 8009c12:	460b      	mov	r3, r1
 8009c14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c16:	2300      	movs	r3, #0
 8009c18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009c24:	78fa      	ldrb	r2, [r7, #3]
 8009c26:	4611      	mov	r1, r2
 8009c28:	4618      	mov	r0, r3
 8009c2a:	f7fa fdf1 	bl	8004810 <HAL_PCD_SetAddress>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c32:	7bfb      	ldrb	r3, [r7, #15]
 8009c34:	4618      	mov	r0, r3
 8009c36:	f000 f877 	bl	8009d28 <USBD_Get_USB_Status>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c3e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3710      	adds	r7, #16
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b086      	sub	sp, #24
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	607a      	str	r2, [r7, #4]
 8009c52:	461a      	mov	r2, r3
 8009c54:	460b      	mov	r3, r1
 8009c56:	72fb      	strb	r3, [r7, #11]
 8009c58:	4613      	mov	r3, r2
 8009c5a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c60:	2300      	movs	r3, #0
 8009c62:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009c6a:	893b      	ldrh	r3, [r7, #8]
 8009c6c:	7af9      	ldrb	r1, [r7, #11]
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	f7fa feee 	bl	8004a50 <HAL_PCD_EP_Transmit>
 8009c74:	4603      	mov	r3, r0
 8009c76:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c78:	7dfb      	ldrb	r3, [r7, #23]
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f000 f854 	bl	8009d28 <USBD_Get_USB_Status>
 8009c80:	4603      	mov	r3, r0
 8009c82:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009c84:	7dbb      	ldrb	r3, [r7, #22]
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3718      	adds	r7, #24
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}

08009c8e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009c8e:	b580      	push	{r7, lr}
 8009c90:	b086      	sub	sp, #24
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	60f8      	str	r0, [r7, #12]
 8009c96:	607a      	str	r2, [r7, #4]
 8009c98:	461a      	mov	r2, r3
 8009c9a:	460b      	mov	r3, r1
 8009c9c:	72fb      	strb	r3, [r7, #11]
 8009c9e:	4613      	mov	r3, r2
 8009ca0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009cb0:	893b      	ldrh	r3, [r7, #8]
 8009cb2:	7af9      	ldrb	r1, [r7, #11]
 8009cb4:	687a      	ldr	r2, [r7, #4]
 8009cb6:	f7fa fe82 	bl	80049be <HAL_PCD_EP_Receive>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009cbe:	7dfb      	ldrb	r3, [r7, #23]
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f000 f831 	bl	8009d28 <USBD_Get_USB_Status>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009cca:	7dbb      	ldrb	r3, [r7, #22]
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	3718      	adds	r7, #24
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}

08009cd4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b082      	sub	sp, #8
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	460b      	mov	r3, r1
 8009cde:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009ce6:	78fa      	ldrb	r2, [r7, #3]
 8009ce8:	4611      	mov	r1, r2
 8009cea:	4618      	mov	r0, r3
 8009cec:	f7fa fe99 	bl	8004a22 <HAL_PCD_EP_GetRxCount>
 8009cf0:	4603      	mov	r3, r0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3708      	adds	r7, #8
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
	...

08009cfc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b083      	sub	sp, #12
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009d04:	4b02      	ldr	r3, [pc, #8]	; (8009d10 <USBD_static_malloc+0x14>)
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	370c      	adds	r7, #12
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bc80      	pop	{r7}
 8009d0e:	4770      	bx	lr
 8009d10:	20001538 	.word	0x20001538

08009d14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b083      	sub	sp, #12
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]

}
 8009d1c:	bf00      	nop
 8009d1e:	370c      	adds	r7, #12
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bc80      	pop	{r7}
 8009d24:	4770      	bx	lr
	...

08009d28 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b085      	sub	sp, #20
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	4603      	mov	r3, r0
 8009d30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d32:	2300      	movs	r3, #0
 8009d34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009d36:	79fb      	ldrb	r3, [r7, #7]
 8009d38:	2b03      	cmp	r3, #3
 8009d3a:	d817      	bhi.n	8009d6c <USBD_Get_USB_Status+0x44>
 8009d3c:	a201      	add	r2, pc, #4	; (adr r2, 8009d44 <USBD_Get_USB_Status+0x1c>)
 8009d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d42:	bf00      	nop
 8009d44:	08009d55 	.word	0x08009d55
 8009d48:	08009d5b 	.word	0x08009d5b
 8009d4c:	08009d61 	.word	0x08009d61
 8009d50:	08009d67 	.word	0x08009d67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009d54:	2300      	movs	r3, #0
 8009d56:	73fb      	strb	r3, [r7, #15]
    break;
 8009d58:	e00b      	b.n	8009d72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009d5a:	2302      	movs	r3, #2
 8009d5c:	73fb      	strb	r3, [r7, #15]
    break;
 8009d5e:	e008      	b.n	8009d72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009d60:	2301      	movs	r3, #1
 8009d62:	73fb      	strb	r3, [r7, #15]
    break;
 8009d64:	e005      	b.n	8009d72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009d66:	2302      	movs	r3, #2
 8009d68:	73fb      	strb	r3, [r7, #15]
    break;
 8009d6a:	e002      	b.n	8009d72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	73fb      	strb	r3, [r7, #15]
    break;
 8009d70:	bf00      	nop
  }
  return usb_status;
 8009d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3714      	adds	r7, #20
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bc80      	pop	{r7}
 8009d7c:	4770      	bx	lr
 8009d7e:	bf00      	nop

08009d80 <malloc>:
 8009d80:	4b02      	ldr	r3, [pc, #8]	; (8009d8c <malloc+0xc>)
 8009d82:	4601      	mov	r1, r0
 8009d84:	6818      	ldr	r0, [r3, #0]
 8009d86:	f000 b82b 	b.w	8009de0 <_malloc_r>
 8009d8a:	bf00      	nop
 8009d8c:	20000210 	.word	0x20000210

08009d90 <free>:
 8009d90:	4b02      	ldr	r3, [pc, #8]	; (8009d9c <free+0xc>)
 8009d92:	4601      	mov	r1, r0
 8009d94:	6818      	ldr	r0, [r3, #0]
 8009d96:	f000 b901 	b.w	8009f9c <_free_r>
 8009d9a:	bf00      	nop
 8009d9c:	20000210 	.word	0x20000210

08009da0 <sbrk_aligned>:
 8009da0:	b570      	push	{r4, r5, r6, lr}
 8009da2:	4e0e      	ldr	r6, [pc, #56]	; (8009ddc <sbrk_aligned+0x3c>)
 8009da4:	460c      	mov	r4, r1
 8009da6:	6831      	ldr	r1, [r6, #0]
 8009da8:	4605      	mov	r5, r0
 8009daa:	b911      	cbnz	r1, 8009db2 <sbrk_aligned+0x12>
 8009dac:	f000 f8ac 	bl	8009f08 <_sbrk_r>
 8009db0:	6030      	str	r0, [r6, #0]
 8009db2:	4621      	mov	r1, r4
 8009db4:	4628      	mov	r0, r5
 8009db6:	f000 f8a7 	bl	8009f08 <_sbrk_r>
 8009dba:	1c43      	adds	r3, r0, #1
 8009dbc:	d00a      	beq.n	8009dd4 <sbrk_aligned+0x34>
 8009dbe:	1cc4      	adds	r4, r0, #3
 8009dc0:	f024 0403 	bic.w	r4, r4, #3
 8009dc4:	42a0      	cmp	r0, r4
 8009dc6:	d007      	beq.n	8009dd8 <sbrk_aligned+0x38>
 8009dc8:	1a21      	subs	r1, r4, r0
 8009dca:	4628      	mov	r0, r5
 8009dcc:	f000 f89c 	bl	8009f08 <_sbrk_r>
 8009dd0:	3001      	adds	r0, #1
 8009dd2:	d101      	bne.n	8009dd8 <sbrk_aligned+0x38>
 8009dd4:	f04f 34ff 	mov.w	r4, #4294967295
 8009dd8:	4620      	mov	r0, r4
 8009dda:	bd70      	pop	{r4, r5, r6, pc}
 8009ddc:	2000175c 	.word	0x2000175c

08009de0 <_malloc_r>:
 8009de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009de4:	1ccd      	adds	r5, r1, #3
 8009de6:	f025 0503 	bic.w	r5, r5, #3
 8009dea:	3508      	adds	r5, #8
 8009dec:	2d0c      	cmp	r5, #12
 8009dee:	bf38      	it	cc
 8009df0:	250c      	movcc	r5, #12
 8009df2:	2d00      	cmp	r5, #0
 8009df4:	4607      	mov	r7, r0
 8009df6:	db01      	blt.n	8009dfc <_malloc_r+0x1c>
 8009df8:	42a9      	cmp	r1, r5
 8009dfa:	d905      	bls.n	8009e08 <_malloc_r+0x28>
 8009dfc:	230c      	movs	r3, #12
 8009dfe:	2600      	movs	r6, #0
 8009e00:	603b      	str	r3, [r7, #0]
 8009e02:	4630      	mov	r0, r6
 8009e04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e08:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009edc <_malloc_r+0xfc>
 8009e0c:	f000 f868 	bl	8009ee0 <__malloc_lock>
 8009e10:	f8d8 3000 	ldr.w	r3, [r8]
 8009e14:	461c      	mov	r4, r3
 8009e16:	bb5c      	cbnz	r4, 8009e70 <_malloc_r+0x90>
 8009e18:	4629      	mov	r1, r5
 8009e1a:	4638      	mov	r0, r7
 8009e1c:	f7ff ffc0 	bl	8009da0 <sbrk_aligned>
 8009e20:	1c43      	adds	r3, r0, #1
 8009e22:	4604      	mov	r4, r0
 8009e24:	d155      	bne.n	8009ed2 <_malloc_r+0xf2>
 8009e26:	f8d8 4000 	ldr.w	r4, [r8]
 8009e2a:	4626      	mov	r6, r4
 8009e2c:	2e00      	cmp	r6, #0
 8009e2e:	d145      	bne.n	8009ebc <_malloc_r+0xdc>
 8009e30:	2c00      	cmp	r4, #0
 8009e32:	d048      	beq.n	8009ec6 <_malloc_r+0xe6>
 8009e34:	6823      	ldr	r3, [r4, #0]
 8009e36:	4631      	mov	r1, r6
 8009e38:	4638      	mov	r0, r7
 8009e3a:	eb04 0903 	add.w	r9, r4, r3
 8009e3e:	f000 f863 	bl	8009f08 <_sbrk_r>
 8009e42:	4581      	cmp	r9, r0
 8009e44:	d13f      	bne.n	8009ec6 <_malloc_r+0xe6>
 8009e46:	6821      	ldr	r1, [r4, #0]
 8009e48:	4638      	mov	r0, r7
 8009e4a:	1a6d      	subs	r5, r5, r1
 8009e4c:	4629      	mov	r1, r5
 8009e4e:	f7ff ffa7 	bl	8009da0 <sbrk_aligned>
 8009e52:	3001      	adds	r0, #1
 8009e54:	d037      	beq.n	8009ec6 <_malloc_r+0xe6>
 8009e56:	6823      	ldr	r3, [r4, #0]
 8009e58:	442b      	add	r3, r5
 8009e5a:	6023      	str	r3, [r4, #0]
 8009e5c:	f8d8 3000 	ldr.w	r3, [r8]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d038      	beq.n	8009ed6 <_malloc_r+0xf6>
 8009e64:	685a      	ldr	r2, [r3, #4]
 8009e66:	42a2      	cmp	r2, r4
 8009e68:	d12b      	bne.n	8009ec2 <_malloc_r+0xe2>
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	605a      	str	r2, [r3, #4]
 8009e6e:	e00f      	b.n	8009e90 <_malloc_r+0xb0>
 8009e70:	6822      	ldr	r2, [r4, #0]
 8009e72:	1b52      	subs	r2, r2, r5
 8009e74:	d41f      	bmi.n	8009eb6 <_malloc_r+0xd6>
 8009e76:	2a0b      	cmp	r2, #11
 8009e78:	d917      	bls.n	8009eaa <_malloc_r+0xca>
 8009e7a:	1961      	adds	r1, r4, r5
 8009e7c:	42a3      	cmp	r3, r4
 8009e7e:	6025      	str	r5, [r4, #0]
 8009e80:	bf18      	it	ne
 8009e82:	6059      	strne	r1, [r3, #4]
 8009e84:	6863      	ldr	r3, [r4, #4]
 8009e86:	bf08      	it	eq
 8009e88:	f8c8 1000 	streq.w	r1, [r8]
 8009e8c:	5162      	str	r2, [r4, r5]
 8009e8e:	604b      	str	r3, [r1, #4]
 8009e90:	4638      	mov	r0, r7
 8009e92:	f104 060b 	add.w	r6, r4, #11
 8009e96:	f000 f829 	bl	8009eec <__malloc_unlock>
 8009e9a:	f026 0607 	bic.w	r6, r6, #7
 8009e9e:	1d23      	adds	r3, r4, #4
 8009ea0:	1af2      	subs	r2, r6, r3
 8009ea2:	d0ae      	beq.n	8009e02 <_malloc_r+0x22>
 8009ea4:	1b9b      	subs	r3, r3, r6
 8009ea6:	50a3      	str	r3, [r4, r2]
 8009ea8:	e7ab      	b.n	8009e02 <_malloc_r+0x22>
 8009eaa:	42a3      	cmp	r3, r4
 8009eac:	6862      	ldr	r2, [r4, #4]
 8009eae:	d1dd      	bne.n	8009e6c <_malloc_r+0x8c>
 8009eb0:	f8c8 2000 	str.w	r2, [r8]
 8009eb4:	e7ec      	b.n	8009e90 <_malloc_r+0xb0>
 8009eb6:	4623      	mov	r3, r4
 8009eb8:	6864      	ldr	r4, [r4, #4]
 8009eba:	e7ac      	b.n	8009e16 <_malloc_r+0x36>
 8009ebc:	4634      	mov	r4, r6
 8009ebe:	6876      	ldr	r6, [r6, #4]
 8009ec0:	e7b4      	b.n	8009e2c <_malloc_r+0x4c>
 8009ec2:	4613      	mov	r3, r2
 8009ec4:	e7cc      	b.n	8009e60 <_malloc_r+0x80>
 8009ec6:	230c      	movs	r3, #12
 8009ec8:	4638      	mov	r0, r7
 8009eca:	603b      	str	r3, [r7, #0]
 8009ecc:	f000 f80e 	bl	8009eec <__malloc_unlock>
 8009ed0:	e797      	b.n	8009e02 <_malloc_r+0x22>
 8009ed2:	6025      	str	r5, [r4, #0]
 8009ed4:	e7dc      	b.n	8009e90 <_malloc_r+0xb0>
 8009ed6:	605b      	str	r3, [r3, #4]
 8009ed8:	deff      	udf	#255	; 0xff
 8009eda:	bf00      	nop
 8009edc:	20001758 	.word	0x20001758

08009ee0 <__malloc_lock>:
 8009ee0:	4801      	ldr	r0, [pc, #4]	; (8009ee8 <__malloc_lock+0x8>)
 8009ee2:	f000 b84b 	b.w	8009f7c <__retarget_lock_acquire_recursive>
 8009ee6:	bf00      	nop
 8009ee8:	2000189c 	.word	0x2000189c

08009eec <__malloc_unlock>:
 8009eec:	4801      	ldr	r0, [pc, #4]	; (8009ef4 <__malloc_unlock+0x8>)
 8009eee:	f000 b846 	b.w	8009f7e <__retarget_lock_release_recursive>
 8009ef2:	bf00      	nop
 8009ef4:	2000189c 	.word	0x2000189c

08009ef8 <memset>:
 8009ef8:	4603      	mov	r3, r0
 8009efa:	4402      	add	r2, r0
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d100      	bne.n	8009f02 <memset+0xa>
 8009f00:	4770      	bx	lr
 8009f02:	f803 1b01 	strb.w	r1, [r3], #1
 8009f06:	e7f9      	b.n	8009efc <memset+0x4>

08009f08 <_sbrk_r>:
 8009f08:	b538      	push	{r3, r4, r5, lr}
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	4d05      	ldr	r5, [pc, #20]	; (8009f24 <_sbrk_r+0x1c>)
 8009f0e:	4604      	mov	r4, r0
 8009f10:	4608      	mov	r0, r1
 8009f12:	602b      	str	r3, [r5, #0]
 8009f14:	f7f8 fea2 	bl	8002c5c <_sbrk>
 8009f18:	1c43      	adds	r3, r0, #1
 8009f1a:	d102      	bne.n	8009f22 <_sbrk_r+0x1a>
 8009f1c:	682b      	ldr	r3, [r5, #0]
 8009f1e:	b103      	cbz	r3, 8009f22 <_sbrk_r+0x1a>
 8009f20:	6023      	str	r3, [r4, #0]
 8009f22:	bd38      	pop	{r3, r4, r5, pc}
 8009f24:	20001898 	.word	0x20001898

08009f28 <__errno>:
 8009f28:	4b01      	ldr	r3, [pc, #4]	; (8009f30 <__errno+0x8>)
 8009f2a:	6818      	ldr	r0, [r3, #0]
 8009f2c:	4770      	bx	lr
 8009f2e:	bf00      	nop
 8009f30:	20000210 	.word	0x20000210

08009f34 <__libc_init_array>:
 8009f34:	b570      	push	{r4, r5, r6, lr}
 8009f36:	2600      	movs	r6, #0
 8009f38:	4d0c      	ldr	r5, [pc, #48]	; (8009f6c <__libc_init_array+0x38>)
 8009f3a:	4c0d      	ldr	r4, [pc, #52]	; (8009f70 <__libc_init_array+0x3c>)
 8009f3c:	1b64      	subs	r4, r4, r5
 8009f3e:	10a4      	asrs	r4, r4, #2
 8009f40:	42a6      	cmp	r6, r4
 8009f42:	d109      	bne.n	8009f58 <__libc_init_array+0x24>
 8009f44:	f000 fa5e 	bl	800a404 <_init>
 8009f48:	2600      	movs	r6, #0
 8009f4a:	4d0a      	ldr	r5, [pc, #40]	; (8009f74 <__libc_init_array+0x40>)
 8009f4c:	4c0a      	ldr	r4, [pc, #40]	; (8009f78 <__libc_init_array+0x44>)
 8009f4e:	1b64      	subs	r4, r4, r5
 8009f50:	10a4      	asrs	r4, r4, #2
 8009f52:	42a6      	cmp	r6, r4
 8009f54:	d105      	bne.n	8009f62 <__libc_init_array+0x2e>
 8009f56:	bd70      	pop	{r4, r5, r6, pc}
 8009f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f5c:	4798      	blx	r3
 8009f5e:	3601      	adds	r6, #1
 8009f60:	e7ee      	b.n	8009f40 <__libc_init_array+0xc>
 8009f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f66:	4798      	blx	r3
 8009f68:	3601      	adds	r6, #1
 8009f6a:	e7f2      	b.n	8009f52 <__libc_init_array+0x1e>
 8009f6c:	0800a8ac 	.word	0x0800a8ac
 8009f70:	0800a8ac 	.word	0x0800a8ac
 8009f74:	0800a8ac 	.word	0x0800a8ac
 8009f78:	0800a8b0 	.word	0x0800a8b0

08009f7c <__retarget_lock_acquire_recursive>:
 8009f7c:	4770      	bx	lr

08009f7e <__retarget_lock_release_recursive>:
 8009f7e:	4770      	bx	lr

08009f80 <memcpy>:
 8009f80:	440a      	add	r2, r1
 8009f82:	4291      	cmp	r1, r2
 8009f84:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f88:	d100      	bne.n	8009f8c <memcpy+0xc>
 8009f8a:	4770      	bx	lr
 8009f8c:	b510      	push	{r4, lr}
 8009f8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f92:	4291      	cmp	r1, r2
 8009f94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f98:	d1f9      	bne.n	8009f8e <memcpy+0xe>
 8009f9a:	bd10      	pop	{r4, pc}

08009f9c <_free_r>:
 8009f9c:	b538      	push	{r3, r4, r5, lr}
 8009f9e:	4605      	mov	r5, r0
 8009fa0:	2900      	cmp	r1, #0
 8009fa2:	d040      	beq.n	800a026 <_free_r+0x8a>
 8009fa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009fa8:	1f0c      	subs	r4, r1, #4
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	bfb8      	it	lt
 8009fae:	18e4      	addlt	r4, r4, r3
 8009fb0:	f7ff ff96 	bl	8009ee0 <__malloc_lock>
 8009fb4:	4a1c      	ldr	r2, [pc, #112]	; (800a028 <_free_r+0x8c>)
 8009fb6:	6813      	ldr	r3, [r2, #0]
 8009fb8:	b933      	cbnz	r3, 8009fc8 <_free_r+0x2c>
 8009fba:	6063      	str	r3, [r4, #4]
 8009fbc:	6014      	str	r4, [r2, #0]
 8009fbe:	4628      	mov	r0, r5
 8009fc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fc4:	f7ff bf92 	b.w	8009eec <__malloc_unlock>
 8009fc8:	42a3      	cmp	r3, r4
 8009fca:	d908      	bls.n	8009fde <_free_r+0x42>
 8009fcc:	6820      	ldr	r0, [r4, #0]
 8009fce:	1821      	adds	r1, r4, r0
 8009fd0:	428b      	cmp	r3, r1
 8009fd2:	bf01      	itttt	eq
 8009fd4:	6819      	ldreq	r1, [r3, #0]
 8009fd6:	685b      	ldreq	r3, [r3, #4]
 8009fd8:	1809      	addeq	r1, r1, r0
 8009fda:	6021      	streq	r1, [r4, #0]
 8009fdc:	e7ed      	b.n	8009fba <_free_r+0x1e>
 8009fde:	461a      	mov	r2, r3
 8009fe0:	685b      	ldr	r3, [r3, #4]
 8009fe2:	b10b      	cbz	r3, 8009fe8 <_free_r+0x4c>
 8009fe4:	42a3      	cmp	r3, r4
 8009fe6:	d9fa      	bls.n	8009fde <_free_r+0x42>
 8009fe8:	6811      	ldr	r1, [r2, #0]
 8009fea:	1850      	adds	r0, r2, r1
 8009fec:	42a0      	cmp	r0, r4
 8009fee:	d10b      	bne.n	800a008 <_free_r+0x6c>
 8009ff0:	6820      	ldr	r0, [r4, #0]
 8009ff2:	4401      	add	r1, r0
 8009ff4:	1850      	adds	r0, r2, r1
 8009ff6:	4283      	cmp	r3, r0
 8009ff8:	6011      	str	r1, [r2, #0]
 8009ffa:	d1e0      	bne.n	8009fbe <_free_r+0x22>
 8009ffc:	6818      	ldr	r0, [r3, #0]
 8009ffe:	685b      	ldr	r3, [r3, #4]
 800a000:	4408      	add	r0, r1
 800a002:	6010      	str	r0, [r2, #0]
 800a004:	6053      	str	r3, [r2, #4]
 800a006:	e7da      	b.n	8009fbe <_free_r+0x22>
 800a008:	d902      	bls.n	800a010 <_free_r+0x74>
 800a00a:	230c      	movs	r3, #12
 800a00c:	602b      	str	r3, [r5, #0]
 800a00e:	e7d6      	b.n	8009fbe <_free_r+0x22>
 800a010:	6820      	ldr	r0, [r4, #0]
 800a012:	1821      	adds	r1, r4, r0
 800a014:	428b      	cmp	r3, r1
 800a016:	bf01      	itttt	eq
 800a018:	6819      	ldreq	r1, [r3, #0]
 800a01a:	685b      	ldreq	r3, [r3, #4]
 800a01c:	1809      	addeq	r1, r1, r0
 800a01e:	6021      	streq	r1, [r4, #0]
 800a020:	6063      	str	r3, [r4, #4]
 800a022:	6054      	str	r4, [r2, #4]
 800a024:	e7cb      	b.n	8009fbe <_free_r+0x22>
 800a026:	bd38      	pop	{r3, r4, r5, pc}
 800a028:	20001758 	.word	0x20001758

0800a02c <log>:
 800a02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a02e:	4604      	mov	r4, r0
 800a030:	460d      	mov	r5, r1
 800a032:	f000 f835 	bl	800a0a0 <__ieee754_log>
 800a036:	4622      	mov	r2, r4
 800a038:	4606      	mov	r6, r0
 800a03a:	460f      	mov	r7, r1
 800a03c:	462b      	mov	r3, r5
 800a03e:	4620      	mov	r0, r4
 800a040:	4629      	mov	r1, r5
 800a042:	f7f6 fd47 	bl	8000ad4 <__aeabi_dcmpun>
 800a046:	b998      	cbnz	r0, 800a070 <log+0x44>
 800a048:	2200      	movs	r2, #0
 800a04a:	2300      	movs	r3, #0
 800a04c:	4620      	mov	r0, r4
 800a04e:	4629      	mov	r1, r5
 800a050:	f7f6 fd36 	bl	8000ac0 <__aeabi_dcmpgt>
 800a054:	b960      	cbnz	r0, 800a070 <log+0x44>
 800a056:	2200      	movs	r2, #0
 800a058:	2300      	movs	r3, #0
 800a05a:	4620      	mov	r0, r4
 800a05c:	4629      	mov	r1, r5
 800a05e:	f7f6 fd07 	bl	8000a70 <__aeabi_dcmpeq>
 800a062:	b140      	cbz	r0, 800a076 <log+0x4a>
 800a064:	f7ff ff60 	bl	8009f28 <__errno>
 800a068:	2322      	movs	r3, #34	; 0x22
 800a06a:	2600      	movs	r6, #0
 800a06c:	4f06      	ldr	r7, [pc, #24]	; (800a088 <log+0x5c>)
 800a06e:	6003      	str	r3, [r0, #0]
 800a070:	4630      	mov	r0, r6
 800a072:	4639      	mov	r1, r7
 800a074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a076:	f7ff ff57 	bl	8009f28 <__errno>
 800a07a:	2321      	movs	r3, #33	; 0x21
 800a07c:	6003      	str	r3, [r0, #0]
 800a07e:	4803      	ldr	r0, [pc, #12]	; (800a08c <log+0x60>)
 800a080:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a084:	f000 b804 	b.w	800a090 <nan>
 800a088:	fff00000 	.word	0xfff00000
 800a08c:	0800a8a0 	.word	0x0800a8a0

0800a090 <nan>:
 800a090:	2000      	movs	r0, #0
 800a092:	4901      	ldr	r1, [pc, #4]	; (800a098 <nan+0x8>)
 800a094:	4770      	bx	lr
 800a096:	bf00      	nop
 800a098:	7ff80000 	.word	0x7ff80000
 800a09c:	00000000 	.word	0x00000000

0800a0a0 <__ieee754_log>:
 800a0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	460b      	mov	r3, r1
 800a0ac:	460d      	mov	r5, r1
 800a0ae:	b087      	sub	sp, #28
 800a0b0:	da24      	bge.n	800a0fc <__ieee754_log+0x5c>
 800a0b2:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800a0b6:	4304      	orrs	r4, r0
 800a0b8:	d108      	bne.n	800a0cc <__ieee754_log+0x2c>
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	2300      	movs	r3, #0
 800a0be:	2000      	movs	r0, #0
 800a0c0:	49cb      	ldr	r1, [pc, #812]	; (800a3f0 <__ieee754_log+0x350>)
 800a0c2:	f7f6 fb97 	bl	80007f4 <__aeabi_ddiv>
 800a0c6:	b007      	add	sp, #28
 800a0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0cc:	2900      	cmp	r1, #0
 800a0ce:	da04      	bge.n	800a0da <__ieee754_log+0x3a>
 800a0d0:	f7f6 f8ae 	bl	8000230 <__aeabi_dsub>
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	e7f3      	b.n	800a0c2 <__ieee754_log+0x22>
 800a0da:	2200      	movs	r2, #0
 800a0dc:	4bc5      	ldr	r3, [pc, #788]	; (800a3f4 <__ieee754_log+0x354>)
 800a0de:	f7f6 fa5f 	bl	80005a0 <__aeabi_dmul>
 800a0e2:	460b      	mov	r3, r1
 800a0e4:	460d      	mov	r5, r1
 800a0e6:	4602      	mov	r2, r0
 800a0e8:	f06f 0135 	mvn.w	r1, #53	; 0x35
 800a0ec:	48c2      	ldr	r0, [pc, #776]	; (800a3f8 <__ieee754_log+0x358>)
 800a0ee:	4285      	cmp	r5, r0
 800a0f0:	dd06      	ble.n	800a100 <__ieee754_log+0x60>
 800a0f2:	4610      	mov	r0, r2
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	f7f6 f89d 	bl	8000234 <__adddf3>
 800a0fa:	e7e4      	b.n	800a0c6 <__ieee754_log+0x26>
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	e7f5      	b.n	800a0ec <__ieee754_log+0x4c>
 800a100:	152c      	asrs	r4, r5, #20
 800a102:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a106:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a10a:	440c      	add	r4, r1
 800a10c:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800a110:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800a114:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
 800a118:	f086 517f 	eor.w	r1, r6, #1069547520	; 0x3fc00000
 800a11c:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800a120:	ea41 0305 	orr.w	r3, r1, r5
 800a124:	4610      	mov	r0, r2
 800a126:	4619      	mov	r1, r3
 800a128:	2200      	movs	r2, #0
 800a12a:	4bb4      	ldr	r3, [pc, #720]	; (800a3fc <__ieee754_log+0x35c>)
 800a12c:	f7f6 f880 	bl	8000230 <__aeabi_dsub>
 800a130:	1cab      	adds	r3, r5, #2
 800a132:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a136:	2b02      	cmp	r3, #2
 800a138:	4682      	mov	sl, r0
 800a13a:	468b      	mov	fp, r1
 800a13c:	f04f 0200 	mov.w	r2, #0
 800a140:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800a144:	dc53      	bgt.n	800a1ee <__ieee754_log+0x14e>
 800a146:	2300      	movs	r3, #0
 800a148:	f7f6 fc92 	bl	8000a70 <__aeabi_dcmpeq>
 800a14c:	b1d0      	cbz	r0, 800a184 <__ieee754_log+0xe4>
 800a14e:	2c00      	cmp	r4, #0
 800a150:	f000 8122 	beq.w	800a398 <__ieee754_log+0x2f8>
 800a154:	4620      	mov	r0, r4
 800a156:	f7f6 f9b9 	bl	80004cc <__aeabi_i2d>
 800a15a:	a391      	add	r3, pc, #580	; (adr r3, 800a3a0 <__ieee754_log+0x300>)
 800a15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a160:	4606      	mov	r6, r0
 800a162:	460f      	mov	r7, r1
 800a164:	f7f6 fa1c 	bl	80005a0 <__aeabi_dmul>
 800a168:	a38f      	add	r3, pc, #572	; (adr r3, 800a3a8 <__ieee754_log+0x308>)
 800a16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16e:	4604      	mov	r4, r0
 800a170:	460d      	mov	r5, r1
 800a172:	4630      	mov	r0, r6
 800a174:	4639      	mov	r1, r7
 800a176:	f7f6 fa13 	bl	80005a0 <__aeabi_dmul>
 800a17a:	4602      	mov	r2, r0
 800a17c:	460b      	mov	r3, r1
 800a17e:	4620      	mov	r0, r4
 800a180:	4629      	mov	r1, r5
 800a182:	e7b8      	b.n	800a0f6 <__ieee754_log+0x56>
 800a184:	a38a      	add	r3, pc, #552	; (adr r3, 800a3b0 <__ieee754_log+0x310>)
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	4650      	mov	r0, sl
 800a18c:	4659      	mov	r1, fp
 800a18e:	f7f6 fa07 	bl	80005a0 <__aeabi_dmul>
 800a192:	4602      	mov	r2, r0
 800a194:	460b      	mov	r3, r1
 800a196:	2000      	movs	r0, #0
 800a198:	4999      	ldr	r1, [pc, #612]	; (800a400 <__ieee754_log+0x360>)
 800a19a:	f7f6 f849 	bl	8000230 <__aeabi_dsub>
 800a19e:	4652      	mov	r2, sl
 800a1a0:	4606      	mov	r6, r0
 800a1a2:	460f      	mov	r7, r1
 800a1a4:	465b      	mov	r3, fp
 800a1a6:	4650      	mov	r0, sl
 800a1a8:	4659      	mov	r1, fp
 800a1aa:	f7f6 f9f9 	bl	80005a0 <__aeabi_dmul>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	460b      	mov	r3, r1
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	4639      	mov	r1, r7
 800a1b6:	f7f6 f9f3 	bl	80005a0 <__aeabi_dmul>
 800a1ba:	4606      	mov	r6, r0
 800a1bc:	460f      	mov	r7, r1
 800a1be:	b914      	cbnz	r4, 800a1c6 <__ieee754_log+0x126>
 800a1c0:	4632      	mov	r2, r6
 800a1c2:	463b      	mov	r3, r7
 800a1c4:	e0a2      	b.n	800a30c <__ieee754_log+0x26c>
 800a1c6:	4620      	mov	r0, r4
 800a1c8:	f7f6 f980 	bl	80004cc <__aeabi_i2d>
 800a1cc:	a374      	add	r3, pc, #464	; (adr r3, 800a3a0 <__ieee754_log+0x300>)
 800a1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d2:	4680      	mov	r8, r0
 800a1d4:	4689      	mov	r9, r1
 800a1d6:	f7f6 f9e3 	bl	80005a0 <__aeabi_dmul>
 800a1da:	a373      	add	r3, pc, #460	; (adr r3, 800a3a8 <__ieee754_log+0x308>)
 800a1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e0:	4604      	mov	r4, r0
 800a1e2:	460d      	mov	r5, r1
 800a1e4:	4640      	mov	r0, r8
 800a1e6:	4649      	mov	r1, r9
 800a1e8:	f7f6 f9da 	bl	80005a0 <__aeabi_dmul>
 800a1ec:	e0a7      	b.n	800a33e <__ieee754_log+0x29e>
 800a1ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a1f2:	f7f6 f81f 	bl	8000234 <__adddf3>
 800a1f6:	4602      	mov	r2, r0
 800a1f8:	460b      	mov	r3, r1
 800a1fa:	4650      	mov	r0, sl
 800a1fc:	4659      	mov	r1, fp
 800a1fe:	f7f6 faf9 	bl	80007f4 <__aeabi_ddiv>
 800a202:	e9cd 0100 	strd	r0, r1, [sp]
 800a206:	4620      	mov	r0, r4
 800a208:	f7f6 f960 	bl	80004cc <__aeabi_i2d>
 800a20c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a210:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a214:	4610      	mov	r0, r2
 800a216:	4619      	mov	r1, r3
 800a218:	f7f6 f9c2 	bl	80005a0 <__aeabi_dmul>
 800a21c:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800a220:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800a224:	4602      	mov	r2, r0
 800a226:	9305      	str	r3, [sp, #20]
 800a228:	460b      	mov	r3, r1
 800a22a:	4606      	mov	r6, r0
 800a22c:	460f      	mov	r7, r1
 800a22e:	f7f6 f9b7 	bl	80005a0 <__aeabi_dmul>
 800a232:	a361      	add	r3, pc, #388	; (adr r3, 800a3b8 <__ieee754_log+0x318>)
 800a234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a238:	4680      	mov	r8, r0
 800a23a:	4689      	mov	r9, r1
 800a23c:	f7f6 f9b0 	bl	80005a0 <__aeabi_dmul>
 800a240:	a35f      	add	r3, pc, #380	; (adr r3, 800a3c0 <__ieee754_log+0x320>)
 800a242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a246:	f7f5 fff5 	bl	8000234 <__adddf3>
 800a24a:	4642      	mov	r2, r8
 800a24c:	464b      	mov	r3, r9
 800a24e:	f7f6 f9a7 	bl	80005a0 <__aeabi_dmul>
 800a252:	a35d      	add	r3, pc, #372	; (adr r3, 800a3c8 <__ieee754_log+0x328>)
 800a254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a258:	f7f5 ffec 	bl	8000234 <__adddf3>
 800a25c:	4642      	mov	r2, r8
 800a25e:	464b      	mov	r3, r9
 800a260:	f7f6 f99e 	bl	80005a0 <__aeabi_dmul>
 800a264:	a35a      	add	r3, pc, #360	; (adr r3, 800a3d0 <__ieee754_log+0x330>)
 800a266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26a:	f7f5 ffe3 	bl	8000234 <__adddf3>
 800a26e:	4632      	mov	r2, r6
 800a270:	463b      	mov	r3, r7
 800a272:	f7f6 f995 	bl	80005a0 <__aeabi_dmul>
 800a276:	a358      	add	r3, pc, #352	; (adr r3, 800a3d8 <__ieee754_log+0x338>)
 800a278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a27c:	4606      	mov	r6, r0
 800a27e:	460f      	mov	r7, r1
 800a280:	4640      	mov	r0, r8
 800a282:	4649      	mov	r1, r9
 800a284:	f7f6 f98c 	bl	80005a0 <__aeabi_dmul>
 800a288:	a355      	add	r3, pc, #340	; (adr r3, 800a3e0 <__ieee754_log+0x340>)
 800a28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28e:	f7f5 ffd1 	bl	8000234 <__adddf3>
 800a292:	4642      	mov	r2, r8
 800a294:	464b      	mov	r3, r9
 800a296:	f7f6 f983 	bl	80005a0 <__aeabi_dmul>
 800a29a:	a353      	add	r3, pc, #332	; (adr r3, 800a3e8 <__ieee754_log+0x348>)
 800a29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a0:	f7f5 ffc8 	bl	8000234 <__adddf3>
 800a2a4:	4642      	mov	r2, r8
 800a2a6:	464b      	mov	r3, r9
 800a2a8:	f7f6 f97a 	bl	80005a0 <__aeabi_dmul>
 800a2ac:	460b      	mov	r3, r1
 800a2ae:	4602      	mov	r2, r0
 800a2b0:	4639      	mov	r1, r7
 800a2b2:	4630      	mov	r0, r6
 800a2b4:	f7f5 ffbe 	bl	8000234 <__adddf3>
 800a2b8:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800a2bc:	9b05      	ldr	r3, [sp, #20]
 800a2be:	3551      	adds	r5, #81	; 0x51
 800a2c0:	431d      	orrs	r5, r3
 800a2c2:	2d00      	cmp	r5, #0
 800a2c4:	4680      	mov	r8, r0
 800a2c6:	4689      	mov	r9, r1
 800a2c8:	dd48      	ble.n	800a35c <__ieee754_log+0x2bc>
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	4b4c      	ldr	r3, [pc, #304]	; (800a400 <__ieee754_log+0x360>)
 800a2ce:	4650      	mov	r0, sl
 800a2d0:	4659      	mov	r1, fp
 800a2d2:	f7f6 f965 	bl	80005a0 <__aeabi_dmul>
 800a2d6:	4652      	mov	r2, sl
 800a2d8:	465b      	mov	r3, fp
 800a2da:	f7f6 f961 	bl	80005a0 <__aeabi_dmul>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	4606      	mov	r6, r0
 800a2e4:	460f      	mov	r7, r1
 800a2e6:	4640      	mov	r0, r8
 800a2e8:	4649      	mov	r1, r9
 800a2ea:	f7f5 ffa3 	bl	8000234 <__adddf3>
 800a2ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2f2:	f7f6 f955 	bl	80005a0 <__aeabi_dmul>
 800a2f6:	4680      	mov	r8, r0
 800a2f8:	4689      	mov	r9, r1
 800a2fa:	b964      	cbnz	r4, 800a316 <__ieee754_log+0x276>
 800a2fc:	4602      	mov	r2, r0
 800a2fe:	460b      	mov	r3, r1
 800a300:	4630      	mov	r0, r6
 800a302:	4639      	mov	r1, r7
 800a304:	f7f5 ff94 	bl	8000230 <__aeabi_dsub>
 800a308:	4602      	mov	r2, r0
 800a30a:	460b      	mov	r3, r1
 800a30c:	4650      	mov	r0, sl
 800a30e:	4659      	mov	r1, fp
 800a310:	f7f5 ff8e 	bl	8000230 <__aeabi_dsub>
 800a314:	e6d7      	b.n	800a0c6 <__ieee754_log+0x26>
 800a316:	a322      	add	r3, pc, #136	; (adr r3, 800a3a0 <__ieee754_log+0x300>)
 800a318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a320:	f7f6 f93e 	bl	80005a0 <__aeabi_dmul>
 800a324:	a320      	add	r3, pc, #128	; (adr r3, 800a3a8 <__ieee754_log+0x308>)
 800a326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32a:	4604      	mov	r4, r0
 800a32c:	460d      	mov	r5, r1
 800a32e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a332:	f7f6 f935 	bl	80005a0 <__aeabi_dmul>
 800a336:	4642      	mov	r2, r8
 800a338:	464b      	mov	r3, r9
 800a33a:	f7f5 ff7b 	bl	8000234 <__adddf3>
 800a33e:	4602      	mov	r2, r0
 800a340:	460b      	mov	r3, r1
 800a342:	4630      	mov	r0, r6
 800a344:	4639      	mov	r1, r7
 800a346:	f7f5 ff73 	bl	8000230 <__aeabi_dsub>
 800a34a:	4652      	mov	r2, sl
 800a34c:	465b      	mov	r3, fp
 800a34e:	f7f5 ff6f 	bl	8000230 <__aeabi_dsub>
 800a352:	4602      	mov	r2, r0
 800a354:	460b      	mov	r3, r1
 800a356:	4620      	mov	r0, r4
 800a358:	4629      	mov	r1, r5
 800a35a:	e7d9      	b.n	800a310 <__ieee754_log+0x270>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	4650      	mov	r0, sl
 800a362:	4659      	mov	r1, fp
 800a364:	f7f5 ff64 	bl	8000230 <__aeabi_dsub>
 800a368:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a36c:	f7f6 f918 	bl	80005a0 <__aeabi_dmul>
 800a370:	4606      	mov	r6, r0
 800a372:	460f      	mov	r7, r1
 800a374:	2c00      	cmp	r4, #0
 800a376:	f43f af23 	beq.w	800a1c0 <__ieee754_log+0x120>
 800a37a:	a309      	add	r3, pc, #36	; (adr r3, 800a3a0 <__ieee754_log+0x300>)
 800a37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a380:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a384:	f7f6 f90c 	bl	80005a0 <__aeabi_dmul>
 800a388:	a307      	add	r3, pc, #28	; (adr r3, 800a3a8 <__ieee754_log+0x308>)
 800a38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a38e:	4604      	mov	r4, r0
 800a390:	460d      	mov	r5, r1
 800a392:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a396:	e727      	b.n	800a1e8 <__ieee754_log+0x148>
 800a398:	2000      	movs	r0, #0
 800a39a:	2100      	movs	r1, #0
 800a39c:	e693      	b.n	800a0c6 <__ieee754_log+0x26>
 800a39e:	bf00      	nop
 800a3a0:	fee00000 	.word	0xfee00000
 800a3a4:	3fe62e42 	.word	0x3fe62e42
 800a3a8:	35793c76 	.word	0x35793c76
 800a3ac:	3dea39ef 	.word	0x3dea39ef
 800a3b0:	55555555 	.word	0x55555555
 800a3b4:	3fd55555 	.word	0x3fd55555
 800a3b8:	df3e5244 	.word	0xdf3e5244
 800a3bc:	3fc2f112 	.word	0x3fc2f112
 800a3c0:	96cb03de 	.word	0x96cb03de
 800a3c4:	3fc74664 	.word	0x3fc74664
 800a3c8:	94229359 	.word	0x94229359
 800a3cc:	3fd24924 	.word	0x3fd24924
 800a3d0:	55555593 	.word	0x55555593
 800a3d4:	3fe55555 	.word	0x3fe55555
 800a3d8:	d078c69f 	.word	0xd078c69f
 800a3dc:	3fc39a09 	.word	0x3fc39a09
 800a3e0:	1d8e78af 	.word	0x1d8e78af
 800a3e4:	3fcc71c5 	.word	0x3fcc71c5
 800a3e8:	9997fa04 	.word	0x9997fa04
 800a3ec:	3fd99999 	.word	0x3fd99999
 800a3f0:	c3500000 	.word	0xc3500000
 800a3f4:	43500000 	.word	0x43500000
 800a3f8:	7fefffff 	.word	0x7fefffff
 800a3fc:	3ff00000 	.word	0x3ff00000
 800a400:	3fe00000 	.word	0x3fe00000

0800a404 <_init>:
 800a404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a406:	bf00      	nop
 800a408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a40a:	bc08      	pop	{r3}
 800a40c:	469e      	mov	lr, r3
 800a40e:	4770      	bx	lr

0800a410 <_fini>:
 800a410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a412:	bf00      	nop
 800a414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a416:	bc08      	pop	{r3}
 800a418:	469e      	mov	lr, r3
 800a41a:	4770      	bx	lr
