$date
  Sun Oct 23 05:44:34 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std_unsigned $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module dmem $end
$var reg 1 ! clk $end
$var reg 1 " we $end
$var reg 8 # a[7:0] $end
$var reg 32 $ wd[31:0] $end
$var reg 32 % rd[31:0] $end
$upscope $end
$enddefinitions $end
#0
1!
U"
bUUUUUUUU #
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %
#5000000000
0!
1"
b11110101 #
b10010101101011010010011101101011 $
#10000000000
1!
b10010101101011010010011101101011 %
#15000000000
0!
0"
b00000000000000000000000000000000 $
#20000000000
1!
#25000000000
0!
