{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1472599698482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1472599698482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 20:28:18 2016 " "Processing started: Tue Aug 30 20:28:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1472599698482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1472599698482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1472599698482 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1472599698966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arquitetura " "Found design unit 1: ula-arquitetura" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472599699531 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472599699531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472599699531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1472599699562 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ula.vhd" "Mult0" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 93 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599700640 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1472599700640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1472599700687 ""}  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1472599700687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1472599700750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1472599700750 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 93 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599700812 "|ula|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 93 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599700812 "|ula|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1472599700812 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1472599700812 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1472599701093 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1472599701093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1472599702414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702414 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "91 " "Design contains 91 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[0\] " "No output dependent on input pin \"opcode\[0\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[1\] " "No output dependent on input pin \"opcode\[1\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[2\] " "No output dependent on input pin \"opcode\[2\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[3\] " "No output dependent on input pin \"opcode\[3\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[4\] " "No output dependent on input pin \"opcode\[4\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[5\] " "No output dependent on input pin \"opcode\[5\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[6\] " "No output dependent on input pin \"opcode\[6\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[7\] " "No output dependent on input pin \"opcode\[7\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[8\] " "No output dependent on input pin \"opcode\[8\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[9\] " "No output dependent on input pin \"opcode\[9\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[10\] " "No output dependent on input pin \"opcode\[10\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[11\] " "No output dependent on input pin \"opcode\[11\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[12\] " "No output dependent on input pin \"opcode\[12\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[13\] " "No output dependent on input pin \"opcode\[13\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[14\] " "No output dependent on input pin \"opcode\[14\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[15\] " "No output dependent on input pin \"opcode\[15\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[16\] " "No output dependent on input pin \"opcode\[16\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[17\] " "No output dependent on input pin \"opcode\[17\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[18\] " "No output dependent on input pin \"opcode\[18\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[19\] " "No output dependent on input pin \"opcode\[19\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[20\] " "No output dependent on input pin \"opcode\[20\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[21\] " "No output dependent on input pin \"opcode\[21\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[22\] " "No output dependent on input pin \"opcode\[22\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[23\] " "No output dependent on input pin \"opcode\[23\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[24\] " "No output dependent on input pin \"opcode\[24\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[25\] " "No output dependent on input pin \"opcode\[25\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[26\] " "No output dependent on input pin \"opcode\[26\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[27\] " "No output dependent on input pin \"opcode\[27\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[28\] " "No output dependent on input pin \"opcode\[28\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[29\] " "No output dependent on input pin \"opcode\[29\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[30\] " "No output dependent on input pin \"opcode\[30\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "opcode\[31\] " "No output dependent on input pin \"opcode\[31\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|opcode[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[5\] " "No output dependent on input pin \"rd\[5\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[6\] " "No output dependent on input pin \"rd\[6\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[7\] " "No output dependent on input pin \"rd\[7\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[8\] " "No output dependent on input pin \"rd\[8\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[9\] " "No output dependent on input pin \"rd\[9\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[10\] " "No output dependent on input pin \"rd\[10\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[11\] " "No output dependent on input pin \"rd\[11\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[12\] " "No output dependent on input pin \"rd\[12\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[13\] " "No output dependent on input pin \"rd\[13\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[14\] " "No output dependent on input pin \"rd\[14\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[15\] " "No output dependent on input pin \"rd\[15\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[16\] " "No output dependent on input pin \"rd\[16\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[17\] " "No output dependent on input pin \"rd\[17\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[18\] " "No output dependent on input pin \"rd\[18\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[19\] " "No output dependent on input pin \"rd\[19\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[20\] " "No output dependent on input pin \"rd\[20\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[21\] " "No output dependent on input pin \"rd\[21\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[22\] " "No output dependent on input pin \"rd\[22\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[23\] " "No output dependent on input pin \"rd\[23\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[24\] " "No output dependent on input pin \"rd\[24\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[25\] " "No output dependent on input pin \"rd\[25\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[26\] " "No output dependent on input pin \"rd\[26\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[27\] " "No output dependent on input pin \"rd\[27\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[28\] " "No output dependent on input pin \"rd\[28\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[29\] " "No output dependent on input pin \"rd\[29\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[30\] " "No output dependent on input pin \"rd\[30\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd\[31\] " "No output dependent on input pin \"rd\[31\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|rd[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[0\] " "No output dependent on input pin \"shamt\[0\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[1\] " "No output dependent on input pin \"shamt\[1\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[2\] " "No output dependent on input pin \"shamt\[2\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[3\] " "No output dependent on input pin \"shamt\[3\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[4\] " "No output dependent on input pin \"shamt\[4\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[5\] " "No output dependent on input pin \"shamt\[5\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[6\] " "No output dependent on input pin \"shamt\[6\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[7\] " "No output dependent on input pin \"shamt\[7\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[8\] " "No output dependent on input pin \"shamt\[8\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[9\] " "No output dependent on input pin \"shamt\[9\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[10\] " "No output dependent on input pin \"shamt\[10\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[11\] " "No output dependent on input pin \"shamt\[11\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[12\] " "No output dependent on input pin \"shamt\[12\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[13\] " "No output dependent on input pin \"shamt\[13\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[14\] " "No output dependent on input pin \"shamt\[14\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[15\] " "No output dependent on input pin \"shamt\[15\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[16\] " "No output dependent on input pin \"shamt\[16\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[17\] " "No output dependent on input pin \"shamt\[17\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[18\] " "No output dependent on input pin \"shamt\[18\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[19\] " "No output dependent on input pin \"shamt\[19\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[20\] " "No output dependent on input pin \"shamt\[20\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[21\] " "No output dependent on input pin \"shamt\[21\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[22\] " "No output dependent on input pin \"shamt\[22\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[23\] " "No output dependent on input pin \"shamt\[23\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[24\] " "No output dependent on input pin \"shamt\[24\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[25\] " "No output dependent on input pin \"shamt\[25\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[26\] " "No output dependent on input pin \"shamt\[26\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[27\] " "No output dependent on input pin \"shamt\[27\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[28\] " "No output dependent on input pin \"shamt\[28\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[29\] " "No output dependent on input pin \"shamt\[29\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[30\] " "No output dependent on input pin \"shamt\[30\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shamt\[31\] " "No output dependent on input pin \"shamt\[31\]\"" {  } { { "ula.vhd" "" { Text "C:/Users/Gustavo/Documents/github/VHDLcodes/ULA/ula.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1472599702635 "|ula|shamt[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1472599702635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2256 " "Implemented 2256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "193 " "Implemented 193 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1472599702635 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1472599702635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1993 " "Implemented 1993 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1472599702635 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1472599702635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1472599702635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1472599702667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 20:28:22 2016 " "Processing ended: Tue Aug 30 20:28:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1472599702667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1472599702667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1472599702667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1472599702667 ""}
