--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml aduna.twx aduna.ncd -o aduna.twr aduna.pcf

Design file:              aduna.ncd
Physical constraint file: aduna.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
c0             |c4             |    9.596|
c0             |s<0>           |    7.243|
c0             |s<1>           |    7.732|
c0             |s<2>           |    8.233|
c0             |s<3>           |    9.232|
x<0>           |c4             |    9.499|
x<0>           |s<0>           |    7.146|
x<0>           |s<1>           |    7.635|
x<0>           |s<2>           |    8.136|
x<0>           |s<3>           |    9.135|
x<1>           |c4             |    7.981|
x<1>           |s<1>           |    7.639|
x<1>           |s<2>           |    7.839|
x<1>           |s<3>           |    7.524|
x<2>           |c4             |    9.002|
x<2>           |s<2>           |    7.497|
x<2>           |s<3>           |    8.545|
x<3>           |c4             |    7.982|
x<3>           |s<3>           |    7.928|
y<0>           |c4             |    9.495|
y<0>           |s<0>           |    7.142|
y<0>           |s<1>           |    7.631|
y<0>           |s<2>           |    8.132|
y<0>           |s<3>           |    9.131|
y<1>           |c4             |    7.799|
y<1>           |s<1>           |    7.225|
y<1>           |s<2>           |    7.741|
y<1>           |s<3>           |    7.488|
y<2>           |c4             |    9.157|
y<2>           |s<2>           |    7.467|
y<2>           |s<3>           |    8.700|
y<3>           |c4             |    7.316|
y<3>           |s<3>           |    7.308|
---------------+---------------+---------+


Analysis completed Fri May 05 18:53:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 101 MB



