library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity hex_display is
    port(
        HEX : out std_logic_vector(6 downto 0);
        BCD : in unsigned(3 downto 0)
    );
end hex_display;

architecture Behavioral of hex_display is
begin
    process(BCD)
    begin
        case BCD is
            when 0 => HEX <= "0000001";   -- 0
            when 1 => HEX <= "1001111";   -- 1
            when 2 => HEX <= "0010010";   -- 2
            when 3 => HEX <= "0000110";   -- 3
            when 4 => HEX <= "1001100";   -- 4
            when 5 => HEX <= "0100100";   -- 5
            when 6 => HEX <= "0100000";   -- 6
            when 7 => HEX <= "0001111";   -- 7
            when 8 => HEX <= "0000000";   -- 8
            when 9 => HEX <= "0000100";   -- 9
            when others => HEX <= "1111111";   -- turn off all segments
        end case;
    end process;
end Behavioral;