INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link
	Log files: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xclbin.link_summary, at Sun Dec  1 17:41:59 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Dec  1 17:42:00 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link/v++_link_lzw_fpga_guidance.html', at Sun Dec  1 17:42:01 2024
INFO: [v++ 60-895]   Target platform: /home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home1/e/ese5320/u96v2_sbc_base/hw/u96v2_sbc_base.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: u96v2_sbc_base
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:42:03] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -keep --config /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/syslinkConfig.ini --xpfm /home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm --target hw --output_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int --temp_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Dec  1 17:42:05 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:42:07] build_xd_ip_db started: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/u96v2_sbc_base.hpfm -clkid 0 -ip /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/iprepo/xilinx_com_hls_lzw_fpga_1_0,lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:42:11] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1679.270 ; gain = 0.000 ; free physical = 954 ; free virtual = 12969
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:42:11] cfgen started: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/cfgen  -nk lzw_fpga:1:lzw_fpga_1 -dmclkid 0 -r /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: lzw_fpga, num: 1  {lzw_fpga_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument lzw_fpga_1.input to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument lzw_fpga_1.output_code to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument lzw_fpga_1.output_size to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument lzw_fpga_1.output_length to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument lzw_fpga_1.output to HP0
INFO: [SYSTEM_LINK 82-37] [17:42:13] cfgen finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1679.270 ; gain = 0.000 ; free physical = 949 ; free virtual = 12965
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:42:13] cf2bd started: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/_sysl/.xsd --temp_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link --output_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:42:15] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1679.270 ; gain = 0.000 ; free physical = 940 ; free virtual = 12962
INFO: [v++ 60-1441] [17:42:15] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1542.969 ; gain = 0.000 ; free physical = 986 ; free virtual = 13008
INFO: [v++ 60-1443] [17:42:15] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/sdsl.dat -rtd /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/cf2sw.rtd -nofilter /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/cf2sw_full.rtd -xclbin /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xclbin_orig.xml -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link
INFO: [v++ 60-1441] [17:42:17] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.969 ; gain = 0.000 ; free physical = 982 ; free virtual = 13003
INFO: [v++ 60-1443] [17:42:17] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link
INFO: [v++ 60-1441] [17:42:18] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1542.969 ; gain = 0.000 ; free physical = 572 ; free virtual = 12594
INFO: [v++ 60-1443] [17:42:18] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f u96v2_sbc_base -g --remote_ip_cache /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/.ipcache -s --output_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int --log_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/logs/link --report_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link --config /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/vplConfig.ini -k /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link --no-info --iprepo /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0 --messageDb /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link/vpl.pb /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: u96v2_sbc_base
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform
WARNING: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[17:43:08] Run vpl: Step create_project: Started
Creating Vivado project.
[17:43:52] Run vpl: Step create_project: RUNNING...
[17:43:53] Run vpl: Step create_project: Completed
[17:43:53] Run vpl: Step create_bd: Started
[17:44:13] Run vpl: Step create_bd: Completed
[17:44:13] Run vpl: Step update_bd: Started
[17:44:13] Run vpl: Step update_bd: Completed
[17:44:13] Run vpl: Step generate_target: Started
[17:45:32] Run vpl: Step generate_target: RUNNING...
[17:45:45] Run vpl: Step generate_target: Completed
[17:45:45] Run vpl: Step config_hw_runs: Started
[17:45:48] Run vpl: Step config_hw_runs: Completed
[17:45:48] Run vpl: Step synth: Started
[17:46:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[17:46:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[17:47:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[17:47:53] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[17:47:57] Run vpl: Step synth: Completed
[17:47:57] Run vpl: Step impl: Started
[17:50:02] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 07m 41s 

[17:50:02] Starting logic optimization..
[17:50:34] Phase 1 Retarget
[17:50:34] Phase 2 Constant propagation
[17:50:34] Phase 3 Sweep
[17:50:34] Phase 4 BUFG optimization
[17:50:34] Phase 5 Shift Register Optimization
[17:50:34] Phase 6 Post Processing Netlist
[17:51:04] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 01m 01s 

[17:51:04] Starting logic placement..
[17:51:04] Phase 1 Placer Initialization
[17:51:04] Phase 1.1 Placer Initialization Netlist Sorting
[17:51:04] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[17:51:04] Phase 1.3 Build Placer Netlist Model
[17:51:36] Phase 1.4 Constrain Clocks/Macros
[17:51:36] Phase 2 Global Placement
[17:51:36] Phase 2.1 Floorplanning
[17:51:36] Phase 2.1.1 Partition Driven Placement
[17:51:36] Phase 2.1.1.1 PBP: Partition Driven Placement
[17:51:36] Phase 2.1.1.2 PBP: Clock Region Placement
[17:51:36] Phase 2.1.1.3 PBP: Compute Congestion
[17:51:36] Phase 2.1.1.4 PBP: UpdateTiming
[17:51:36] Phase 2.1.1.5 PBP: Add part constraints
[17:51:36] Phase 2.2 Update Timing before SLR Path Opt
[17:51:36] Phase 2.3 Global Placement Core
[17:52:38] Phase 2.3.1 Physical Synthesis In Placer
[17:52:38] Phase 3 Detail Placement
[17:52:38] Phase 3.1 Commit Multi Column Macros
[17:52:38] Phase 3.2 Commit Most Macros & LUTRAMs
[17:52:38] Phase 3.3 Small Shape DP
[17:52:38] Phase 3.3.1 Small Shape Clustering
[17:53:09] Phase 3.3.2 Flow Legalize Slice Clusters
[17:53:09] Phase 3.3.3 Slice Area Swap
[17:53:09] Phase 3.4 Re-assign LUT pins
[17:53:09] Phase 3.5 Pipeline Register Optimization
[17:53:09] Phase 4 Post Placement Optimization and Clean-Up
[17:53:09] Phase 4.1 Post Commit Optimization
[17:53:09] Phase 4.1.1 Post Placement Optimization
[17:53:09] Phase 4.1.1.1 BUFG Insertion
[17:53:09] Phase 1 Physical Synthesis Initialization
[17:53:40] Phase 4.2 Post Placement Cleanup
[17:53:40] Phase 4.3 Placer Reporting
[17:53:40] Phase 4.3.1 Print Estimated Congestion
[17:53:40] Phase 4.4 Final Placement Cleanup
[17:53:40] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 02m 35s 

[17:53:40] Starting logic routing..
[17:53:40] Phase 1 Build RT Design
[17:53:40] Phase 2 Router Initialization
[17:53:40] Phase 2.1 Fix Topology Constraints
[17:53:40] Phase 2.2 Pre Route Cleanup
[17:53:40] Phase 2.3 Global Clock Net Routing
[17:53:40] Phase 2.4 Update Timing
[17:54:11] Phase 3 Initial Routing
[17:54:11] Phase 3.1 Global Routing
[17:54:11] Phase 4 Rip-up And Reroute
[17:54:11] Phase 4.1 Global Iteration 0
[17:55:13] Phase 4.2 Global Iteration 1
[17:55:46] Phase 5 Delay and Skew Optimization
[17:55:46] Phase 5.1 Delay CleanUp
[17:55:46] Phase 5.1.1 Update Timing
[17:55:46] Phase 5.2 Clock Skew Optimization
[17:55:46] Phase 6 Post Hold Fix
[17:55:46] Phase 6.1 Hold Fix Iter
[17:55:46] Phase 6.1.1 Update Timing
[17:55:46] Phase 7 Route finalize
[17:55:46] Phase 8 Verifying routed nets
[17:55:46] Phase 9 Depositing Routes
[17:55:46] Phase 10 Route finalize
[17:55:46] Phase 11 Post Router Timing
[17:55:46] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 02m 05s 

[17:55:46] Starting bitstream generation..
[17:56:35] Run vpl: Step impl: Completed
[17:56:37] Creating bitmap...
[17:56:37] Writing bitstream ./u96v2_sbc_base_wrapper.bit...
[17:56:37] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 00m 50s 
[17:56:37] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [17:56:38] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:14:19 . Memory (MB): peak = 1542.969 ; gain = 0.000 ; free physical = 3911 ; free virtual = 12644
INFO: [v++ 60-1443] [17:56:38] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/address_map.xml -sdsl /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/sdsl.dat -xclbin /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xclbin_orig.xml -rtd /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga.rtd -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [17:56:40] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1542.969 ; gain = 0.000 ; free physical = 3935 ; free virtual = 12669
INFO: [v++ 60-1443] [17:56:40] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga.xml --add-section SYSTEM_METADATA:RAW:/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:avnet.com_u96v2_sbc_base_u96v2_sbc_base_1_0 --output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link
XRT Build Version: 2.8.0 (Vitis)
       Build Date: 2020-11-04 13:51:01
          Hash ID: 70b0d7e5db97d08503f97ca713c33ecb01ddca64
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 5568794 bytes
Format : RAW
File   : '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2922 bytes
Format : JSON
File   : '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 8076 bytes
Format : RAW
File   : '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_fpga.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 8602 bytes
Format : RAW
File   : '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (5597185 bytes) to the output file: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [17:56:41] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:01 . Memory (MB): peak = 1542.969 ; gain = 0.000 ; free physical = 3918 ; free virtual = 12662
INFO: [v++ 60-1443] [17:56:41] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xclbin.info --input /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xclbin
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link
INFO: [v++ 60-1441] [17:56:42] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 1542.969 ; gain = 0.000 ; free physical = 3916 ; free virtual = 12661
INFO: [v++ 60-1443] [17:56:42] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link
INFO: [v++ 60-1441] [17:56:42] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1542.969 ; gain = 0.000 ; free physical = 3917 ; free virtual = 12661
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link/system_estimate_lzw_fpga.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created lzw_fpga.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link/v++_link_lzw_fpga_guidance.html
	Timing Report: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link/imp/impl_1_u96v2_sbc_base_wrapper_timing_summary_routed.rpt
	Vivado Log: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/logs/link/vivado.log
	Steps Log File: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 14m 56s
