CAPI=2:
name: hasunosora:unit:dff_ce_sclr:0.1a0
description: Paramaterized D-flip flop register (DFF) w/ Clock Enable and Sync. Clear

filesets:
  rtl:
    depend:
      - ">=hasunosora:infra:include:0.1a0"
    files:
      - rtl/unit/hs_unit_dff_ce_sclr.sv
    file_type: systemVerilogSource

targets:
  default:
    filesets:
      - rtl

