Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.007629293,S0-C0,Frontend_Bound,35.55,% Slots,,,0.00,6.71,
1.007629293,S0-C0,Bad_Speculation,16.55,% Slots,,,0.00,6.32,
1.007629293,S0-C0,Backend_Bound,18.25,% Slots,,,0.00,6.32,
1.007629293,S0-C0,Frontend_Bound.Frontend_Latency,33.25,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.007629293,S0-C0,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.14,
1.007629293,S0-C0,Backend_Bound.Memory_Bound,11.71,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.007629293,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.007629293,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.3,<==
1.007629293,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
1.007629293,S0-C0-T0,MUX,5.02,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.007629293,S0-C1,Frontend_Bound,38.52,% Slots,,,0.00,6.71,
1.007629293,S0-C1,Backend_Bound,35.00,% Slots,,,0.00,6.31,
1.007629293,S0-C1,Frontend_Bound.Frontend_Latency,67.01,% Slots,,rs_events.empty_end,0.00,5.48,
1.007629293,S0-C1,Backend_Bound.Memory_Bound,26.33,% Slots,,,0.00,5.47,
1.007629293,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.55,
1.007629293,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007629293,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
1.007629293,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S0-C2,Frontend_Bound,44.26,% Slots,,,0.00,6.71,
1.007629293,S0-C2,Bad_Speculation,13.72,% Slots,,,0.00,6.31,
1.007629293,S0-C2,Backend_Bound,18.83,% Slots,,,0.00,6.31,
1.007629293,S0-C2,Frontend_Bound.Frontend_Latency,32.53,% Slots,,rs_events.empty_end,0.00,5.49,
1.007629293,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.41,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.71,
1.007629293,S0-C2,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007629293,S0-C2,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.48,
1.007629293,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.97,% Clocks,,,0.00,5.54,
1.007629293,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.007629293,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.27,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.23,
1.007629293,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.21,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.26,
1.007629293,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
1.007629293,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S0-C3,Frontend_Bound,27.40,% Slots,,,0.00,6.71,
1.007629293,S0-C3,Bad_Speculation,20.67,% Slots,,,0.00,6.31,
1.007629293,S0-C3,Backend_Bound,26.70,% Slots,,,0.00,6.31,
1.007629293,S0-C3,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.48,
1.007629293,S0-C3,Bad_Speculation.Branch_Mispredicts,20.44,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007629293,S0-C3,Backend_Bound.Core_Bound,16.99,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.47,
1.007629293,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007629293,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.47,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,
1.007629293,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S0-C4,Frontend_Bound,27.49,% Slots,,,0.00,6.7,
1.007629293,S0-C4,Bad_Speculation,24.84,% Slots,,,0.00,6.3,
1.007629293,S0-C4,Backend_Bound,21.71,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.3,
1.007629293,S0-C4,Retiring,32.86,% Slots,,uops_retired.retire_slots:pp,0.00,6.13,
1.007629293,S0-C4,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.49,
1.007629293,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.70,% Slots,,,0.00,6.7,
1.007629293,S0-C4,Bad_Speculation.Branch_Mispredicts,23.16,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.007629293,S0-C4,Retiring.Microcode_Sequencer,2.95,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.13,<==
1.007629293,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.54,
1.007629293,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.007629293,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.53,
1.007629293,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.77,% Core_Clocks,,,0.00,5.23,
1.007629293,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.96,% Core_Clocks,,,0.00,5.26,
1.007629293,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S0-C5,Frontend_Bound,34.99,% Slots,,,0.00,6.7,
1.007629293,S0-C5,Bad_Speculation,15.70,% Slots,,,0.00,6.3,
1.007629293,S0-C5,Backend_Bound,22.29,% Slots,,,0.00,6.3,
1.007629293,S0-C5,Frontend_Bound.Frontend_Latency,28.81,% Slots,,rs_events.empty_end,0.00,5.49,
1.007629293,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,6.7,
1.007629293,S0-C5,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007629293,S0-C5,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.49,
1.007629293,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.53,
1.007629293,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007629293,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.83,% Core_Clocks,,,0.00,5.22,
1.007629293,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.15,% Core_Clocks,,,0.00,5.26,
1.007629293,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
1.007629293,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S0-C6,Frontend_Bound,38.28,% Slots,,,0.00,6.69,<==
1.007629293,S0-C6,Bad_Speculation,18.42,% Slots,,,0.00,6.29,
1.007629293,S0-C6,Backend_Bound,19.59,% Slots,,,0.00,6.29,
1.007629293,S0-C6,Retiring,16.41,% Slots,,uops_retired.retire_slots:pp,0.00,6.12,
1.007629293,S0-C6,Frontend_Bound.Frontend_Latency,22.19,% Slots,,rs_events.empty_end,0.00,5.49,
1.007629293,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.31,% Slots,,,0.00,5.79,
1.007629293,S0-C6,Bad_Speculation.Branch_Mispredicts,17.96,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007629293,S0-C6,Backend_Bound.Memory_Bound,23.78,% Slots,,,0.00,5.49,
1.007629293,S0-C6,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,6.12,
1.007629293,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.54,
1.007629293,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.007629293,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.53,
1.007629293,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.19,% Core_Clocks,,,0.00,5.26,
1.007629293,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
1.007629293,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S0-C7,Frontend_Bound,32.18,% Slots,,,0.00,6.69,
1.007629293,S0-C7,Bad_Speculation,18.57,% Slots,,,0.00,6.28,
1.007629293,S0-C7,Backend_Bound,18.66,% Slots,,,0.00,6.28,
1.007629293,S0-C7,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.5,
1.007629293,S0-C7,Bad_Speculation.Branch_Mispredicts,18.35,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.007629293,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.53,
1.007629293,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007629293,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.007629293,S1-C0,Bad_Speculation,17.55,% Slots,,,0.00,6.28,
1.007629293,S1-C0,Bad_Speculation.Branch_Mispredicts,17.21,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007629293,S1-C0,Backend_Bound,39.64,% Slots,,,0.00,6.28,
1.007629293,S1-C0,Backend_Bound.Memory_Bound,22.78,% Slots,,,0.00,5.49,
1.007629293,S1-C0,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.49,
1.007629293,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
1.007629293,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.15,% Clocks,,,0.00,5.09,
1.007629293,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S1-C1,Backend_Bound,76.32,% Slots,,,0.00,6.28,
1.007629293,S1-C1,Retiring,20.32,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.007629293,S1-C1,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.5,
1.007629293,S1-C1,Backend_Bound.Core_Bound,59.21,% Slots,,,0.00,5.5,<==
1.007629293,S1-C1,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,6.14,
1.007629293,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.54,
1.007629293,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.007629293,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.51,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
1.007629293,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.007629293,S1-C2,Frontend_Bound,33.28,% Slots,,,0.00,6.68,
1.007629293,S1-C2,Backend_Bound,25.65,% Slots,,,0.00,6.28,
1.007629293,S1-C2,Frontend_Bound.Frontend_Latency,24.16,% Slots,,rs_events.empty_end,0.00,5.49,
1.007629293,S1-C2,Backend_Bound.Memory_Bound,10.10,% Slots,,,0.00,5.49,
1.007629293,S1-C2,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.49,
1.007629293,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.54,
1.007629293,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
1.007629293,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
1.007629293,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S1-C3,Bad_Speculation,19.51,% Slots,,,0.00,6.27,
1.007629293,S1-C3,Bad_Speculation.Branch_Mispredicts,19.22,% Slots,,br_misp_retired.all_branches,0.00,6.27,
1.007629293,S1-C3,Backend_Bound,31.52,% Slots,,,0.00,6.27,
1.007629293,S1-C3,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.007629293,S1-C3,Backend_Bound.Core_Bound,23.91,% Slots,,,0.00,5.5,<==
1.007629293,S1-C3,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,6.14,
1.007629293,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.45,% Clocks,,idq.ms_switches,0.00,5.54,
1.007629293,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.007629293,S1-C4,Frontend_Bound,36.78,% Slots,,,0.00,6.67,
1.007629293,S1-C4,Backend_Bound,39.18,% Slots,,,0.00,6.27,
1.007629293,S1-C4,Retiring,15.47,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.007629293,S1-C4,Frontend_Bound.Frontend_Latency,62.52,% Slots,,rs_events.empty_end,0.00,5.49,
1.007629293,S1-C4,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.48,
1.007629293,S1-C4,Backend_Bound.Core_Bound,28.37,% Slots,,,0.00,5.48,
1.007629293,S1-C4,Retiring.Microcode_Sequencer,8.66,% Slots,,idq.ms_uops,0.00,6.14,
1.007629293,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.51,% Clocks,,,0.00,5.55,
1.007629293,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.007629293,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.38,% Clocks,,idq.ms_switches,0.00,5.54,
1.007629293,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.79,% Clocks,,,0.00,5.09,<==
1.007629293,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S1-C5,Frontend_Bound,30.40,% Slots,,,0.00,6.67,
1.007629293,S1-C5,Backend_Bound,49.12,% Slots,,,0.00,6.26,
1.007629293,S1-C5,Retiring,21.87,% Slots,,uops_retired.retire_slots:pp,0.00,6.13,
1.007629293,S1-C5,Frontend_Bound.Frontend_Latency,58.26,% Slots,,rs_events.empty_end,0.00,5.49,
1.007629293,S1-C5,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.48,
1.007629293,S1-C5,Backend_Bound.Core_Bound,31.84,% Slots,,,0.00,5.48,<==
1.007629293,S1-C5,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,6.13,
1.007629293,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.55,
1.007629293,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.007629293,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.54,
1.007629293,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.007629293,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
1.007629293,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.007629293,S1-C6,Frontend_Bound,43.98,% Slots,,,0.00,6.67,
1.007629293,S1-C6,Backend_Bound,29.26,% Slots,,,0.00,6.26,
1.007629293,S1-C6,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.007629293,S1-C6,Frontend_Bound.Frontend_Latency,66.90,% Slots,,rs_events.empty_end,0.00,5.49,
1.007629293,S1-C6,Backend_Bound.Memory_Bound,19.16,% Slots,,,0.00,5.48,
1.007629293,S1-C6,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.48,
1.007629293,S1-C6,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,6.14,
1.007629293,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
1.007629293,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.62,% Clocks,,idq.ms_switches,0.00,5.53,
1.007629293,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
1.007629293,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S1-C7,Frontend_Bound,20.41,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.66,
1.007629293,S1-C7,Bad_Speculation,20.82,% Slots,,,0.00,6.26,
1.007629293,S1-C7,Backend_Bound,22.21,% Slots,,,0.00,6.26,
1.007629293,S1-C7,Bad_Speculation.Branch_Mispredicts,20.46,% Slots,,br_misp_retired.all_branches,0.00,6.26,
1.007629293,S1-C7,Backend_Bound.Core_Bound,14.34,% Slots,,,0.00,5.48,<==
1.007629293,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
1.007629293,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.007629293,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.007629293,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.007629293,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.007629293,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.007629293,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.007629293,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.007629293,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
2.073126194,S0-C0,Frontend_Bound,37.73,% Slots,,,0.00,5.24,
2.073126194,S0-C0,Bad_Speculation,12.93,% Slots,,,0.00,5.24,
2.073126194,S0-C0,Backend_Bound,18.94,% Slots,,,0.00,5.24,
2.073126194,S0-C0,Retiring,44.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.073126194,S0-C0,Frontend_Bound.Frontend_Latency,27.56,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S0-C0,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S0-C0,Backend_Bound.Core_Bound,24.61,% Slots,,,0.00,5.24,
2.073126194,S0-C0,Retiring.Microcode_Sequencer,1.06,% Slots,,idq.ms_uops,0.00,5.24,<==
2.073126194,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.073126194,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.32,% Clocks,,idq.ms_switches,0.00,5.26,
2.073126194,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C1,Backend_Bound,47.00,% Slots,,,0.00,5.24,
2.073126194,S0-C1,Backend_Bound.Memory_Bound,27.68,% Slots,,,0.00,5.24,
2.073126194,S0-C1,Backend_Bound.Core_Bound,19.32,% Slots,,,0.00,5.24,
2.073126194,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
2.073126194,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
2.073126194,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C2,Frontend_Bound,30.11,% Slots,,,0.00,5.24,
2.073126194,S0-C2,Bad_Speculation,13.66,% Slots,,,0.00,5.24,
2.073126194,S0-C2,Backend_Bound,25.26,% Slots,,,0.00,5.24,
2.073126194,S0-C2,Retiring,31.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.073126194,S0-C2,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.24,% Slots,,,0.00,5.24,
2.073126194,S0-C2,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S0-C2,Backend_Bound.Memory_Bound,20.67,% Slots,,,0.00,5.24,
2.073126194,S0-C2,Retiring.Microcode_Sequencer,2.61,% Slots,,idq.ms_uops,0.00,5.24,<==
2.073126194,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.26,
2.073126194,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
2.073126194,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.04,% Clocks,,idq.ms_switches,0.00,5.26,
2.073126194,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.24,% Core_Clocks,,,0.00,5.26,
2.073126194,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.76,% Core_Clocks,,,0.00,5.25,
2.073126194,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
2.073126194,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C3,Frontend_Bound,37.90,% Slots,,,0.00,5.24,
2.073126194,S0-C3,Bad_Speculation,11.69,% Slots,,,0.00,5.24,
2.073126194,S0-C3,Backend_Bound,20.81,% Slots,,,0.00,5.24,
2.073126194,S0-C3,Frontend_Bound.Frontend_Latency,27.70,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S0-C3,Frontend_Bound.Frontend_Bandwidth,37.58,% Slots,,,0.00,5.24,
2.073126194,S0-C3,Bad_Speculation.Branch_Mispredicts,11.53,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S0-C3,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.24,
2.073126194,S0-C3,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.24,
2.073126194,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.26,
2.073126194,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.03,% Core_Clocks,,,0.00,5.25,<==
2.073126194,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.28,% Core_Clocks,,,0.00,5.25,
2.073126194,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.23,% Clocks,,,0.00,5.26,
2.073126194,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C4,Frontend_Bound,30.51,% Slots,,,0.00,5.24,
2.073126194,S0-C4,Bad_Speculation,17.56,% Slots,,,0.00,5.24,
2.073126194,S0-C4,Backend_Bound,21.12,% Slots,,,0.00,5.24,
2.073126194,S0-C4,Frontend_Bound.Frontend_Latency,31.67,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.24,
2.073126194,S0-C4,Bad_Speculation.Branch_Mispredicts,16.87,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S0-C4,Backend_Bound.Core_Bound,40.24,% Slots,,,0.00,5.24,
2.073126194,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.073126194,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.11,% Core_Clocks,,,0.00,5.25,
2.073126194,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.97,% Core_Clocks,,,0.00,5.25,
2.073126194,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.88,% Clocks,,,0.00,5.25,
2.073126194,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C5,Frontend_Bound,22.28,% Slots,,,0.00,5.24,<==
2.073126194,S0-C5,Bad_Speculation,21.26,% Slots,,,0.00,5.24,
2.073126194,S0-C5,Backend_Bound,19.22,% Slots,,,0.00,5.24,
2.073126194,S0-C5,Bad_Speculation.Branch_Mispredicts,19.98,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.073126194,S0-C5,Backend_Bound.Core_Bound,34.66,% Slots,,,0.00,5.24,
2.073126194,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C6,Bad_Speculation,18.32,% Slots,,,0.00,5.24,
2.073126194,S0-C6,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S0-C6,Backend_Bound,23.88,% Slots,,,0.00,5.24,
2.073126194,S0-C6,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.24,
2.073126194,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.07,% Clocks,,,0.00,5.25,<==
2.073126194,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C7,Frontend_Bound,44.08,% Slots,,,0.00,5.24,
2.073126194,S0-C7,Bad_Speculation,14.68,% Slots,,,0.00,5.24,
2.073126194,S0-C7,Backend_Bound,18.62,% Slots,,,0.00,5.24,
2.073126194,S0-C7,Retiring,24.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.073126194,S0-C7,Frontend_Bound.Frontend_Latency,49.44,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S0-C7,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.073126194,S0-C7,Backend_Bound.Memory_Bound,11.24,% Slots,,,0.00,5.24,
2.073126194,S0-C7,Retiring.Microcode_Sequencer,2.81,% Slots,,idq.ms_uops,0.00,5.24,
2.073126194,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.26,
2.073126194,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.073126194,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.76,% Clocks,,idq.ms_switches,0.00,5.26,
2.073126194,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
2.073126194,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
2.073126194,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C0,Frontend_Bound,35.84,% Slots,,,0.00,5.25,
2.073126194,S1-C0,Backend_Bound,40.47,% Slots,,,0.00,5.25,
2.073126194,S1-C0,Frontend_Bound.Frontend_Latency,34.68,% Slots,,rs_events.empty_end,0.00,5.25,
2.073126194,S1-C0,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.24,
2.073126194,S1-C0,Backend_Bound.Core_Bound,25.51,% Slots,,,0.00,5.24,<==
2.073126194,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.25,
2.073126194,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
2.073126194,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
2.073126194,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
2.073126194,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C1,Frontend_Bound,33.34,% Slots,,,0.00,5.24,
2.073126194,S1-C1,Backend_Bound,36.01,% Slots,,,0.00,5.24,
2.073126194,S1-C1,Retiring,33.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.073126194,S1-C1,Frontend_Bound.Frontend_Latency,26.10,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S1-C1,Backend_Bound.Memory_Bound,25.98,% Slots,,,0.00,5.24,
2.073126194,S1-C1,Backend_Bound.Core_Bound,10.03,% Slots,,,0.00,5.24,
2.073126194,S1-C1,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.24,
2.073126194,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
2.073126194,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.25,
2.073126194,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
2.073126194,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
2.073126194,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.86,% Clocks,,,0.00,5.26,
2.073126194,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C2,Frontend_Bound,29.30,% Slots,,,0.00,5.24,
2.073126194,S1-C2,Backend_Bound,46.21,% Slots,,,0.00,5.24,
2.073126194,S1-C2,Retiring,26.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.073126194,S1-C2,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S1-C2,Backend_Bound.Memory_Bound,29.56,% Slots,,,0.00,5.24,
2.073126194,S1-C2,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.24,
2.073126194,S1-C2,Retiring.Microcode_Sequencer,9.39,% Slots,,idq.ms_uops,0.00,5.24,
2.073126194,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.84,% Clocks,,,0.00,5.25,
2.073126194,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
2.073126194,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.25,
2.073126194,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
2.073126194,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C3,Frontend_Bound,29.94,% Slots,,,0.00,5.24,
2.073126194,S1-C3,Bad_Speculation,11.50,% Slots,,,0.00,5.24,
2.073126194,S1-C3,Backend_Bound,21.79,% Slots,,,0.00,5.24,
2.073126194,S1-C3,Retiring,27.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.073126194,S1-C3,Frontend_Bound.Frontend_Latency,32.69,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S1-C3,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S1-C3,Backend_Bound.Core_Bound,27.37,% Slots,,,0.00,5.24,
2.073126194,S1-C3,Retiring.Microcode_Sequencer,10.46,% Slots,,idq.ms_uops,0.00,5.24,
2.073126194,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.25,
2.073126194,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.25,<==
2.073126194,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.87,% Clocks,,,0.00,5.25,
2.073126194,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C4,Frontend_Bound,27.34,% Slots,,,0.00,5.24,
2.073126194,S1-C4,Backend_Bound,19.07,% Slots,,,0.00,5.24,
2.073126194,S1-C4,Retiring,40.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.073126194,S1-C4,Backend_Bound.Core_Bound,22.77,% Slots,,,0.00,5.24,
2.073126194,S1-C4,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.24,<==
2.073126194,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.15,% Clocks,,idq.ms_switches,0.00,5.25,
2.073126194,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C5,Frontend_Bound,37.25,% Slots,,,0.00,5.24,
2.073126194,S1-C5,Backend_Bound,38.78,% Slots,,,0.00,5.24,
2.073126194,S1-C5,Retiring,32.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.073126194,S1-C5,Frontend_Bound.Frontend_Latency,23.32,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S1-C5,Backend_Bound.Memory_Bound,10.25,% Slots,,,0.00,5.24,
2.073126194,S1-C5,Backend_Bound.Core_Bound,28.53,% Slots,,,0.00,5.24,<==
2.073126194,S1-C5,Retiring.Microcode_Sequencer,4.78,% Slots,,idq.ms_uops,0.00,5.24,
2.073126194,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.25,
2.073126194,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,
2.073126194,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.25,
2.073126194,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
2.073126194,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C6,Frontend_Bound,39.65,% Slots,,,0.00,5.24,
2.073126194,S1-C6,Bad_Speculation,11.29,% Slots,,,0.00,5.24,
2.073126194,S1-C6,Backend_Bound,24.01,% Slots,,,0.00,5.24,
2.073126194,S1-C6,Frontend_Bound.Frontend_Latency,32.05,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S1-C6,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S1-C6,Backend_Bound.Memory_Bound,14.51,% Slots,,,0.00,5.24,
2.073126194,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.51,<==
2.073126194,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C7,Frontend_Bound,29.93,% Slots,,,0.00,5.24,
2.073126194,S1-C7,Bad_Speculation,11.91,% Slots,,,0.00,5.24,
2.073126194,S1-C7,Backend_Bound,35.13,% Slots,,,0.00,5.24,
2.073126194,S1-C7,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.24,
2.073126194,S1-C7,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.073126194,S1-C7,Backend_Bound.Core_Bound,25.57,% Slots,,,0.00,5.24,<==
2.073126194,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.25,
2.073126194,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
2.073126194,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
2.073126194,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
2.073126194,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
2.073126194,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
3.552129594,S0-C0,Frontend_Bound,35.47,% Slots,,,0.00,5.41,
3.552129594,S0-C0,Bad_Speculation,20.45,% Slots,,,0.00,5.41,
3.552129594,S0-C0,Backend_Bound,19.89,% Slots,,,0.00,5.41,
3.552129594,S0-C0,Frontend_Bound.Frontend_Latency,46.54,% Slots,,rs_events.empty_end,0.00,5.4,
3.552129594,S0-C0,Bad_Speculation.Branch_Mispredicts,19.95,% Slots,,br_misp_retired.all_branches,0.00,5.13,
3.552129594,S0-C0,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.13,
3.552129594,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
3.552129594,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
3.552129594,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
3.552129594,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C1,Frontend_Bound,32.15,% Slots,,,0.00,5.41,
3.552129594,S0-C1,Bad_Speculation,12.45,% Slots,,,0.00,5.41,
3.552129594,S0-C1,Backend_Bound,24.45,% Slots,,,0.00,5.41,
3.552129594,S0-C1,Frontend_Bound.Frontend_Latency,24.51,% Slots,,rs_events.empty_end,0.00,5.41,
3.552129594,S0-C1,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.14,
3.552129594,S0-C1,Backend_Bound.Memory_Bound,15.81,% Slots,,,0.00,5.14,
3.552129594,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.14,
3.552129594,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
3.552129594,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
3.552129594,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C2,Frontend_Bound,30.88,% Slots,,,0.00,5.41,
3.552129594,S0-C2,Bad_Speculation,20.61,% Slots,,,0.00,5.41,
3.552129594,S0-C2,Backend_Bound,15.16,% Slots,,,0.00,5.41,
3.552129594,S0-C2,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,0.00,5.41,
3.552129594,S0-C2,Bad_Speculation.Branch_Mispredicts,20.35,% Slots,,br_misp_retired.all_branches,0.00,5.14,
3.552129594,S0-C2,Backend_Bound.Memory_Bound,37.33,% Slots,,,0.00,5.13,
3.552129594,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
3.552129594,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
3.552129594,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C3,Frontend_Bound,23.34,% Slots,,,0.00,5.41,
3.552129594,S0-C3,Bad_Speculation,20.90,% Slots,,,0.00,5.41,
3.552129594,S0-C3,Backend_Bound,21.03,% Slots,,,0.00,5.41,
3.552129594,S0-C3,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.4,
3.552129594,S0-C3,Bad_Speculation.Branch_Mispredicts,20.69,% Slots,,br_misp_retired.all_branches,0.00,5.14,
3.552129594,S0-C3,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.13,
3.552129594,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
3.552129594,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C4,Frontend_Bound,34.15,% Slots,,,0.00,5.41,
3.552129594,S0-C4,Bad_Speculation,18.75,% Slots,,,0.00,5.41,
3.552129594,S0-C4,Backend_Bound,20.30,% Slots,,,0.00,5.41,
3.552129594,S0-C4,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.41,
3.552129594,S0-C4,Bad_Speculation.Branch_Mispredicts,18.53,% Slots,,br_misp_retired.all_branches,0.00,5.14,
3.552129594,S0-C4,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.14,
3.552129594,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.14,
3.552129594,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
3.552129594,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C5,Frontend_Bound,32.07,% Slots,,,0.00,5.4,
3.552129594,S0-C5,Bad_Speculation,13.71,% Slots,,,0.00,5.4,
3.552129594,S0-C5,Backend_Bound,22.37,% Slots,,,0.00,5.4,
3.552129594,S0-C5,Frontend_Bound.Frontend_Latency,30.01,% Slots,,rs_events.empty_end,0.00,5.4,
3.552129594,S0-C5,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.13,
3.552129594,S0-C5,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.13,
3.552129594,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
3.552129594,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C6,Frontend_Bound,21.08,% Slots,,,0.00,5.41,
3.552129594,S0-C6,Bad_Speculation,23.12,% Slots,,,0.00,5.41,
3.552129594,S0-C6,Backend_Bound,23.64,% Slots,,,0.00,5.41,<==
3.552129594,S0-C6,Bad_Speculation.Branch_Mispredicts,22.86,% Slots,,br_misp_retired.all_branches,0.00,5.13,
3.552129594,S0-C6,Backend_Bound.Memory_Bound,13.37,% Slots,,,0.00,5.13,
3.552129594,S0-C6,Backend_Bound.Core_Bound,10.27,% Slots,,,0.00,5.13,
3.552129594,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
3.552129594,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
3.552129594,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C7,Frontend_Bound,37.77,% Slots,,,0.00,5.41,
3.552129594,S0-C7,Bad_Speculation,15.09,% Slots,,,0.00,5.41,
3.552129594,S0-C7,Backend_Bound,19.72,% Slots,,,0.00,5.41,
3.552129594,S0-C7,Frontend_Bound.Frontend_Latency,25.97,% Slots,,rs_events.empty_end,0.00,5.41,
3.552129594,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.59,% Slots,,,0.00,5.4,
3.552129594,S0-C7,Bad_Speculation.Branch_Mispredicts,14.89,% Slots,,br_misp_retired.all_branches,0.00,5.13,
3.552129594,S0-C7,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.14,
3.552129594,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
3.552129594,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
3.552129594,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S1-C0,Frontend_Bound,38.01,% Slots,,,0.00,5.4,
3.552129594,S1-C0,Bad_Speculation,12.91,% Slots,,,0.00,5.4,
3.552129594,S1-C0,Backend_Bound,18.45,% Slots,,,0.00,5.4,
3.552129594,S1-C0,Frontend_Bound.Frontend_Latency,27.24,% Slots,,rs_events.empty_end,0.00,5.4,
3.552129594,S1-C0,Frontend_Bound.Frontend_Bandwidth,21.16,% Slots,,,0.00,5.4,
3.552129594,S1-C0,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.14,
3.552129594,S1-C0,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.14,
3.552129594,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.18,% Clocks,,,0.00,5.14,
3.552129594,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,<==
3.552129594,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.35,% Core_Clocks,,,0.00,5.41,
3.552129594,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.35,% Core_Clocks,,,0.00,5.41,
3.552129594,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
3.552129594,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S1-C1,Frontend_Bound,31.64,% Slots,,,0.00,5.41,
3.552129594,S1-C1,Backend_Bound,33.61,% Slots,,,0.00,5.41,<==
3.552129594,S1-C1,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
3.552129594,S1-C1,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.41,
3.552129594,S1-C1,Frontend_Bound.Frontend_Bandwidth,60.23,% Slots,,,0.00,5.41,
3.552129594,S1-C1,Backend_Bound.Memory_Bound,16.53,% Slots,,,0.00,5.14,
3.552129594,S1-C1,Backend_Bound.Core_Bound,17.08,% Slots,,,0.00,5.14,
3.552129594,S1-C1,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.14,
3.552129594,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
3.552129594,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.54,% Clocks,,idq.ms_switches,0.00,5.14,
3.552129594,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.83,% Core_Clocks,,,0.00,5.41,
3.552129594,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
3.552129594,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
3.552129594,S1-C2,Frontend_Bound,35.01,% Slots,,,0.00,5.4,
3.552129594,S1-C2,Backend_Bound,39.24,% Slots,,,0.00,5.4,<==
3.552129594,S1-C2,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
3.552129594,S1-C2,Frontend_Bound.Frontend_Latency,28.05,% Slots,,rs_events.empty_end,0.00,5.4,
3.552129594,S1-C2,Backend_Bound.Memory_Bound,19.88,% Slots,,,0.00,5.14,
3.552129594,S1-C2,Backend_Bound.Core_Bound,19.36,% Slots,,,0.00,5.14,
3.552129594,S1-C2,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.14,
3.552129594,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.14,
3.552129594,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
3.552129594,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.14,
3.552129594,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
3.552129594,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
3.552129594,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.03,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.41,
3.552129594,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.00,% Clocks,,,0.00,5.14,
3.552129594,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
3.552129594,S1-C3,Frontend_Bound,31.90,% Slots,,,0.00,5.41,
3.552129594,S1-C3,Bad_Speculation,12.83,% Slots,,,0.00,5.41,
3.552129594,S1-C3,Backend_Bound,28.34,% Slots,,,0.00,5.41,
3.552129594,S1-C3,Retiring,19.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
3.552129594,S1-C3,Frontend_Bound.Frontend_Latency,29.54,% Slots,,rs_events.empty_end,0.00,5.41,<==
3.552129594,S1-C3,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.13,
3.552129594,S1-C3,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.14,
3.552129594,S1-C3,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.14,
3.552129594,S1-C3,Retiring.Microcode_Sequencer,15.79,% Slots,,idq.ms_uops,0.00,5.14,
3.552129594,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
3.552129594,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.84,% Clocks,,idq.ms_switches,0.00,5.13,
3.552129594,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
3.552129594,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
3.552129594,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S1-C4,Frontend_Bound,33.75,% Slots,,,0.00,5.4,<==
3.552129594,S1-C4,Backend_Bound,14.04,% Slots,,,0.00,5.4,
3.552129594,S1-C4,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.4,
3.552129594,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.4,
3.552129594,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.14,
3.552129594,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
3.552129594,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.42,% Core_Clocks,,,0.00,5.41,
3.552129594,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
3.552129594,S1-C5,Frontend_Bound,38.91,% Slots,,,0.00,5.4,
3.552129594,S1-C5,Backend_Bound,36.03,% Slots,,,0.00,5.4,
3.552129594,S1-C5,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
3.552129594,S1-C5,Frontend_Bound.Frontend_Latency,34.00,% Slots,,rs_events.empty_end,0.00,5.4,<==
3.552129594,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,0.00,5.4,
3.552129594,S1-C5,Backend_Bound.Memory_Bound,25.88,% Slots,,,0.00,5.14,
3.552129594,S1-C5,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.14,
3.552129594,S1-C5,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.14,
3.552129594,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.14,
3.552129594,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
3.552129594,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.79,% Clocks,,idq.ms_switches,0.00,5.14,
3.552129594,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.35,% Core_Clocks,,,0.00,5.41,
3.552129594,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
3.552129594,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
3.552129594,S1-C6,Frontend_Bound,28.16,% Slots,,,0.00,5.41,
3.552129594,S1-C6,Backend_Bound,45.82,% Slots,,,0.00,5.41,<==
3.552129594,S1-C6,Retiring,19.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
3.552129594,S1-C6,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.41,
3.552129594,S1-C6,Frontend_Bound.Frontend_Bandwidth,40.73,% Slots,,,0.00,5.41,
3.552129594,S1-C6,Retiring.Microcode_Sequencer,14.40,% Slots,,idq.ms_uops,0.00,5.14,
3.552129594,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.13,
3.552129594,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
3.552129594,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.50,% Clocks,,idq.ms_switches,0.00,5.13,
3.552129594,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.58,% Core_Clocks,,,0.00,5.41,
3.552129594,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S1-C7,Frontend_Bound,35.22,% Slots,,,0.00,5.41,
3.552129594,S1-C7,Backend_Bound,39.66,% Slots,,,0.00,5.41,
3.552129594,S1-C7,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
3.552129594,S1-C7,Frontend_Bound.Frontend_Latency,28.31,% Slots,,rs_events.empty_end,0.00,5.41,
3.552129594,S1-C7,Backend_Bound.Memory_Bound,26.56,% Slots,,,0.00,5.14,
3.552129594,S1-C7,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.14,
3.552129594,S1-C7,Retiring.Microcode_Sequencer,12.28,% Slots,,idq.ms_uops,0.00,5.14,
3.552129594,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.13,
3.552129594,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
3.552129594,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.68,% Clocks,,idq.ms_switches,0.00,5.13,
3.552129594,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
3.552129594,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
3.552129594,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.65,% Clocks,,,0.00,5.14,
3.552129594,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
3.552129594,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
3.552129594,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
3.552129594,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
3.552129594,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
3.552129594,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
5.060295138,S0-C0,Bad_Speculation,13.35,% Slots,,,0.00,5.22,
5.060295138,S0-C0,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.22,
5.060295138,S0-C0,Backend_Bound,35.79,% Slots,,,0.00,5.22,
5.060295138,S0-C0,Backend_Bound.Memory_Bound,23.88,% Slots,,,0.00,5.22,
5.060295138,S0-C0,Backend_Bound.Core_Bound,11.91,% Slots,,,0.00,5.22,
5.060295138,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
5.060295138,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C1,Frontend_Bound,39.48,% Slots,,,0.00,5.21,
5.060295138,S0-C1,Bad_Speculation,12.38,% Slots,,,0.00,5.21,
5.060295138,S0-C1,Backend_Bound,20.23,% Slots,,,0.00,5.21,
5.060295138,S0-C1,Frontend_Bound.Frontend_Latency,23.64,% Slots,,rs_events.empty_end,0.00,5.18,<==
5.060295138,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.11,% Slots,,,0.00,5.26,
5.060295138,S0-C1,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.060295138,S0-C1,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.12,
5.060295138,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.09,% Clocks,,,0.00,5.31,
5.060295138,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
5.060295138,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.45,% Core_Clocks,,,0.00,5.31,
5.060295138,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.94,% Core_Clocks,,,0.00,5.04,
5.060295138,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
5.060295138,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
5.060295138,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C2,Frontend_Bound,38.26,% Slots,,,0.00,5.22,
5.060295138,S0-C2,Bad_Speculation,13.72,% Slots,,,0.00,5.22,
5.060295138,S0-C2,Backend_Bound,16.40,% Slots,,,0.00,5.22,
5.060295138,S0-C2,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.18,
5.060295138,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.05,% Slots,,,0.00,5.27,
5.060295138,S0-C2,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.22,
5.060295138,S0-C2,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.12,
5.060295138,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.31,
5.060295138,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
5.060295138,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.32,% Core_Clocks,,,0.00,5.31,
5.060295138,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.22,% Core_Clocks,,,0.00,5.04,
5.060295138,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
5.060295138,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C3,Frontend_Bound,42.94,% Slots,,,0.00,5.22,
5.060295138,S0-C3,Bad_Speculation,11.46,% Slots,,,0.00,5.22,
5.060295138,S0-C3,Backend_Bound,22.83,% Slots,,,0.00,5.22,
5.060295138,S0-C3,Frontend_Bound.Frontend_Latency,38.34,% Slots,,rs_events.empty_end,0.00,5.18,
5.060295138,S0-C3,Frontend_Bound.Frontend_Bandwidth,25.61,% Slots,,,0.00,5.27,
5.060295138,S0-C3,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.22,
5.060295138,S0-C3,Backend_Bound.Memory_Bound,57.32,% Slots,,,0.00,5.12,
5.060295138,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.31,
5.060295138,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
5.060295138,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.70,% Core_Clocks,,,0.00,5.32,
5.060295138,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
5.060295138,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C4,Frontend_Bound,37.07,% Slots,,,0.00,5.22,
5.060295138,S0-C4,Bad_Speculation,18.81,% Slots,,,0.00,5.22,
5.060295138,S0-C4,Backend_Bound,18.37,% Slots,,,0.00,5.22,
5.060295138,S0-C4,Frontend_Bound.Frontend_Latency,23.86,% Slots,,rs_events.empty_end,0.00,5.18,
5.060295138,S0-C4,Bad_Speculation.Branch_Mispredicts,18.59,% Slots,,br_misp_retired.all_branches,0.00,5.22,
5.060295138,S0-C4,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.12,
5.060295138,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.31,
5.060295138,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
5.060295138,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.54,% Clocks,,,0.00,5.04,
5.060295138,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C5,Frontend_Bound,37.54,% Slots,,,0.00,5.23,
5.060295138,S0-C5,Bad_Speculation,13.99,% Slots,,,0.00,5.23,
5.060295138,S0-C5,Backend_Bound,21.88,% Slots,,,0.00,5.23,
5.060295138,S0-C5,Frontend_Bound.Frontend_Latency,27.52,% Slots,,rs_events.empty_end,0.00,5.18,<==
5.060295138,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.79,% Slots,,,0.00,5.28,
5.060295138,S0-C5,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.060295138,S0-C5,Backend_Bound.Core_Bound,69.22,% Slots,,,0.00,5.12,
5.060295138,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.31,
5.060295138,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
5.060295138,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.70,% Core_Clocks,,,0.00,5.31,
5.060295138,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.11,% Core_Clocks,,,0.00,5.03,
5.060295138,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
5.060295138,S0-C6,Frontend_Bound,28.33,% Slots,,,0.00,5.22,
5.060295138,S0-C6,Bad_Speculation,18.12,% Slots,,,0.00,5.22,
5.060295138,S0-C6,Backend_Bound,20.72,% Slots,,,0.00,5.22,
5.060295138,S0-C6,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.18,
5.060295138,S0-C6,Bad_Speculation.Branch_Mispredicts,17.90,% Slots,,br_misp_retired.all_branches,0.00,5.22,
5.060295138,S0-C6,Backend_Bound.Core_Bound,26.70,% Slots,,,0.00,5.12,
5.060295138,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.32,
5.060295138,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
5.060295138,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C7,Frontend_Bound,44.72,% Slots,,,0.00,5.23,
5.060295138,S0-C7,Bad_Speculation,11.41,% Slots,,,0.00,5.23,
5.060295138,S0-C7,Backend_Bound,25.00,% Slots,,,0.00,5.23,
5.060295138,S0-C7,Frontend_Bound.Frontend_Latency,34.25,% Slots,,rs_events.empty_end,0.00,5.19,
5.060295138,S0-C7,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.060295138,S0-C7,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.13,
5.060295138,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.31,
5.060295138,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
5.060295138,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C0,Frontend_Bound,47.21,% Slots,,,0.00,5.23,
5.060295138,S1-C0,Bad_Speculation,21.83,% Slots,,,0.00,5.23,
5.060295138,S1-C0,Frontend_Bound.Frontend_Latency,26.71,% Slots,,rs_events.empty_end,0.00,5.19,
5.060295138,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.20,% Slots,,,0.00,5.05,
5.060295138,S1-C0,Bad_Speculation.Branch_Mispredicts,21.54,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.060295138,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.31,
5.060295138,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
5.060295138,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.14,% Core_Clocks,,,0.00,5.31,
5.060295138,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.51,% Core_Clocks,,,0.00,5.04,
5.060295138,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C1,Frontend_Bound,44.67,% Slots,,,0.00,5.23,
5.060295138,S1-C1,Bad_Speculation,23.30,% Slots,,,0.00,5.23,
5.060295138,S1-C1,Frontend_Bound.Frontend_Latency,16.22,% Slots,,rs_events.empty_end,0.00,5.19,
5.060295138,S1-C1,Bad_Speculation.Branch_Mispredicts,23.02,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.060295138,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
5.060295138,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C2,Frontend_Bound,22.51,% Slots,,,0.00,5.23,
5.060295138,S1-C2,Bad_Speculation,13.69,% Slots,,,0.00,5.23,
5.060295138,S1-C2,Backend_Bound,47.51,% Slots,,,0.00,5.23,
5.060295138,S1-C2,Frontend_Bound.Frontend_Latency,20.26,% Slots,,rs_events.empty_end,0.00,5.19,
5.060295138,S1-C2,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.060295138,S1-C2,Backend_Bound.Memory_Bound,18.41,% Slots,,,0.00,5.13,
5.060295138,S1-C2,Backend_Bound.Core_Bound,29.10,% Slots,,,0.00,5.13,
5.060295138,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,0.00,5.31,
5.060295138,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
5.060295138,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.99,% Clocks,,,0.00,5.05,<==
5.060295138,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C3,Frontend_Bound,31.15,% Slots,,,0.00,5.23,
5.060295138,S1-C3,Bad_Speculation,15.56,% Slots,,,0.00,5.23,
5.060295138,S1-C3,Backend_Bound,35.18,% Slots,,,0.00,5.23,<==
5.060295138,S1-C3,Frontend_Bound.Frontend_Latency,18.94,% Slots,,rs_events.empty_end,0.00,5.19,
5.060295138,S1-C3,Bad_Speculation.Branch_Mispredicts,15.26,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.060295138,S1-C3,Backend_Bound.Memory_Bound,19.38,% Slots,,,0.00,5.14,
5.060295138,S1-C3,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.14,
5.060295138,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
5.060295138,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
5.060295138,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
5.060295138,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.91,% Clocks,,,0.00,5.05,
5.060295138,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C4,Frontend_Bound,30.60,% Slots,,,0.00,5.23,<==
5.060295138,S1-C4,Bad_Speculation,11.07,% Slots,,,0.00,5.23,
5.060295138,S1-C4,Backend_Bound,24.65,% Slots,,,0.00,5.23,
5.060295138,S1-C4,Frontend_Bound.Frontend_Latency,16.20,% Slots,,rs_events.empty_end,0.00,5.2,
5.060295138,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.90,% Slots,,,0.00,5.05,
5.060295138,S1-C4,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.060295138,S1-C4,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.14,
5.060295138,S1-C4,Backend_Bound.Core_Bound,11.16,% Slots,,,0.00,5.14,
5.060295138,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.31,
5.060295138,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
5.060295138,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.31,% Core_Clocks,,,0.00,5.31,
5.060295138,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.29,% Clocks,,,0.00,5.05,
5.060295138,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C5,Frontend_Bound,48.39,% Slots,,,0.00,5.23,
5.060295138,S1-C5,Bad_Speculation,26.48,% Slots,,,0.00,5.23,
5.060295138,S1-C5,Retiring,29.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
5.060295138,S1-C5,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.2,
5.060295138,S1-C5,Bad_Speculation.Branch_Mispredicts,26.18,% Slots,,br_misp_retired.all_branches,0.00,5.23,
5.060295138,S1-C5,Retiring.Microcode_Sequencer,1.76,% Slots,,idq.ms_uops,0.00,5.32,
5.060295138,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.31,
5.060295138,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.62,<==
5.060295138,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.31,% Clocks,,idq.ms_switches,0.00,5.31,
5.060295138,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C6,Frontend_Bound,36.97,% Slots,,,0.00,5.24,<==
5.060295138,S1-C6,Bad_Speculation,20.47,% Slots,,,0.00,5.24,
5.060295138,S1-C6,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
5.060295138,S1-C6,Frontend_Bound.Frontend_Latency,31.77,% Slots,,rs_events.empty_end,0.00,5.2,
5.060295138,S1-C6,Frontend_Bound.Frontend_Bandwidth,29.32,% Slots,,,0.00,5.05,
5.060295138,S1-C6,Bad_Speculation.Branch_Mispredicts,18.94,% Slots,,br_misp_retired.all_branches,0.00,5.24,
5.060295138,S1-C6,Retiring.Microcode_Sequencer,6.07,% Slots,,idq.ms_uops,0.00,5.32,
5.060295138,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.31,
5.060295138,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
5.060295138,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.25,% Clocks,,idq.ms_switches,0.00,5.31,
5.060295138,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.60,% Core_Clocks,,,0.00,5.31,
5.060295138,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C7,Frontend_Bound,37.81,% Slots,,,0.00,5.24,
5.060295138,S1-C7,Bad_Speculation,15.63,% Slots,,,0.00,5.24,
5.060295138,S1-C7,Backend_Bound,15.46,% Slots,,,0.00,5.24,
5.060295138,S1-C7,Frontend_Bound.Frontend_Latency,37.87,% Slots,,rs_events.empty_end,0.00,5.2,
5.060295138,S1-C7,Bad_Speculation.Branch_Mispredicts,15.41,% Slots,,br_misp_retired.all_branches,0.00,5.24,
5.060295138,S1-C7,Backend_Bound.Memory_Bound,17.04,% Slots,,,0.00,5.14,
5.060295138,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.31,
5.060295138,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
5.060295138,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
5.060295138,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
5.060295138,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
5.060295138,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
5.060295138,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
5.060295138,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
5.060295138,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
5.060295138,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
5.060295138,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
6.592127868,S0-C0,Frontend_Bound,28.72,% Slots,,,0.00,5.22,
6.592127868,S0-C0,Backend_Bound,33.37,% Slots,,,0.00,5.2,<==
6.592127868,S0-C0,Retiring,31.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S0-C0,Frontend_Bound.Frontend_Latency,16.14,% Slots,,rs_events.empty_end,0.00,5.27,
6.592127868,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.22,
6.592127868,S0-C0,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.2,
6.592127868,S0-C0,Backend_Bound.Core_Bound,15.90,% Slots,,,0.00,5.2,
6.592127868,S0-C0,Retiring.Microcode_Sequencer,3.85,% Slots,,idq.ms_uops,0.00,5.2,
6.592127868,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.21,
6.592127868,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.592127868,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.81,% Clocks,,idq.ms_switches,0.00,5.21,
6.592127868,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.56,% Core_Clocks,,,0.00,5.22,
6.592127868,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C1,Backend_Bound,55.09,% Slots,,,0.00,5.2,
6.592127868,S0-C1,Retiring,22.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S0-C1,Backend_Bound.Memory_Bound,31.52,% Slots,,,0.00,5.2,<==
6.592127868,S0-C1,Backend_Bound.Core_Bound,23.56,% Slots,,,0.00,5.2,
6.592127868,S0-C1,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.2,
6.592127868,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.51,% Clocks,,idq.ms_switches,0.00,5.21,
6.592127868,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
6.592127868,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C2,Frontend_Bound,26.61,% Slots,,,0.00,5.23,
6.592127868,S0-C2,Backend_Bound,38.24,% Slots,,,0.00,5.2,<==
6.592127868,S0-C2,Backend_Bound.Memory_Bound,18.38,% Slots,,,0.00,5.2,
6.592127868,S0-C2,Backend_Bound.Core_Bound,19.86,% Slots,,,0.00,5.2,
6.592127868,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
6.592127868,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.23,% Clocks,,,0.00,5.22,
6.592127868,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C3,Frontend_Bound,33.06,% Slots,,,0.00,5.22,
6.592127868,S0-C3,Bad_Speculation,16.99,% Slots,,,0.00,5.2,
6.592127868,S0-C3,Backend_Bound,22.88,% Slots,,,0.00,5.2,
6.592127868,S0-C3,Retiring,34.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S0-C3,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.26,
6.592127868,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.18,% Slots,,,0.00,5.22,
6.592127868,S0-C3,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.592127868,S0-C3,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.2,
6.592127868,S0-C3,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.2,<==
6.592127868,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
6.592127868,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.73,% Clocks,,idq.ms_switches,0.00,5.21,
6.592127868,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.06,% Core_Clocks,,,0.00,5.22,
6.592127868,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.82,% Core_Clocks,,,0.00,5.48,
6.592127868,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C4,Frontend_Bound,20.55,% Slots,,,0.00,5.22,
6.592127868,S0-C4,Bad_Speculation,20.79,% Slots,,,0.00,5.2,
6.592127868,S0-C4,Backend_Bound,20.45,% Slots,,,0.00,5.2,
6.592127868,S0-C4,Frontend_Bound.Frontend_Bandwidth,27.09,% Slots,,,0.00,5.22,
6.592127868,S0-C4,Bad_Speculation.Branch_Mispredicts,20.57,% Slots,,br_misp_retired.all_branches,0.00,5.2,<==
6.592127868,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.97,% Core_Clocks,,,0.00,5.22,
6.592127868,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.88,% Core_Clocks,,,0.00,5.48,
6.592127868,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C5,Frontend_Bound,35.21,% Slots,,,0.00,5.22,
6.592127868,S0-C5,Bad_Speculation,10.92,% Slots,,,0.00,5.2,
6.592127868,S0-C5,Backend_Bound,25.81,% Slots,,,0.00,5.2,
6.592127868,S0-C5,Retiring,24.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S0-C5,Frontend_Bound.Frontend_Latency,28.72,% Slots,,rs_events.empty_end,0.00,5.26,<==
6.592127868,S0-C5,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.592127868,S0-C5,Backend_Bound.Memory_Bound,15.23,% Slots,,,0.00,5.2,
6.592127868,S0-C5,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.2,
6.592127868,S0-C5,Retiring.Microcode_Sequencer,2.99,% Slots,,idq.ms_uops,0.00,5.2,
6.592127868,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.22,
6.592127868,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.592127868,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.22,
6.592127868,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.86,% Clocks,,,0.00,5.22,
6.592127868,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C6,Frontend_Bound,33.69,% Slots,,,0.00,5.21,
6.592127868,S0-C6,Bad_Speculation,11.20,% Slots,,,0.00,5.2,
6.592127868,S0-C6,Backend_Bound,30.66,% Slots,,,0.00,5.2,
6.592127868,S0-C6,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S0-C6,Frontend_Bound.Frontend_Latency,24.47,% Slots,,rs_events.empty_end,0.00,5.26,<==
6.592127868,S0-C6,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.592127868,S0-C6,Backend_Bound.Memory_Bound,21.71,% Slots,,,0.00,5.2,
6.592127868,S0-C6,Retiring.Microcode_Sequencer,2.58,% Slots,,idq.ms_uops,0.00,5.2,
6.592127868,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.61,% Clocks,,,0.00,5.21,
6.592127868,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.592127868,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.21,
6.592127868,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
6.592127868,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C7,Frontend_Bound,28.86,% Slots,,,0.00,5.22,
6.592127868,S0-C7,Bad_Speculation,13.57,% Slots,,,0.00,5.2,
6.592127868,S0-C7,Backend_Bound,29.48,% Slots,,,0.00,5.2,
6.592127868,S0-C7,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.592127868,S0-C7,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.2,
6.592127868,S0-C7,Backend_Bound.Core_Bound,19.13,% Slots,,,0.00,5.2,<==
6.592127868,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.24,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
6.592127868,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
6.592127868,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C0,Frontend_Bound,27.85,% Slots,,,0.00,5.2,<==
6.592127868,S1-C0,Bad_Speculation,16.51,% Slots,,,0.00,5.19,
6.592127868,S1-C0,Backend_Bound,26.83,% Slots,,,0.00,5.19,
6.592127868,S1-C0,Retiring,27.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S1-C0,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.2,
6.592127868,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.2,
6.592127868,S1-C0,Bad_Speculation.Branch_Mispredicts,16.18,% Slots,,br_misp_retired.all_branches,0.00,5.19,
6.592127868,S1-C0,Backend_Bound.Memory_Bound,26.50,% Slots,,,0.00,5.19,
6.592127868,S1-C0,Retiring.Microcode_Sequencer,0.68,% Slots,,idq.ms_uops,0.00,5.2,
6.592127868,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
6.592127868,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.32,% Clocks,,idq.ms_switches,0.00,5.22,
6.592127868,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.16,% Core_Clocks,,,0.00,5.22,
6.592127868,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.07,% Core_Clocks,,,0.00,5.48,
6.592127868,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
6.592127868,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
6.592127868,S1-C1,Frontend_Bound,23.20,% Slots,,,0.00,5.2,
6.592127868,S1-C1,Bad_Speculation,11.46,% Slots,,,0.00,5.2,
6.592127868,S1-C1,Backend_Bound,37.97,% Slots,,,0.00,5.2,
6.592127868,S1-C1,Retiring,23.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S1-C1,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.2,
6.592127868,S1-C1,Bad_Speculation.Branch_Mispredicts,11.26,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.592127868,S1-C1,Retiring.Microcode_Sequencer,2.11,% Slots,,idq.ms_uops,0.00,5.2,
6.592127868,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.21,
6.592127868,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
6.592127868,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.41,% Clocks,,idq.ms_switches,0.00,5.21,
6.592127868,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
6.592127868,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
6.592127868,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C2,Frontend_Bound,30.87,% Slots,,,0.00,5.2,
6.592127868,S1-C2,Bad_Speculation,18.37,% Slots,,,0.00,5.19,
6.592127868,S1-C2,Backend_Bound,23.49,% Slots,,,0.00,5.19,
6.592127868,S1-C2,Retiring,37.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S1-C2,Frontend_Bound.Frontend_Latency,35.90,% Slots,,rs_events.empty_end,0.00,5.2,
6.592127868,S1-C2,Bad_Speculation.Branch_Mispredicts,18.09,% Slots,,br_misp_retired.all_branches,0.00,5.19,
6.592127868,S1-C2,Backend_Bound.Memory_Bound,80.35,% Slots,,,0.00,5.19,
6.592127868,S1-C2,Retiring.Microcode_Sequencer,1.52,% Slots,,idq.ms_uops,0.00,5.2,<==
6.592127868,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
6.592127868,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.26,% Clocks,,idq.ms_switches,0.00,5.21,
6.592127868,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
6.592127868,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
6.592127868,S1-C3,Frontend_Bound,24.65,% Slots,,,0.00,5.2,
6.592127868,S1-C3,Bad_Speculation,20.42,% Slots,,,0.00,5.2,
6.592127868,S1-C3,Backend_Bound,21.56,% Slots,,,0.00,5.2,
6.592127868,S1-C3,Retiring,37.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S1-C3,Frontend_Bound.Frontend_Latency,18.04,% Slots,,rs_events.empty_end,0.00,5.2,
6.592127868,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.2,
6.592127868,S1-C3,Bad_Speculation.Branch_Mispredicts,20.02,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.592127868,S1-C3,Retiring.Microcode_Sequencer,0.94,% Slots,,idq.ms_uops,0.00,5.2,<==
6.592127868,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
6.592127868,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.42,% Clocks,,idq.ms_switches,0.00,5.21,
6.592127868,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.17,% Core_Clocks,,,0.00,5.22,
6.592127868,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C4,Frontend_Bound,34.23,% Slots,,,0.00,5.2,
6.592127868,S1-C4,Bad_Speculation,14.26,% Slots,,,0.00,5.2,
6.592127868,S1-C4,Frontend_Bound.Frontend_Latency,21.42,% Slots,,rs_events.empty_end,0.00,5.2,<==
6.592127868,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.69,% Slots,,,0.00,5.2,
6.592127868,S1-C4,Bad_Speculation.Branch_Mispredicts,13.95,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.592127868,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.21,
6.592127868,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
6.592127868,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.18,% Core_Clocks,,,0.00,5.21,
6.592127868,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C5,Frontend_Bound,21.11,% Slots,,,0.00,5.2,
6.592127868,S1-C5,Backend_Bound,44.12,% Slots,,,0.00,5.2,
6.592127868,S1-C5,Retiring,25.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S1-C5,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.2,
6.592127868,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.2,
6.592127868,S1-C5,Backend_Bound.Memory_Bound,37.40,% Slots,,,0.00,5.2,<==
6.592127868,S1-C5,Retiring.Microcode_Sequencer,3.39,% Slots,,idq.ms_uops,0.00,5.2,
6.592127868,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
6.592127868,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.22,
6.592127868,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.49,% Core_Clocks,,,0.00,5.21,
6.592127868,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
6.592127868,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C6,Bad_Speculation,14.18,% Slots,,,0.00,5.2,
6.592127868,S1-C6,Bad_Speculation.Branch_Mispredicts,13.89,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.592127868,S1-C6,Backend_Bound,45.33,% Slots,,,0.00,5.2,
6.592127868,S1-C6,Backend_Bound.Memory_Bound,33.68,% Slots,,,0.00,5.2,<==
6.592127868,S1-C6,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.2,
6.592127868,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
6.592127868,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C7,Frontend_Bound,26.48,% Slots,,,0.00,5.2,
6.592127868,S1-C7,Bad_Speculation,18.97,% Slots,,,0.00,5.19,
6.592127868,S1-C7,Backend_Bound,21.55,% Slots,,,0.00,5.19,
6.592127868,S1-C7,Retiring,34.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.592127868,S1-C7,Frontend_Bound.Frontend_Latency,22.78,% Slots,,rs_events.empty_end,0.00,5.2,
6.592127868,S1-C7,Bad_Speculation.Branch_Mispredicts,18.71,% Slots,,br_misp_retired.all_branches,0.00,5.19,
6.592127868,S1-C7,Retiring.Microcode_Sequencer,0.91,% Slots,,idq.ms_uops,0.00,5.2,<==
6.592127868,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
6.592127868,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.96,% Clocks,,idq.ms_switches,0.00,5.22,
6.592127868,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.592127868,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
6.592127868,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
6.592127868,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
8.078883738,S0-C0,Frontend_Bound,34.63,% Slots,,,0.00,5.12,<==
8.078883738,S0-C0,Backend_Bound,15.51,% Slots,,,0.00,5.12,
8.078883738,S0-C0,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.74,% Slots,,,0.00,5.12,
8.078883738,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.38,
8.078883738,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
8.078883738,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.75,% Core_Clocks,,,0.00,5.13,
8.078883738,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
8.078883738,S0-C1,Frontend_Bound,39.03,% Slots,,,0.00,5.12,
8.078883738,S0-C1,Backend_Bound,37.63,% Slots,,,0.00,5.12,
8.078883738,S0-C1,Retiring,39.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
8.078883738,S0-C1,Frontend_Bound.Frontend_Latency,53.28,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.12,
8.078883738,S0-C1,Backend_Bound.Memory_Bound,49.97,% Slots,,,0.00,5.12,
8.078883738,S0-C1,Retiring.Microcode_Sequencer,11.50,% Slots,,idq.ms_uops,0.00,5.4,<==
8.078883738,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.39,
8.078883738,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
8.078883738,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.62,% Core_Clocks,,,0.00,5.13,
8.078883738,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
8.078883738,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
8.078883738,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C2,Frontend_Bound,37.19,% Slots,,,0.00,5.12,
8.078883738,S0-C2,Backend_Bound,39.06,% Slots,,,0.00,5.12,
8.078883738,S0-C2,Retiring,25.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
8.078883738,S0-C2,Frontend_Bound.Frontend_Latency,30.18,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.12,
8.078883738,S0-C2,Backend_Bound.Memory_Bound,27.71,% Slots,,,0.00,5.12,
8.078883738,S0-C2,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.12,
8.078883738,S0-C2,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.39,
8.078883738,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.39,
8.078883738,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
8.078883738,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.64,% Core_Clocks,,,0.00,5.12,
8.078883738,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
8.078883738,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
8.078883738,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C3,Frontend_Bound,35.80,% Slots,,,0.00,5.12,
8.078883738,S0-C3,Backend_Bound,40.08,% Slots,,,0.00,5.12,
8.078883738,S0-C3,Retiring,9.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
8.078883738,S0-C3,Frontend_Bound.Frontend_Latency,39.68,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S0-C3,Backend_Bound.Memory_Bound,33.11,% Slots,,,0.00,5.12,<==
8.078883738,S0-C3,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.39,
8.078883738,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.39,
8.078883738,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.65,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.39,
8.078883738,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
8.078883738,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
8.078883738,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
8.078883738,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
8.078883738,S0-C4,Frontend_Bound,35.40,% Slots,,,0.00,5.12,
8.078883738,S0-C4,Backend_Bound,32.51,% Slots,,,0.00,5.12,
8.078883738,S0-C4,Retiring,17.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
8.078883738,S0-C4,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S0-C4,Frontend_Bound.Frontend_Bandwidth,42.01,% Slots,,,0.00,5.12,
8.078883738,S0-C4,Backend_Bound.Memory_Bound,24.08,% Slots,,,0.00,5.12,
8.078883738,S0-C4,Retiring.Microcode_Sequencer,13.24,% Slots,,idq.ms_uops,0.00,5.39,
8.078883738,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.39,
8.078883738,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
8.078883738,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.65,% Core_Clocks,,,0.00,5.12,<==
8.078883738,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
8.078883738,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
8.078883738,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C5,Frontend_Bound,50.29,% Slots,,,0.00,5.12,
8.078883738,S0-C5,Backend_Bound,31.25,% Slots,,,0.00,5.12,
8.078883738,S0-C5,Retiring,17.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
8.078883738,S0-C5,Frontend_Bound.Frontend_Bandwidth,55.65,% Slots,,,0.00,5.12,
8.078883738,S0-C5,Backend_Bound.Memory_Bound,18.75,% Slots,,,0.00,5.12,
8.078883738,S0-C5,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.12,
8.078883738,S0-C5,Retiring.Microcode_Sequencer,13.30,% Slots,,idq.ms_uops,0.00,5.4,
8.078883738,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.29,% Core_Clocks,,,0.00,5.13,<==
8.078883738,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
8.078883738,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
8.078883738,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
8.078883738,S0-C6,Frontend_Bound,52.46,% Slots,,,0.00,5.12,
8.078883738,S0-C6,Backend_Bound,31.17,% Slots,,,0.00,5.12,
8.078883738,S0-C6,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
8.078883738,S0-C6,Frontend_Bound.Frontend_Bandwidth,96.78,% Slots,,,0.00,5.12,
8.078883738,S0-C6,Backend_Bound.Memory_Bound,19.73,% Slots,,,0.00,5.12,
8.078883738,S0-C6,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.12,
8.078883738,S0-C6,Retiring.Microcode_Sequencer,14.89,% Slots,,idq.ms_uops,0.00,5.4,
8.078883738,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.13,% Core_Clocks,,,0.00,5.12,<==
8.078883738,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
8.078883738,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
8.078883738,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C7,Frontend_Bound,42.20,% Slots,,,0.00,5.12,<==
8.078883738,S0-C7,Backend_Bound,36.05,% Slots,,,0.00,5.12,
8.078883738,S0-C7,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
8.078883738,S0-C7,Frontend_Bound.Frontend_Latency,23.13,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.84,% Slots,,,0.00,5.12,
8.078883738,S0-C7,Backend_Bound.Memory_Bound,23.65,% Slots,,,0.00,5.12,
8.078883738,S0-C7,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.12,
8.078883738,S0-C7,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.39,
8.078883738,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.78,% Clocks,,,0.00,5.39,
8.078883738,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
8.078883738,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.75,% Core_Clocks,,,0.00,5.13,
8.078883738,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
8.078883738,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
8.078883738,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.75,% Clocks,,,0.00,5.11,
8.078883738,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C0,Frontend_Bound,37.48,% Slots,,,0.00,5.12,
8.078883738,S1-C0,Backend_Bound,49.60,% Slots,,,0.00,5.12,<==
8.078883738,S1-C0,Retiring,17.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
8.078883738,S1-C0,Frontend_Bound.Frontend_Latency,33.68,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.62,% Slots,,,0.00,5.12,
8.078883738,S1-C0,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.4,
8.078883738,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.39,
8.078883738,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
8.078883738,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.08,% Core_Clocks,,,0.00,5.12,
8.078883738,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C1,Bad_Speculation,14.72,% Slots,,,0.00,5.12,
8.078883738,S1-C1,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.12,
8.078883738,S1-C1,Backend_Bound,31.77,% Slots,,,0.00,5.12,<==
8.078883738,S1-C1,Backend_Bound.Memory_Bound,14.23,% Slots,,,0.00,5.12,
8.078883738,S1-C1,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.12,
8.078883738,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.41,% Clocks,,,0.00,5.11,
8.078883738,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C2,Backend_Bound,74.80,% Slots,,,0.00,5.12,
8.078883738,S1-C2,Backend_Bound.Memory_Bound,61.04,% Slots,,,0.00,5.12,
8.078883738,S1-C2,Backend_Bound.Core_Bound,13.76,% Slots,,,0.00,5.12,
8.078883738,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
8.078883738,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
8.078883738,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C3,Frontend_Bound,27.92,% Slots,,,0.00,5.12,
8.078883738,S1-C3,Backend_Bound,29.63,% Slots,,,0.00,5.12,
8.078883738,S1-C3,Retiring,28.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
8.078883738,S1-C3,Frontend_Bound.Frontend_Latency,20.12,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S1-C3,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.12,
8.078883738,S1-C3,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.12,
8.078883738,S1-C3,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.39,
8.078883738,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
8.078883738,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,<==
8.078883738,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
8.078883738,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.58,% Clocks,,,0.00,5.11,
8.078883738,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C4,Frontend_Bound,56.19,% Slots,,,0.00,5.12,
8.078883738,S1-C4,Bad_Speculation,28.26,% Slots,,,0.00,5.12,
8.078883738,S1-C4,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
8.078883738,S1-C4,Frontend_Bound.Frontend_Latency,15.88,% Slots,,rs_events.empty_end,0.00,5.12,<==
8.078883738,S1-C4,Bad_Speculation.Branch_Mispredicts,26.56,% Slots,,br_misp_retired.all_branches,0.00,5.12,
8.078883738,S1-C4,Retiring.Microcode_Sequencer,6.05,% Slots,,idq.ms_uops,0.00,5.39,
8.078883738,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.15,% Clocks,,,0.00,5.39,
8.078883738,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
8.078883738,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C5,Frontend_Bound,36.05,% Slots,,,0.00,5.12,
8.078883738,S1-C5,Backend_Bound,39.48,% Slots,,,0.00,5.12,
8.078883738,S1-C5,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
8.078883738,S1-C5,Frontend_Bound.Frontend_Latency,30.44,% Slots,,rs_events.empty_end,0.00,5.12,
8.078883738,S1-C5,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.12,<==
8.078883738,S1-C5,Backend_Bound.Core_Bound,13.39,% Slots,,,0.00,5.12,
8.078883738,S1-C5,Retiring.Microcode_Sequencer,14.02,% Slots,,idq.ms_uops,0.00,5.39,
8.078883738,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.39,
8.078883738,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
8.078883738,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
8.078883738,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,17.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
8.078883738,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.04,% Clocks,,,0.00,5.11,
8.078883738,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C6,Frontend_Bound,34.72,% Slots,,,0.00,5.12,
8.078883738,S1-C6,Backend_Bound,16.02,% Slots,,,0.00,5.12,
8.078883738,S1-C6,Frontend_Bound.Frontend_Latency,20.04,% Slots,,rs_events.empty_end,0.00,5.12,<==
8.078883738,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.23,% Slots,,,0.00,5.12,
8.078883738,S1-C6,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.12,
8.078883738,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.39,
8.078883738,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
8.078883738,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.41,% Core_Clocks,,,0.00,5.12,
8.078883738,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C7,Frontend_Bound,37.23,% Slots,,,0.00,5.12,
8.078883738,S1-C7,Backend_Bound,34.74,% Slots,,,0.00,5.12,
8.078883738,S1-C7,Retiring,24.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
8.078883738,S1-C7,Frontend_Bound.Frontend_Latency,29.61,% Slots,,rs_events.empty_end,0.00,5.12,<==
8.078883738,S1-C7,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.12,
8.078883738,S1-C7,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.39,
8.078883738,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.39,
8.078883738,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.77,
8.078883738,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.43,% Clocks,,idq.ms_switches,0.00,5.39,
8.078883738,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
8.078883738,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.18,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.39,
8.078883738,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
8.078883738,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
8.078883738,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,24.29,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.12,
8.078883738,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
8.078883738,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
8.078883738,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
8.078883738,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
8.078883738,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
8.078883738,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
9.626236913,S0-C0,Frontend_Bound,23.93,% Slots,,,0.00,5.43,
9.626236913,S0-C0,Bad_Speculation,11.48,% Slots,,,0.00,5.43,
9.626236913,S0-C0,Backend_Bound,39.32,% Slots,,,0.00,5.43,
9.626236913,S0-C0,Retiring,31.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
9.626236913,S0-C0,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,0.00,5.42,
9.626236913,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.15,% Slots,,,0.00,5.43,
9.626236913,S0-C0,Bad_Speculation.Branch_Mispredicts,11.29,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.626236913,S0-C0,Backend_Bound.Memory_Bound,44.95,% Slots,,,0.00,5.16,<==
9.626236913,S0-C0,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.16,
9.626236913,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.626236913,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.55,% Clocks,,idq.ms_switches,0.00,5.16,
9.626236913,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.16,% Core_Clocks,,,0.00,5.43,
9.626236913,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
9.626236913,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
9.626236913,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C1,Frontend_Bound,21.62,% Slots,,,0.00,5.42,
9.626236913,S0-C1,Backend_Bound,54.88,% Slots,,,0.00,5.42,
9.626236913,S0-C1,Retiring,30.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.42,
9.626236913,S0-C1,Backend_Bound.Memory_Bound,44.61,% Slots,,,0.00,5.17,<==
9.626236913,S0-C1,Backend_Bound.Core_Bound,10.27,% Slots,,,0.00,5.17,
9.626236913,S0-C1,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.34,% Clocks,,idq.ms_switches,0.00,5.17,
9.626236913,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
9.626236913,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,15.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.75,% Clocks,,,0.00,5.17,
9.626236913,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C2,Frontend_Bound,31.75,% Slots,,,0.00,5.42,
9.626236913,S0-C2,Backend_Bound,28.08,% Slots,,,0.00,5.42,
9.626236913,S0-C2,Retiring,30.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S0-C2,Frontend_Bound.Frontend_Latency,20.04,% Slots,,rs_events.empty_end,0.00,5.42,<==
9.626236913,S0-C2,Backend_Bound.Memory_Bound,15.99,% Slots,,,0.00,5.17,
9.626236913,S0-C2,Backend_Bound.Core_Bound,12.09,% Slots,,,0.00,5.17,
9.626236913,S0-C2,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.17,
9.626236913,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.626236913,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.17,
9.626236913,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
9.626236913,S0-C3,Frontend_Bound,25.67,% Slots,,,0.00,5.43,
9.626236913,S0-C3,Backend_Bound,52.36,% Slots,,,0.00,5.43,
9.626236913,S0-C3,Retiring,24.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
9.626236913,S0-C3,Frontend_Bound.Frontend_Latency,27.85,% Slots,,rs_events.empty_end,0.00,5.42,
9.626236913,S0-C3,Backend_Bound.Memory_Bound,101.50,% Slots,,,0.00,5.17,<==
9.626236913,S0-C3,Retiring.Microcode_Sequencer,8.16,% Slots,,idq.ms_uops,0.00,5.16,
9.626236913,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.626236913,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.07,% Clocks,,idq.ms_switches,0.00,5.17,
9.626236913,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.626236913,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C4,Backend_Bound,58.24,% Slots,,,0.00,5.43,
9.626236913,S0-C4,Retiring,22.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S0-C4,Backend_Bound.Memory_Bound,39.70,% Slots,,,0.00,5.17,
9.626236913,S0-C4,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.17,
9.626236913,S0-C4,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.59,% Clocks,,idq.ms_switches,0.00,5.17,
9.626236913,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.626236913,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,27.90,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
9.626236913,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C5,Frontend_Bound,29.50,% Slots,,,0.00,5.42,
9.626236913,S0-C5,Backend_Bound,53.37,% Slots,,,0.00,5.42,
9.626236913,S0-C5,Retiring,20.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S0-C5,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,0.00,5.42,
9.626236913,S0-C5,Backend_Bound.Memory_Bound,36.50,% Slots,,,0.00,5.17,
9.626236913,S0-C5,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.17,
9.626236913,S0-C5,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.16,
9.626236913,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.626236913,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.16,
9.626236913,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,
9.626236913,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.626236913,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,22.76,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
9.626236913,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C6,Backend_Bound,61.74,% Slots,,,0.00,5.43,
9.626236913,S0-C6,Retiring,24.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S0-C6,Backend_Bound.Memory_Bound,35.01,% Slots,,,0.00,5.16,
9.626236913,S0-C6,Backend_Bound.Core_Bound,26.73,% Slots,,,0.00,5.16,
9.626236913,S0-C6,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.17,
9.626236913,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.626236913,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,26.05,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.16,<==
9.626236913,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.84,% Clocks,,,0.00,5.17,
9.626236913,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C7,Frontend_Bound,25.21,% Slots,,,0.00,5.43,
9.626236913,S0-C7,Backend_Bound,53.82,% Slots,,,0.00,5.43,
9.626236913,S0-C7,Retiring,26.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S0-C7,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.42,
9.626236913,S0-C7,Backend_Bound.Memory_Bound,47.52,% Slots,,,0.00,5.16,
9.626236913,S0-C7,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.16,
9.626236913,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
9.626236913,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.16,
9.626236913,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.626236913,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.80,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
9.626236913,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C0,Frontend_Bound,40.29,% Slots,,,0.00,5.43,
9.626236913,S1-C0,Backend_Bound,21.42,% Slots,,,0.00,5.43,
9.626236913,S1-C0,Frontend_Bound.Frontend_Latency,28.65,% Slots,,rs_events.empty_end,0.00,5.42,<==
9.626236913,S1-C0,Backend_Bound.Memory_Bound,15.46,% Slots,,,0.00,5.16,
9.626236913,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.09,% Clocks,,,0.00,5.17,
9.626236913,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
9.626236913,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C1,Backend_Bound,61.07,% Slots,,,0.00,5.43,
9.626236913,S1-C1,Backend_Bound.Memory_Bound,37.91,% Slots,,,0.00,5.16,
9.626236913,S1-C1,Backend_Bound.Core_Bound,23.16,% Slots,,,0.00,5.16,
9.626236913,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
9.626236913,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C2,Frontend_Bound,32.93,% Slots,,,0.00,5.43,
9.626236913,S1-C2,Bad_Speculation,11.18,% Slots,,,0.00,5.43,
9.626236913,S1-C2,Backend_Bound,31.31,% Slots,,,0.00,5.43,
9.626236913,S1-C2,Retiring,19.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S1-C2,Frontend_Bound.Frontend_Latency,25.31,% Slots,,rs_events.empty_end,0.00,5.42,<==
9.626236913,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.47,% Slots,,,0.00,5.29,
9.626236913,S1-C2,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.17,
9.626236913,S1-C2,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.17,
9.626236913,S1-C2,Backend_Bound.Core_Bound,18.55,% Slots,,,0.00,5.17,
9.626236913,S1-C2,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.06,% Clocks,,,0.00,5.16,
9.626236913,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.95,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
9.626236913,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
9.626236913,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.32,% Clocks,,idq.ms_switches,0.00,5.16,
9.626236913,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.97,% Core_Clocks,,,0.00,5.42,
9.626236913,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C3,Backend_Bound,51.72,% Slots,,,0.00,5.43,
9.626236913,S1-C3,Backend_Bound.Memory_Bound,33.96,% Slots,,,0.00,5.16,
9.626236913,S1-C3,Backend_Bound.Core_Bound,17.76,% Slots,,,0.00,5.16,
9.626236913,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.48,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
9.626236913,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C4,Frontend_Bound,37.18,% Slots,,,0.00,5.43,
9.626236913,S1-C4,Backend_Bound,37.07,% Slots,,,0.00,5.43,
9.626236913,S1-C4,Retiring,21.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S1-C4,Frontend_Bound.Frontend_Latency,32.79,% Slots,,rs_events.empty_end,0.00,5.42,<==
9.626236913,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.97,% Slots,,,0.00,5.29,
9.626236913,S1-C4,Backend_Bound.Memory_Bound,28.78,% Slots,,,0.00,5.16,
9.626236913,S1-C4,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.31,% Clocks,,,0.00,5.17,
9.626236913,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
9.626236913,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.99,% Clocks,,idq.ms_switches,0.00,5.17,
9.626236913,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.93,% Core_Clocks,,,0.00,5.43,
9.626236913,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C5,Backend_Bound,50.66,% Slots,,,0.00,5.43,
9.626236913,S1-C5,Backend_Bound.Memory_Bound,30.58,% Slots,,,0.00,5.16,
9.626236913,S1-C5,Backend_Bound.Core_Bound,20.08,% Slots,,,0.00,5.16,
9.626236913,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.626236913,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,22.67,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.43,<==
9.626236913,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C6,Backend_Bound,53.90,% Slots,,,0.00,5.43,
9.626236913,S1-C6,Retiring,20.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S1-C6,Backend_Bound.Memory_Bound,29.49,% Slots,,,0.00,5.16,
9.626236913,S1-C6,Backend_Bound.Core_Bound,24.41,% Slots,,,0.00,5.16,
9.626236913,S1-C6,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.16,
9.626236913,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.626236913,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.18,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
9.626236913,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C7,Frontend_Bound,21.02,% Slots,,,0.00,5.43,
9.626236913,S1-C7,Backend_Bound,58.68,% Slots,,,0.00,5.43,
9.626236913,S1-C7,Retiring,22.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
9.626236913,S1-C7,Frontend_Bound.Frontend_Latency,17.49,% Slots,,rs_events.empty_end,0.00,5.42,
9.626236913,S1-C7,Backend_Bound.Memory_Bound,53.36,% Slots,,,0.00,5.16,
9.626236913,S1-C7,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.17,
9.626236913,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.06,% Clocks,,,0.00,5.16,
9.626236913,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
9.626236913,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.16,
9.626236913,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
9.626236913,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
9.626236913,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
9.626236913,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,26.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
9.626236913,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
9.626236913,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
9.626236913,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
11.026348082,S0-C0,Backend_Bound,59.59,% Slots,,,0.00,5.13,
11.026348082,S0-C0,Backend_Bound.Memory_Bound,37.47,% Slots,,,0.00,5.13,<==
11.026348082,S0-C0,Backend_Bound.Core_Bound,22.12,% Slots,,,0.00,5.13,
11.026348082,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
11.026348082,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
11.026348082,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C1,Backend_Bound,57.89,% Slots,,,0.00,5.13,
11.026348082,S0-C1,Retiring,23.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
11.026348082,S0-C1,Backend_Bound.Memory_Bound,83.01,% Slots,,,0.00,5.13,<==
11.026348082,S0-C1,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.41,
11.026348082,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.85,% Clocks,,idq.ms_switches,0.00,5.42,
11.026348082,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.77,% Slots,,,0.00,5.13,
11.026348082,S0-C2,Retiring.Microcode_Sequencer,6.89,% Slots,,idq.ms_uops,0.00,5.41,
11.026348082,S0-C2,Backend_Bound,52.73,% Slots,,,0.00,5.13,
11.026348082,S0-C2,Retiring,26.81,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.41,
11.026348082,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.42,
11.026348082,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.96,% Core_Clocks,,,0.00,5.14,
11.026348082,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
11.026348082,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
11.026348082,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,22.88,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.14,<==
11.026348082,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C3,Frontend_Bound,21.35,% Slots,,,0.00,5.13,
11.026348082,S0-C3,Backend_Bound,48.09,% Slots,,,0.00,5.13,
11.026348082,S0-C3,Retiring,17.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
11.026348082,S0-C3,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.13,
11.026348082,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.83,% Slots,,,0.00,5.13,
11.026348082,S0-C3,Backend_Bound.Core_Bound,60.07,% Slots,,,0.00,5.13,<==
11.026348082,S0-C3,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.41,
11.026348082,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.05,% Clocks,,,0.00,5.43,
11.026348082,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
11.026348082,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.27,% Clocks,,idq.ms_switches,0.00,5.43,
11.026348082,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.93,% Core_Clocks,,,0.00,5.14,
11.026348082,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
11.026348082,S0-C4,Backend_Bound,57.77,% Slots,,,0.00,5.13,<==
11.026348082,S0-C4,Retiring,27.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
11.026348082,S0-C4,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.42,
11.026348082,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.42,
11.026348082,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
11.026348082,S0-C5,Frontend_Bound,20.77,% Slots,,,0.00,5.13,
11.026348082,S0-C5,Backend_Bound,50.41,% Slots,,,0.00,5.13,
11.026348082,S0-C5,Retiring,24.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
11.026348082,S0-C5,Frontend_Bound.Frontend_Latency,15.60,% Slots,,rs_events.empty_end,0.00,5.13,
11.026348082,S0-C5,Backend_Bound.Memory_Bound,79.46,% Slots,,,0.00,5.13,<==
11.026348082,S0-C5,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.41,
11.026348082,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.43,
11.026348082,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
11.026348082,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
11.026348082,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.14,
11.026348082,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C6,Backend_Bound,61.26,% Slots,,,0.00,5.13,
11.026348082,S0-C6,Retiring,24.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
11.026348082,S0-C6,Backend_Bound.Memory_Bound,43.56,% Slots,,,0.00,5.13,
11.026348082,S0-C6,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.13,
11.026348082,S0-C6,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.42,
11.026348082,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.59,% Clocks,,idq.ms_switches,0.00,5.42,
11.026348082,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
11.026348082,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.98,% Clocks,,,0.00,5.42,
11.026348082,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
11.026348082,S0-C7,Frontend_Bound.Frontend_Bandwidth,29.87,% Slots,,,0.00,5.13,
11.026348082,S0-C7,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.41,
11.026348082,S0-C7,Backend_Bound,56.71,% Slots,,,0.00,5.13,<==
11.026348082,S0-C7,Retiring,19.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
11.026348082,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.86,% Clocks,,idq.ms_switches,0.00,5.42,
11.026348082,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.77,% Core_Clocks,,,0.00,5.14,
11.026348082,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C0,Backend_Bound,55.90,% Slots,,,0.00,5.13,
11.026348082,S1-C0,Retiring,21.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
11.026348082,S1-C0,Backend_Bound.Memory_Bound,49.18,% Slots,,,0.00,5.13,
11.026348082,S1-C0,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.42,
11.026348082,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.60,% Clocks,,idq.ms_switches,0.00,5.42,
11.026348082,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
11.026348082,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C1,Backend_Bound,48.52,% Slots,,,0.00,5.13,
11.026348082,S1-C1,Backend_Bound.Memory_Bound,64.27,% Slots,,,0.00,5.13,
11.026348082,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
11.026348082,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
11.026348082,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,28.88,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.14,<==
11.026348082,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C2,Frontend_Bound,25.67,% Slots,,,0.00,5.13,
11.026348082,S1-C2,Backend_Bound,50.06,% Slots,,,0.00,5.13,<==
11.026348082,S1-C2,Retiring,24.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
11.026348082,S1-C2,Frontend_Bound.Frontend_Latency,37.10,% Slots,,rs_events.empty_end,0.00,5.13,
11.026348082,S1-C2,Retiring.Microcode_Sequencer,3.46,% Slots,,idq.ms_uops,0.00,5.42,
11.026348082,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.05,% Clocks,,,0.00,5.42,
11.026348082,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
11.026348082,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.82,% Clocks,,idq.ms_switches,0.00,5.42,
11.026348082,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C3,Backend_Bound,59.72,% Slots,,,0.00,5.13,
11.026348082,S1-C3,Retiring,21.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
11.026348082,S1-C3,Backend_Bound.Memory_Bound,49.13,% Slots,,,0.00,5.12,
11.026348082,S1-C3,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.12,
11.026348082,S1-C3,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.42,
11.026348082,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.26,% Clocks,,idq.ms_switches,0.00,5.43,
11.026348082,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
11.026348082,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
11.026348082,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,23.58,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.14,<==
11.026348082,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
11.026348082,S1-C4,Frontend_Bound,30.82,% Slots,,,0.00,5.13,<==
11.026348082,S1-C4,Backend_Bound,23.66,% Slots,,,0.00,5.13,
11.026348082,S1-C4,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.13,
11.026348082,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.13,
11.026348082,S1-C4,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.13,
11.026348082,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.42,
11.026348082,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.86,
11.026348082,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.93,% Core_Clocks,,,0.00,5.14,
11.026348082,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
11.026348082,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C5,Backend_Bound,54.10,% Slots,,,0.00,5.13,
11.026348082,S1-C5,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
11.026348082,S1-C5,Backend_Bound.Memory_Bound,37.60,% Slots,,,0.00,5.13,<==
11.026348082,S1-C5,Backend_Bound.Core_Bound,16.50,% Slots,,,0.00,5.13,
11.026348082,S1-C5,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.42,
11.026348082,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.42,
11.026348082,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
11.026348082,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.86,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.14,
11.026348082,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
11.026348082,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C6,Frontend_Bound,28.71,% Slots,,,0.00,5.13,
11.026348082,S1-C6,Backend_Bound,43.47,% Slots,,,0.00,5.13,
11.026348082,S1-C6,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
11.026348082,S1-C6,Frontend_Bound.Frontend_Latency,21.78,% Slots,,rs_events.empty_end,0.00,5.13,
11.026348082,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.62,% Slots,,,0.00,5.13,
11.026348082,S1-C6,Backend_Bound.Memory_Bound,76.28,% Slots,,,0.00,5.13,
11.026348082,S1-C6,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.42,
11.026348082,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.50,% Clocks,,,0.00,5.43,
11.026348082,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.38,% Clocks,,itlb_misses.walk_completed,0.00,5.43,
11.026348082,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.85,
11.026348082,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.99,% Clocks,,idq.ms_switches,0.00,5.43,
11.026348082,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.68,% Core_Clocks,,,0.00,5.14,
11.026348082,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,<==
11.026348082,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
11.026348082,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C7,Backend_Bound,58.48,% Slots,,,0.00,5.12,
11.026348082,S1-C7,Retiring,21.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
11.026348082,S1-C7,Backend_Bound.Memory_Bound,50.38,% Slots,,,0.00,5.12,
11.026348082,S1-C7,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.42,
11.026348082,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.64,% Clocks,,idq.ms_switches,0.00,5.43,
11.026348082,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
11.026348082,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.55,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
11.026348082,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,27.36,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.14,<==
11.026348082,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
11.026348082,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
11.026348082,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
11.026348082,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
12.420536285,S0-C0,Backend_Bound,45.96,% Slots,,,0.00,5.16,<==
12.420536285,S0-C0,Retiring,24.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S0-C0,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.51,% Clocks,,idq.ms_switches,0.00,5.16,
12.420536285,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C1,Backend_Bound,47.84,% Slots,,,0.00,5.17,
12.420536285,S0-C1,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S0-C1,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.59,% Clocks,,idq.ms_switches,0.00,5.16,
12.420536285,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,<==
12.420536285,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
12.420536285,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C2,Backend_Bound,47.55,% Slots,,,0.00,5.17,
12.420536285,S0-C2,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S0-C2,Backend_Bound.Memory_Bound,94.61,% Slots,,,0.00,5.17,
12.420536285,S0-C2,Retiring.Microcode_Sequencer,12.28,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.16,
12.420536285,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,<==
12.420536285,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
12.420536285,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C3,Frontend_Bound,20.76,% Slots,,,0.00,5.17,
12.420536285,S0-C3,Backend_Bound,53.68,% Slots,,,0.00,5.17,
12.420536285,S0-C3,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S0-C3,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.17,
12.420536285,S0-C3,Backend_Bound.Memory_Bound,60.58,% Slots,,,0.00,5.17,
12.420536285,S0-C3,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.96,% Clocks,,,0.00,5.16,
12.420536285,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
12.420536285,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.16,
12.420536285,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,<==
12.420536285,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
12.420536285,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C4,Frontend_Bound,20.71,% Slots,,,0.00,5.17,
12.420536285,S0-C4,Backend_Bound,47.72,% Slots,,,0.00,5.17,
12.420536285,S0-C4,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
12.420536285,S0-C4,Frontend_Bound.Frontend_Latency,19.25,% Slots,,rs_events.empty_end,0.00,5.17,
12.420536285,S0-C4,Retiring.Microcode_Sequencer,13.62,% Slots,,idq.ms_uops,0.00,5.18,
12.420536285,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.16,
12.420536285,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
12.420536285,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.16,
12.420536285,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
12.420536285,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
12.420536285,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.88,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,<==
12.420536285,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C5,Frontend_Bound,20.81,% Slots,,,0.00,5.17,
12.420536285,S0-C5,Backend_Bound,50.39,% Slots,,,0.00,5.17,
12.420536285,S0-C5,Retiring,23.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S0-C5,Backend_Bound.Memory_Bound,50.45,% Slots,,,0.00,5.17,
12.420536285,S0-C5,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.16,
12.420536285,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,<==
12.420536285,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C6,Frontend_Bound,23.26,% Slots,,,0.00,5.17,
12.420536285,S0-C6,Backend_Bound,51.33,% Slots,,,0.00,5.17,
12.420536285,S0-C6,Retiring,19.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S0-C6,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.17,
12.420536285,S0-C6,Backend_Bound.Memory_Bound,69.93,% Slots,,,0.00,5.17,
12.420536285,S0-C6,Retiring.Microcode_Sequencer,4.87,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.78,% Clocks,,,0.00,5.16,
12.420536285,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
12.420536285,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.16,
12.420536285,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
12.420536285,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,<==
12.420536285,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C7,Backend_Bound,61.43,% Slots,,,0.00,5.17,
12.420536285,S0-C7,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
12.420536285,S0-C7,Backend_Bound.Memory_Bound,54.75,% Slots,,,0.00,5.17,<==
12.420536285,S0-C7,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.18,
12.420536285,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.01,% Clocks,,idq.ms_switches,0.00,5.16,
12.420536285,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
12.420536285,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
12.420536285,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C0,Frontend_Bound,55.15,% Slots,,,0.00,5.17,
12.420536285,S1-C0,Backend_Bound,23.97,% Slots,,,0.00,5.17,
12.420536285,S1-C0,Retiring,20.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S1-C0,Frontend_Bound.Frontend_Latency,40.68,% Slots,,rs_events.empty_end,0.00,5.17,<==
12.420536285,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.17,
12.420536285,S1-C0,Backend_Bound.Core_Bound,17.66,% Slots,,,0.00,5.17,
12.420536285,S1-C0,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.17,
12.420536285,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
12.420536285,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.01,% Clocks,,idq.ms_switches,0.00,5.17,
12.420536285,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.65,% Core_Clocks,,,0.00,5.46,
12.420536285,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C1,Backend_Bound,60.18,% Slots,,,0.00,5.17,<==
12.420536285,S1-C1,Backend_Bound.Memory_Bound,30.28,% Slots,,,0.00,5.17,
12.420536285,S1-C1,Backend_Bound.Core_Bound,29.90,% Slots,,,0.00,5.17,
12.420536285,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
12.420536285,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
12.420536285,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.35,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,
12.420536285,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.07,% Clocks,,,0.00,5.16,
12.420536285,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C2,Frontend_Bound,34.44,% Slots,,,0.00,5.16,
12.420536285,S1-C2,Backend_Bound,34.76,% Slots,,,0.00,5.16,
12.420536285,S1-C2,Retiring,13.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S1-C2,Frontend_Bound.Frontend_Latency,25.19,% Slots,,rs_events.empty_end,0.00,5.16,
12.420536285,S1-C2,Frontend_Bound.Frontend_Bandwidth,90.95,% Slots,,,0.00,5.16,
12.420536285,S1-C2,Backend_Bound.Memory_Bound,25.40,% Slots,,,0.00,5.16,
12.420536285,S1-C2,Retiring.Microcode_Sequencer,4.88,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.85,% Clocks,,,0.00,5.17,
12.420536285,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
12.420536285,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.88,% Clocks,,idq.ms_switches,0.00,5.17,
12.420536285,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.49,% Core_Clocks,,,0.00,5.46,
12.420536285,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
12.420536285,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.70,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.45,
12.420536285,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
12.420536285,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
12.420536285,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,28.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,<==
12.420536285,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C3,Backend_Bound,57.11,% Slots,,,0.00,5.17,
12.420536285,S1-C3,Backend_Bound.Memory_Bound,48.78,% Slots,,,0.00,5.17,
12.420536285,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
12.420536285,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
12.420536285,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
12.420536285,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,31.18,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,<==
12.420536285,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C4,Frontend_Bound,34.29,% Slots,,,0.00,5.17,
12.420536285,S1-C4,Backend_Bound,18.66,% Slots,,,0.00,5.17,
12.420536285,S1-C4,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.17,<==
12.420536285,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.59,% Slots,,,0.00,5.17,
12.420536285,S1-C4,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.17,
12.420536285,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.17,
12.420536285,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
12.420536285,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.02,% Core_Clocks,,,0.00,5.46,
12.420536285,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
12.420536285,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C5,Frontend_Bound,25.04,% Slots,,,0.00,5.17,
12.420536285,S1-C5,Backend_Bound,50.55,% Slots,,,0.00,5.17,
12.420536285,S1-C5,Retiring,22.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S1-C5,Frontend_Bound.Frontend_Latency,15.51,% Slots,,rs_events.empty_end,0.00,5.17,
12.420536285,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.65,% Slots,,,0.00,5.17,
12.420536285,S1-C5,Backend_Bound.Memory_Bound,34.99,% Slots,,,0.00,5.17,<==
12.420536285,S1-C5,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.17,
12.420536285,S1-C5,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
12.420536285,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.17,
12.420536285,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.22,% Core_Clocks,,,0.00,5.45,
12.420536285,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
12.420536285,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
12.420536285,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.63,% Clocks,,,0.00,5.16,
12.420536285,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C6,Backend_Bound,66.07,% Slots,,,0.00,5.17,
12.420536285,S1-C6,Retiring,21.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S1-C6,Backend_Bound.Memory_Bound,43.82,% Slots,,,0.00,5.17,
12.420536285,S1-C6,Backend_Bound.Core_Bound,22.25,% Slots,,,0.00,5.17,
12.420536285,S1-C6,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.26,% Clocks,,idq.ms_switches,0.00,5.18,
12.420536285,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
12.420536285,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
12.420536285,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,23.94,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,<==
12.420536285,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C7,Frontend_Bound,23.16,% Slots,,,0.00,5.17,
12.420536285,S1-C7,Backend_Bound,40.45,% Slots,,,0.00,5.17,
12.420536285,S1-C7,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
12.420536285,S1-C7,Frontend_Bound.Frontend_Latency,15.76,% Slots,,rs_events.empty_end,0.00,5.17,
12.420536285,S1-C7,Backend_Bound.Memory_Bound,61.35,% Slots,,,0.00,5.17,
12.420536285,S1-C7,Retiring.Microcode_Sequencer,5.25,% Slots,,idq.ms_uops,0.00,5.17,
12.420536285,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.17,
12.420536285,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.52,% Clocks,,itlb_misses.walk_completed,0.00,5.16,
12.420536285,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.33,
12.420536285,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.39,% Clocks,,idq.ms_switches,0.00,5.17,
12.420536285,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,<==
12.420536285,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
12.420536285,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
13.913649654,S0-C0,Frontend_Bound,30.76,% Slots,,,0.00,5.36,
13.913649654,S0-C0,Backend_Bound,46.96,% Slots,,,0.00,5.36,
13.913649654,S0-C0,Retiring,27.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S0-C0,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.36,
13.913649654,S0-C0,Frontend_Bound.Frontend_Bandwidth,23.19,% Slots,,,0.00,5.36,
13.913649654,S0-C0,Backend_Bound.Memory_Bound,34.06,% Slots,,,0.00,5.09,
13.913649654,S0-C0,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.09,
13.913649654,S0-C0,Retiring.Microcode_Sequencer,3.51,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.38,% Clocks,,,0.00,5.36,
13.913649654,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
13.913649654,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.36,
13.913649654,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.46,% Core_Clocks,,,0.00,5.09,
13.913649654,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,<==
13.913649654,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
13.913649654,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.31,% Clocks,,,0.00,5.35,
13.913649654,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C1,Frontend_Bound,23.48,% Slots,,,0.00,5.36,
13.913649654,S0-C1,Backend_Bound,54.25,% Slots,,,0.00,5.36,
13.913649654,S0-C1,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S0-C1,Backend_Bound.Memory_Bound,41.32,% Slots,,,0.00,5.09,
13.913649654,S0-C1,Backend_Bound.Core_Bound,12.93,% Slots,,,0.00,5.09,
13.913649654,S0-C1,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.41,% Clocks,,idq.ms_switches,0.00,5.36,
13.913649654,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.48,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.09,
13.913649654,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
13.913649654,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
13.913649654,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,31.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.08,<==
13.913649654,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.13,% Clocks,,,0.00,5.35,
13.913649654,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
13.913649654,S0-C2,Backend_Bound,61.36,% Slots,,,0.00,5.36,<==
13.913649654,S0-C2,Retiring,25.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S0-C2,Backend_Bound.Memory_Bound,32.58,% Slots,,,0.00,5.09,
13.913649654,S0-C2,Backend_Bound.Core_Bound,28.77,% Slots,,,0.00,5.09,
13.913649654,S0-C2,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,0.00,5.36,
13.913649654,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.92,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,
13.913649654,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C3,Frontend_Bound,26.34,% Slots,,,0.00,5.36,
13.913649654,S0-C3,Backend_Bound,50.13,% Slots,,,0.00,5.36,
13.913649654,S0-C3,Retiring,21.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S0-C3,Frontend_Bound.Frontend_Latency,18.47,% Slots,,rs_events.empty_end,0.00,5.36,
13.913649654,S0-C3,Backend_Bound.Memory_Bound,36.12,% Slots,,,0.00,5.09,
13.913649654,S0-C3,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.09,
13.913649654,S0-C3,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.64,% Clocks,,,0.00,5.36,
13.913649654,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
13.913649654,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.89,% Clocks,,idq.ms_switches,0.00,5.36,
13.913649654,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
13.913649654,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
13.913649654,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,28.88,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
13.913649654,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
13.913649654,S0-C4,Frontend_Bound,21.98,% Slots,,,0.00,5.36,
13.913649654,S0-C4,Backend_Bound,55.27,% Slots,,,0.00,5.36,
13.913649654,S0-C4,Retiring,22.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S0-C4,Backend_Bound.Memory_Bound,35.90,% Slots,,,0.00,5.09,
13.913649654,S0-C4,Backend_Bound.Core_Bound,19.37,% Slots,,,0.00,5.09,
13.913649654,S0-C4,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.80,% Clocks,,idq.ms_switches,0.00,5.35,
13.913649654,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
13.913649654,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
13.913649654,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,24.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
13.913649654,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.93,% Clocks,,,0.00,5.36,
13.913649654,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C5,Frontend_Bound,37.95,% Slots,,,0.00,5.36,
13.913649654,S0-C5,Backend_Bound,41.89,% Slots,,,0.00,5.36,
13.913649654,S0-C5,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S0-C5,Frontend_Bound.Frontend_Latency,35.10,% Slots,,rs_events.empty_end,0.00,5.36,
13.913649654,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.01,% Slots,,,0.00,5.36,
13.913649654,S0-C5,Backend_Bound.Memory_Bound,30.16,% Slots,,,0.00,5.09,<==
13.913649654,S0-C5,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.09,
13.913649654,S0-C5,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.78,% Clocks,,,0.00,5.35,
13.913649654,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
13.913649654,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.35,
13.913649654,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.99,% Core_Clocks,,,0.00,5.09,
13.913649654,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,17.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
13.913649654,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.37,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,
13.913649654,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C6,Backend_Bound,58.75,% Slots,,,0.00,5.36,
13.913649654,S0-C6,Retiring,22.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S0-C6,Backend_Bound.Memory_Bound,44.28,% Slots,,,0.00,5.09,
13.913649654,S0-C6,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.09,
13.913649654,S0-C6,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.07,% Clocks,,idq.ms_switches,0.00,5.36,
13.913649654,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
13.913649654,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,29.61,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
13.913649654,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.63,% Clocks,,,0.00,5.36,
13.913649654,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C7,Frontend_Bound,28.09,% Slots,,,0.00,5.35,
13.913649654,S0-C7,Backend_Bound,51.99,% Slots,,,0.00,5.35,
13.913649654,S0-C7,Retiring,20.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S0-C7,Frontend_Bound.Frontend_Latency,15.52,% Slots,,rs_events.empty_end,0.00,5.35,
13.913649654,S0-C7,Backend_Bound.Memory_Bound,32.39,% Slots,,,0.00,5.09,
13.913649654,S0-C7,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.09,
13.913649654,S0-C7,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.36,
13.913649654,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
13.913649654,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.39,% Clocks,,idq.ms_switches,0.00,5.36,
13.913649654,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
13.913649654,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,28.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
13.913649654,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
13.913649654,S1-C0,Frontend_Bound,26.27,% Slots,,,0.00,5.09,
13.913649654,S1-C0,Bad_Speculation,19.87,% Slots,,,0.00,5.09,
13.913649654,S1-C0,Backend_Bound,25.96,% Slots,,,0.00,5.09,
13.913649654,S1-C0,Retiring,31.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S1-C0,Frontend_Bound.Frontend_Latency,25.35,% Slots,,rs_events.empty_end,0.00,5.09,
13.913649654,S1-C0,Bad_Speculation.Branch_Mispredicts,19.61,% Slots,,br_misp_retired.all_branches,0.00,5.09,
13.913649654,S1-C0,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.09,
13.913649654,S1-C0,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.09,
13.913649654,S1-C0,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.36,<==
13.913649654,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
13.913649654,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.76,% Clocks,,idq.ms_switches,0.00,5.34,
13.913649654,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
13.913649654,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.07,% Clocks,,,0.00,5.36,
13.913649654,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C1,Frontend_Bound,30.68,% Slots,,,0.00,5.1,
13.913649654,S1-C1,Backend_Bound,36.14,% Slots,,,0.00,5.1,<==
13.913649654,S1-C1,Retiring,24.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S1-C1,Frontend_Bound.Frontend_Latency,18.06,% Slots,,rs_events.empty_end,0.00,5.1,
13.913649654,S1-C1,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.09,
13.913649654,S1-C1,Backend_Bound.Core_Bound,15.99,% Slots,,,0.00,5.09,
13.913649654,S1-C1,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
13.913649654,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.33,
13.913649654,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
13.913649654,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.61,% Clocks,,,0.00,5.36,
13.913649654,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C2,Frontend_Bound,60.55,% Slots,,,0.00,5.1,
13.913649654,S1-C2,Backend_Bound,10.25,% Slots,,,0.00,5.1,
13.913649654,S1-C2,Retiring,32.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S1-C2,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.1,
13.913649654,S1-C2,Retiring.Microcode_Sequencer,12.07,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.7,
13.913649654,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.05,% Clocks,,idq.ms_switches,0.00,5.34,<==
13.913649654,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C3,Frontend_Bound,65.66,% Slots,,,0.00,5.09,<==
13.913649654,S1-C3,Retiring,24.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S1-C3,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.56,% Clocks,,idq.ms_switches,0.00,5.34,
13.913649654,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C4,Frontend_Bound,34.34,% Slots,,,0.00,5.09,
13.913649654,S1-C4,Backend_Bound,12.69,% Slots,,,0.00,5.09,
13.913649654,S1-C4,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.09,<==
13.913649654,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.09,
13.913649654,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.35,
13.913649654,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
13.913649654,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.85,% Core_Clocks,,,0.00,5.09,
13.913649654,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C5,Frontend_Bound,29.44,% Slots,,,0.00,5.09,
13.913649654,S1-C5,Backend_Bound,50.44,% Slots,,,0.00,5.09,
13.913649654,S1-C5,Retiring,31.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S1-C5,Frontend_Bound.Frontend_Latency,21.32,% Slots,,rs_events.empty_end,0.00,5.09,
13.913649654,S1-C5,Backend_Bound.Memory_Bound,14.09,% Slots,,,0.00,5.09,
13.913649654,S1-C5,Backend_Bound.Core_Bound,36.34,% Slots,,,0.00,5.09,<==
13.913649654,S1-C5,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
13.913649654,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.54,% Clocks,,idq.ms_switches,0.00,5.33,
13.913649654,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
13.913649654,S1-C6,Frontend_Bound,35.51,% Slots,,,0.00,5.09,
13.913649654,S1-C6,Backend_Bound,42.91,% Slots,,,0.00,5.09,
13.913649654,S1-C6,Retiring,22.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S1-C6,Frontend_Bound.Frontend_Latency,27.66,% Slots,,rs_events.empty_end,0.00,5.09,
13.913649654,S1-C6,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.09,
13.913649654,S1-C6,Backend_Bound.Core_Bound,31.61,% Slots,,,0.00,5.09,<==
13.913649654,S1-C6,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.35,
13.913649654,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
13.913649654,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.19,% Clocks,,idq.ms_switches,0.00,5.34,
13.913649654,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
13.913649654,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
13.913649654,S1-C7,Frontend_Bound,29.59,% Slots,,,0.00,5.09,
13.913649654,S1-C7,Backend_Bound,35.55,% Slots,,,0.00,5.09,
13.913649654,S1-C7,Retiring,29.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
13.913649654,S1-C7,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.09,
13.913649654,S1-C7,Backend_Bound.Memory_Bound,20.36,% Slots,,,0.00,5.09,
13.913649654,S1-C7,Backend_Bound.Core_Bound,15.19,% Slots,,,0.00,5.09,
13.913649654,S1-C7,Retiring.Microcode_Sequencer,8.28,% Slots,,idq.ms_uops,0.00,5.36,
13.913649654,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.35,
13.913649654,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.71,
13.913649654,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.68,% Clocks,,idq.ms_switches,0.00,5.34,
13.913649654,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.08,
13.913649654,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.76,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
13.913649654,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
13.913649654,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
13.913649654,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
13.913649654,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
13.913649654,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
15.415603966,S0-C0,Frontend_Bound,29.78,% Slots,,,0.00,5.32,
15.415603966,S0-C0,Bad_Speculation,10.02,% Slots,,,0.00,5.32,
15.415603966,S0-C0,Backend_Bound,35.56,% Slots,,,0.00,5.32,
15.415603966,S0-C0,Retiring,20.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
15.415603966,S0-C0,Frontend_Bound.Frontend_Latency,29.81,% Slots,,rs_events.empty_end,0.00,5.32,
15.415603966,S0-C0,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.415603966,S0-C0,Backend_Bound.Memory_Bound,53.15,% Slots,,,0.00,5.32,
15.415603966,S0-C0,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.06,
15.415603966,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.06,
15.415603966,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
15.415603966,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.81,% Clocks,,idq.ms_switches,0.00,5.06,
15.415603966,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
15.415603966,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
15.415603966,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C1,Backend_Bound,61.92,% Slots,,,0.00,5.32,
15.415603966,S0-C1,Retiring,22.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
15.415603966,S0-C1,Backend_Bound.Memory_Bound,42.20,% Slots,,,0.00,5.32,
15.415603966,S0-C1,Backend_Bound.Core_Bound,19.72,% Slots,,,0.00,5.32,
15.415603966,S0-C1,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.06,
15.415603966,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.86,% Clocks,,idq.ms_switches,0.00,5.06,
15.415603966,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
15.415603966,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,25.34,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
15.415603966,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C2,Frontend_Bound,26.89,% Slots,,,0.00,5.32,
15.415603966,S0-C2,Backend_Bound,44.34,% Slots,,,0.00,5.32,
15.415603966,S0-C2,Retiring,22.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
15.415603966,S0-C2,Frontend_Bound.Frontend_Latency,17.97,% Slots,,rs_events.empty_end,0.00,5.32,
15.415603966,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.30,% Slots,,,0.00,5.32,
15.415603966,S0-C2,Backend_Bound.Memory_Bound,35.83,% Slots,,,0.00,5.32,
15.415603966,S0-C2,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.06,
15.415603966,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.06,
15.415603966,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.415603966,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.06,
15.415603966,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.75,% Core_Clocks,,,0.00,5.33,
15.415603966,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.60,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.33,
15.415603966,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
15.415603966,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.52,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
15.415603966,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C3,Frontend_Bound,26.05,% Slots,,,0.00,5.32,
15.415603966,S0-C3,Bad_Speculation,11.01,% Slots,,,0.00,5.32,
15.415603966,S0-C3,Backend_Bound,37.03,% Slots,,,0.00,5.32,<==
15.415603966,S0-C3,Frontend_Bound.Frontend_Latency,18.86,% Slots,,rs_events.empty_end,0.00,5.32,
15.415603966,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.32,
15.415603966,S0-C3,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.415603966,S0-C3,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.32,
15.415603966,S0-C3,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.32,
15.415603966,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.07,
15.415603966,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.415603966,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.38,% Core_Clocks,,,0.00,5.33,
15.415603966,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
15.415603966,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C4,Frontend_Bound,23.34,% Slots,,,0.00,5.32,
15.415603966,S0-C4,Backend_Bound,51.69,% Slots,,,0.00,5.32,
15.415603966,S0-C4,Retiring,21.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.415603966,S0-C4,Frontend_Bound.Frontend_Latency,15.49,% Slots,,rs_events.empty_end,0.00,5.32,
15.415603966,S0-C4,Backend_Bound.Memory_Bound,48.53,% Slots,,,0.00,5.32,<==
15.415603966,S0-C4,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.31,
15.415603966,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.07,
15.415603966,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.415603966,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.22,% Clocks,,idq.ms_switches,0.00,5.07,
15.415603966,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
15.415603966,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C5,Backend_Bound,59.21,% Slots,,,0.00,5.32,
15.415603966,S0-C5,Retiring,20.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.415603966,S0-C5,Backend_Bound.Memory_Bound,41.64,% Slots,,,0.00,5.32,
15.415603966,S0-C5,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.32,
15.415603966,S0-C5,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.31,
15.415603966,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.07,
15.415603966,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
15.415603966,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.52,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,<==
15.415603966,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C6,Frontend_Bound,34.96,% Slots,,,0.00,5.32,
15.415603966,S0-C6,Backend_Bound,44.16,% Slots,,,0.00,5.32,
15.415603966,S0-C6,Retiring,19.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.415603966,S0-C6,Frontend_Bound.Frontend_Latency,24.97,% Slots,,rs_events.empty_end,0.00,5.32,
15.415603966,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.71,% Slots,,,0.00,5.32,
15.415603966,S0-C6,Backend_Bound.Memory_Bound,33.15,% Slots,,,0.00,5.32,
15.415603966,S0-C6,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.32,
15.415603966,S0-C6,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.31,
15.415603966,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.07,
15.415603966,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.415603966,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.07,
15.415603966,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.12,% Core_Clocks,,,0.00,5.33,
15.415603966,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
15.415603966,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
15.415603966,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C7,Frontend_Bound,28.54,% Slots,,,0.00,5.33,
15.415603966,S0-C7,Backend_Bound,50.51,% Slots,,,0.00,5.32,
15.415603966,S0-C7,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.415603966,S0-C7,Frontend_Bound.Frontend_Latency,15.32,% Slots,,rs_events.empty_end,0.00,5.33,
15.415603966,S0-C7,Frontend_Bound.Frontend_Bandwidth,35.98,% Slots,,,0.00,5.33,
15.415603966,S0-C7,Backend_Bound.Memory_Bound,31.98,% Slots,,,0.00,5.32,<==
15.415603966,S0-C7,Backend_Bound.Core_Bound,18.53,% Slots,,,0.00,5.32,
15.415603966,S0-C7,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.31,
15.415603966,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.07,
15.415603966,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
15.415603966,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.99,% Clocks,,idq.ms_switches,0.00,5.06,
15.415603966,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.92,% Core_Clocks,,,0.00,5.33,
15.415603966,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
15.415603966,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C0,Frontend_Bound,23.63,% Slots,,,0.00,5.33,
15.415603966,S1-C0,Bad_Speculation,11.51,% Slots,,,0.00,5.33,
15.415603966,S1-C0,Backend_Bound,34.65,% Slots,,,0.00,5.33,
15.415603966,S1-C0,Retiring,23.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
15.415603966,S1-C0,Frontend_Bound.Frontend_Latency,18.85,% Slots,,rs_events.empty_end,0.00,5.32,
15.415603966,S1-C0,Bad_Speculation.Branch_Mispredicts,11.41,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.415603966,S1-C0,Backend_Bound.Memory_Bound,25.56,% Slots,,,0.00,5.32,
15.415603966,S1-C0,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.32,
15.415603966,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.06,
15.415603966,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
15.415603966,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.97,% Clocks,,idq.ms_switches,0.00,5.06,
15.415603966,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,<==
15.415603966,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
15.415603966,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C1,Frontend_Bound,20.94,% Slots,,,0.00,5.33,
15.415603966,S1-C1,Backend_Bound,35.39,% Slots,,,0.00,5.33,
15.415603966,S1-C1,Retiring,34.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.415603966,S1-C1,Backend_Bound.Memory_Bound,11.60,% Slots,,,0.00,5.33,
15.415603966,S1-C1,Backend_Bound.Core_Bound,23.79,% Slots,,,0.00,5.33,<==
15.415603966,S1-C1,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.31,
15.415603966,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.09,% Clocks,,idq.ms_switches,0.00,5.06,
15.415603966,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
15.415603966,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C2,Backend_Bound,63.79,% Slots,,,0.00,5.33,<==
15.415603966,S1-C2,Retiring,27.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
15.415603966,S1-C2,Backend_Bound.Memory_Bound,30.00,% Slots,,,0.00,5.33,
15.415603966,S1-C2,Backend_Bound.Core_Bound,33.78,% Slots,,,0.00,5.33,
15.415603966,S1-C2,Retiring.Microcode_Sequencer,7.72,% Slots,,idq.ms_uops,0.00,5.32,
15.415603966,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.07,
15.415603966,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
15.415603966,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.52,% Clocks,,,0.00,5.06,
15.415603966,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C3,Backend_Bound,62.57,% Slots,,,0.00,5.33,
15.415603966,S1-C3,Retiring,21.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
15.415603966,S1-C3,Backend_Bound.Memory_Bound,40.20,% Slots,,,0.00,5.33,<==
15.415603966,S1-C3,Backend_Bound.Core_Bound,22.37,% Slots,,,0.00,5.33,
15.415603966,S1-C3,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.32,
15.415603966,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.71,% Clocks,,idq.ms_switches,0.00,5.06,
15.415603966,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,22.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
15.415603966,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,23.29,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.33,
15.415603966,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C4,Frontend_Bound,33.96,% Slots,,,0.00,5.33,<==
15.415603966,S1-C4,Backend_Bound,12.76,% Slots,,,0.00,5.33,
15.415603966,S1-C4,Frontend_Bound.Frontend_Latency,18.49,% Slots,,rs_events.empty_end,0.00,5.33,
15.415603966,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.33,
15.415603966,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.07,
15.415603966,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.12,
15.415603966,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.61,% Core_Clocks,,,0.00,5.33,
15.415603966,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C5,Frontend_Bound,23.13,% Slots,,,0.00,5.33,
15.415603966,S1-C5,Backend_Bound,46.82,% Slots,,,0.00,5.33,
15.415603966,S1-C5,Retiring,32.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
15.415603966,S1-C5,Backend_Bound.Memory_Bound,11.35,% Slots,,,0.00,5.33,
15.415603966,S1-C5,Backend_Bound.Core_Bound,35.47,% Slots,,,0.00,5.33,<==
15.415603966,S1-C5,Retiring.Microcode_Sequencer,11.02,% Slots,,idq.ms_uops,0.00,5.32,
15.415603966,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.56,% Clocks,,idq.ms_switches,0.00,5.07,
15.415603966,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C6,Backend_Bound,45.92,% Slots,,,0.00,5.33,
15.415603966,S1-C6,Retiring,28.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
15.415603966,S1-C6,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.33,
15.415603966,S1-C6,Backend_Bound.Core_Bound,33.32,% Slots,,,0.00,5.33,
15.415603966,S1-C6,Retiring.Microcode_Sequencer,9.90,% Slots,,idq.ms_uops,0.00,5.32,
15.415603966,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.87,% Clocks,,idq.ms_switches,0.00,5.07,
15.415603966,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,18.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
15.415603966,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.00,% Clocks,,,0.00,5.06,<==
15.415603966,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C7,Frontend_Bound,22.56,% Slots,,,0.00,5.33,
15.415603966,S1-C7,Backend_Bound,48.70,% Slots,,,0.00,5.33,
15.415603966,S1-C7,Retiring,28.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
15.415603966,S1-C7,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.33,
15.415603966,S1-C7,Backend_Bound.Core_Bound,28.80,% Slots,,,0.00,5.33,<==
15.415603966,S1-C7,Retiring.Microcode_Sequencer,9.58,% Slots,,idq.ms_uops,0.00,5.32,
15.415603966,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.05,% Clocks,,idq.ms_switches,0.00,5.07,
15.415603966,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.33,
15.415603966,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
15.415603966,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
15.415603966,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
16.927906288,S0-C0,Frontend_Bound,26.59,% Slots,,,0.00,5.29,
16.927906288,S0-C0,Backend_Bound,55.76,% Slots,,,0.00,5.29,
16.927906288,S0-C0,Retiring,24.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S0-C0,Frontend_Bound.Frontend_Latency,16.04,% Slots,,rs_events.empty_end,0.00,5.29,
16.927906288,S0-C0,Backend_Bound.Memory_Bound,41.34,% Slots,,,0.00,5.29,
16.927906288,S0-C0,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.29,
16.927906288,S0-C0,Retiring.Microcode_Sequencer,4.64,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.29,
16.927906288,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
16.927906288,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.23,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
16.927906288,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
16.927906288,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.56,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
16.927906288,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.02,% Clocks,,,0.00,5.04,
16.927906288,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C1,Backend_Bound,56.60,% Slots,,,0.00,5.29,
16.927906288,S0-C1,Retiring,28.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S0-C1,Backend_Bound.Memory_Bound,45.39,% Slots,,,0.00,5.29,
16.927906288,S0-C1,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.29,
16.927906288,S0-C1,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
16.927906288,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C2,Backend_Bound,57.62,% Slots,,,0.00,5.28,
16.927906288,S0-C2,Retiring,21.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S0-C2,Backend_Bound.Memory_Bound,51.38,% Slots,,,0.00,5.28,
16.927906288,S0-C2,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.57,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
16.927906288,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
16.927906288,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
16.927906288,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.63,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
16.927906288,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C3,Frontend_Bound,26.40,% Slots,,,0.00,5.29,
16.927906288,S0-C3,Backend_Bound,50.43,% Slots,,,0.00,5.29,
16.927906288,S0-C3,Retiring,23.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S0-C3,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.29,
16.927906288,S0-C3,Backend_Bound.Memory_Bound,56.91,% Slots,,,0.00,5.29,
16.927906288,S0-C3,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.29,
16.927906288,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
16.927906288,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.33,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
16.927906288,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C4,Frontend_Bound,20.11,% Slots,,,0.00,5.28,
16.927906288,S0-C4,Backend_Bound,58.01,% Slots,,,0.00,5.28,
16.927906288,S0-C4,Retiring,20.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S0-C4,Frontend_Bound.Frontend_Latency,16.48,% Slots,,rs_events.empty_end,0.00,5.28,
16.927906288,S0-C4,Backend_Bound.Memory_Bound,45.05,% Slots,,,0.00,5.28,
16.927906288,S0-C4,Backend_Bound.Core_Bound,12.95,% Slots,,,0.00,5.28,
16.927906288,S0-C4,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.29,
16.927906288,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
16.927906288,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.92,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
16.927906288,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.927906288,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.19,% Clocks,,,0.00,5.03,
16.927906288,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C5,Backend_Bound,62.10,% Slots,,,0.00,5.28,
16.927906288,S0-C5,Retiring,23.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S0-C5,Backend_Bound.Memory_Bound,34.80,% Slots,,,0.00,5.28,<==
16.927906288,S0-C5,Backend_Bound.Core_Bound,27.30,% Slots,,,0.00,5.28,
16.927906288,S0-C5,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
16.927906288,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
16.927906288,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.09,% Clocks,,,0.00,5.04,
16.927906288,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C6,Frontend_Bound,28.45,% Slots,,,0.00,5.29,
16.927906288,S0-C6,Backend_Bound,51.70,% Slots,,,0.00,5.29,
16.927906288,S0-C6,Backend_Bound.Memory_Bound,31.48,% Slots,,,0.00,5.29,<==
16.927906288,S0-C6,Backend_Bound.Core_Bound,20.22,% Slots,,,0.00,5.29,
16.927906288,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
16.927906288,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
16.927906288,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C7,Backend_Bound,59.72,% Slots,,,0.00,5.29,
16.927906288,S0-C7,Retiring,22.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S0-C7,Backend_Bound.Memory_Bound,40.46,% Slots,,,0.00,5.29,<==
16.927906288,S0-C7,Backend_Bound.Core_Bound,19.26,% Slots,,,0.00,5.29,
16.927906288,S0-C7,Retiring.Microcode_Sequencer,5.60,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.83,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
16.927906288,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
16.927906288,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.25,% Clocks,,,0.00,5.21,
16.927906288,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C0,Backend_Bound,66.62,% Slots,,,0.00,5.29,
16.927906288,S1-C0,Retiring,22.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S1-C0,Backend_Bound.Memory_Bound,74.22,% Slots,,,0.00,5.29,<==
16.927906288,S1-C0,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
16.927906288,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
16.927906288,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C1,Backend_Bound,60.99,% Slots,,,0.00,5.29,
16.927906288,S1-C1,Retiring,24.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S1-C1,Backend_Bound.Core_Bound,100.64,% Slots,,,0.00,5.29,<==
16.927906288,S1-C1,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C2,Backend_Bound,66.11,% Slots,,,0.00,5.29,
16.927906288,S1-C2,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S1-C2,Backend_Bound.Memory_Bound,42.15,% Slots,,,0.00,5.29,
16.927906288,S1-C2,Backend_Bound.Core_Bound,23.96,% Slots,,,0.00,5.29,
16.927906288,S1-C2,Retiring.Microcode_Sequencer,10.39,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.26,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
16.927906288,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C3,Frontend_Bound,31.61,% Slots,,,0.00,5.29,
16.927906288,S1-C3,Backend_Bound,39.53,% Slots,,,0.00,5.29,
16.927906288,S1-C3,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S1-C3,Frontend_Bound.Frontend_Latency,24.62,% Slots,,rs_events.empty_end,0.00,5.29,
16.927906288,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.31,% Slots,,,0.00,5.29,
16.927906288,S1-C3,Backend_Bound.Memory_Bound,65.58,% Slots,,,0.00,5.29,
16.927906288,S1-C3,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.12,% Clocks,,,0.00,5.29,
16.927906288,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
16.927906288,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.94,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.78,% Core_Clocks,,,0.00,5.29,
16.927906288,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
16.927906288,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
16.927906288,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C4,Backend_Bound,57.03,% Slots,,,0.00,5.28,
16.927906288,S1-C4,Retiring,22.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S1-C4,Backend_Bound.Memory_Bound,45.39,% Slots,,,0.00,5.28,
16.927906288,S1-C4,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.28,
16.927906288,S1-C4,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.65,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
16.927906288,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
16.927906288,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C5,Backend_Bound,67.41,% Slots,,,0.00,5.29,
16.927906288,S1-C5,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S1-C5,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
16.927906288,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C6,Backend_Bound,65.95,% Slots,,,0.00,5.29,
16.927906288,S1-C6,Retiring,20.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
16.927906288,S1-C6,Backend_Bound.Memory_Bound,51.72,% Slots,,,0.00,5.29,
16.927906288,S1-C6,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.29,
16.927906288,S1-C6,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.03,
16.927906288,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.43,% Clocks,,idq.ms_switches,0.00,5.29,
16.927906288,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
16.927906288,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C7,Frontend_Bound,29.68,% Slots,,,0.00,5.29,<==
16.927906288,S1-C7,Backend_Bound,23.68,% Slots,,,0.00,5.29,
16.927906288,S1-C7,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.29,
16.927906288,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.89,% Slots,,,0.00,5.29,
16.927906288,S1-C7,Backend_Bound.Memory_Bound,18.54,% Slots,,,0.00,5.29,
16.927906288,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.29,
16.927906288,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
16.927906288,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.05,% Core_Clocks,,,0.00,5.29,
16.927906288,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
16.927906288,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
16.927906288,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
16.927906288,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
16.927906288,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
18.414532586,S0-C0,Frontend_Bound,20.29,% Slots,,,0.00,5.13,
18.414532586,S0-C0,Backend_Bound,50.11,% Slots,,,0.00,5.13,
18.414532586,S0-C0,Retiring,24.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S0-C0,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.12,
18.414532586,S0-C0,Backend_Bound.Memory_Bound,45.15,% Slots,,,0.00,5.12,
18.414532586,S0-C0,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.39,
18.414532586,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
18.414532586,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.90,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
18.414532586,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.39,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.39,
18.414532586,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
18.414532586,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,23.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
18.414532586,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
18.414532586,S0-C1,Frontend_Bound,23.61,% Slots,,,0.00,5.13,
18.414532586,S0-C1,Backend_Bound,52.06,% Slots,,,0.00,5.13,
18.414532586,S0-C1,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S0-C1,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.12,
18.414532586,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.82,% Slots,,,0.00,5.13,
18.414532586,S0-C1,Backend_Bound.Memory_Bound,39.96,% Slots,,,0.00,5.12,<==
18.414532586,S0-C1,Backend_Bound.Core_Bound,12.10,% Slots,,,0.00,5.12,
18.414532586,S0-C1,Retiring.Microcode_Sequencer,4.88,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.39,
18.414532586,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
18.414532586,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.82,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.25,% Core_Clocks,,,0.00,5.12,
18.414532586,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
18.414532586,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
18.414532586,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.92,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,
18.414532586,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
18.414532586,S0-C2,Frontend_Bound,32.18,% Slots,,,0.00,5.13,
18.414532586,S0-C2,Backend_Bound,44.21,% Slots,,,0.00,5.13,
18.414532586,S0-C2,Retiring,18.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S0-C2,Frontend_Bound.Frontend_Latency,27.69,% Slots,,rs_events.empty_end,0.00,5.12,
18.414532586,S0-C2,Backend_Bound.Memory_Bound,26.81,% Slots,,,0.00,5.12,
18.414532586,S0-C2,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.12,
18.414532586,S0-C2,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.39,
18.414532586,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.21,% Clocks,,itlb_misses.walk_completed,0.00,5.38,
18.414532586,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
18.414532586,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.70,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,<==
18.414532586,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
18.414532586,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C3,Frontend_Bound,30.73,% Slots,,,0.00,5.13,
18.414532586,S0-C3,Backend_Bound,48.73,% Slots,,,0.00,5.13,
18.414532586,S0-C3,Retiring,20.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S0-C3,Frontend_Bound.Frontend_Latency,26.06,% Slots,,rs_events.empty_end,0.00,5.12,
18.414532586,S0-C3,Backend_Bound.Memory_Bound,32.38,% Slots,,,0.00,5.12,<==
18.414532586,S0-C3,Backend_Bound.Core_Bound,16.35,% Slots,,,0.00,5.12,
18.414532586,S0-C3,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
18.414532586,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.07,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
18.414532586,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
18.414532586,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
18.414532586,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.16,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,
18.414532586,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.09,% Clocks,,,0.00,5.13,
18.414532586,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C4,Backend_Bound,63.63,% Slots,,,0.00,5.13,
18.414532586,S0-C4,Retiring,24.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S0-C4,Backend_Bound.Memory_Bound,34.99,% Slots,,,0.00,5.12,
18.414532586,S0-C4,Backend_Bound.Core_Bound,28.64,% Slots,,,0.00,5.12,
18.414532586,S0-C4,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
18.414532586,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
18.414532586,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,23.05,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
18.414532586,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C5,Frontend_Bound,23.14,% Slots,,,0.00,5.13,
18.414532586,S0-C5,Backend_Bound,54.98,% Slots,,,0.00,5.13,
18.414532586,S0-C5,Retiring,19.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S0-C5,Frontend_Bound.Frontend_Latency,16.06,% Slots,,rs_events.empty_end,0.00,5.12,
18.414532586,S0-C5,Backend_Bound.Memory_Bound,48.45,% Slots,,,0.00,5.12,
18.414532586,S0-C5,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.39,
18.414532586,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
18.414532586,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
18.414532586,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.28,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.39,
18.414532586,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
18.414532586,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
18.414532586,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,27.39,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
18.414532586,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C6,Frontend_Bound,20.34,% Slots,,,0.00,5.13,
18.414532586,S0-C6,Backend_Bound,55.67,% Slots,,,0.00,5.13,
18.414532586,S0-C6,Retiring,21.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S0-C6,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.12,
18.414532586,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.00,% Slots,,,0.00,5.13,
18.414532586,S0-C6,Backend_Bound.Memory_Bound,64.72,% Slots,,,0.00,5.12,
18.414532586,S0-C6,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.39,
18.414532586,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.03,% Core_Clocks,,,0.00,5.12,
18.414532586,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.85,% Core_Clocks,,,0.00,5.12,
18.414532586,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
18.414532586,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.16,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.38,
18.414532586,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
18.414532586,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
18.414532586,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,29.42,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
18.414532586,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C7,Frontend_Bound,26.14,% Slots,,,0.00,5.13,
18.414532586,S0-C7,Backend_Bound,55.44,% Slots,,,0.00,5.13,
18.414532586,S0-C7,Retiring,21.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S0-C7,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.12,
18.414532586,S0-C7,Backend_Bound.Memory_Bound,52.10,% Slots,,,0.00,5.12,
18.414532586,S0-C7,Retiring.Microcode_Sequencer,3.87,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.39,
18.414532586,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
18.414532586,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.01,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
18.414532586,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.87,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.38,
18.414532586,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
18.414532586,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
18.414532586,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,31.85,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,<==
18.414532586,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S1-C0,Backend_Bound,62.70,% Slots,,,0.00,5.12,
18.414532586,S1-C0,Retiring,30.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S1-C0,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.06,% Clocks,,idq.ms_switches,0.00,5.4,
18.414532586,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.39,
18.414532586,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
18.414532586,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.35,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.39,
18.414532586,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C1,Backend_Bound,51.00,% Slots,,,0.00,5.12,
18.414532586,S1-C1,Retiring,30.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S1-C1,Backend_Bound.Core_Bound,53.71,% Slots,,,0.00,5.12,
18.414532586,S1-C1,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.07,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.04,% Clocks,,,0.00,5.13,<==
18.414532586,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C2,Frontend_Bound,23.29,% Slots,,,0.00,5.13,
18.414532586,S1-C2,Backend_Bound,46.30,% Slots,,,0.00,5.13,
18.414532586,S1-C2,Retiring,27.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S1-C2,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.12,
18.414532586,S1-C2,Backend_Bound.Core_Bound,50.45,% Slots,,,0.00,5.12,
18.414532586,S1-C2,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.28,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.23,% Clocks,,,0.00,5.13,<==
18.414532586,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C3,Backend_Bound,63.19,% Slots,,,0.00,5.13,
18.414532586,S1-C3,Retiring,25.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S1-C3,Backend_Bound.Core_Bound,77.10,% Slots,,,0.00,5.12,
18.414532586,S1-C3,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.75,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.17,% Clocks,,,0.00,5.13,<==
18.414532586,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C4,Backend_Bound,65.05,% Slots,,,0.00,5.13,
18.414532586,S1-C4,Retiring,28.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S1-C4,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.42,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
18.414532586,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
18.414532586,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,23.99,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.12,<==
18.414532586,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S1-C5,Backend_Bound,62.71,% Slots,,,0.00,5.13,
18.414532586,S1-C5,Retiring,26.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S1-C5,Backend_Bound.Core_Bound,90.98,% Slots,,,0.00,5.12,
18.414532586,S1-C5,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.67,% Clocks,,idq.ms_switches,0.00,5.39,
18.414532586,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.10,% Clocks,,,0.00,5.13,<==
18.414532586,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S1-C6,Backend_Bound,50.14,% Slots,,,0.00,5.13,
18.414532586,S1-C6,Retiring,25.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
18.414532586,S1-C6,Backend_Bound.Core_Bound,52.78,% Slots,,,0.00,5.12,
18.414532586,S1-C6,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.4,
18.414532586,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.40,% Clocks,,idq.ms_switches,0.00,5.4,
18.414532586,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.04,% Clocks,,,0.00,5.13,<==
18.414532586,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C7,Frontend_Bound,34.47,% Slots,,,0.00,5.13,
18.414532586,S1-C7,Bad_Speculation,10.25,% Slots,,,0.00,5.13,
18.414532586,S1-C7,Backend_Bound,15.08,% Slots,,,0.00,5.13,
18.414532586,S1-C7,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.12,<==
18.414532586,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.13,
18.414532586,S1-C7,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.414532586,S1-C7,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.12,
18.414532586,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.4,
18.414532586,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.76,
18.414532586,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.76,% Core_Clocks,,,0.00,5.12,
18.414532586,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
18.414532586,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
18.414532586,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
18.414532586,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
18.414532586,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
18.414532586,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
18.414532586,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
