0.7
2020.2
Jun 10 2021
20:04:57
D:/intelight/intelight/intelight.sim/sim_1/synth/timing/xsim/QA_tb_time_synth.v,1648749089,verilog,,D:/intelight/intelight/intelight.srcs/sim_1/new/QA_tb.v,,QA;glbl;max2to1_32bit;max2to1_32bit_10;max2to1_32bit_11;max4to1_32bit;multiply;multiply_0;plus;plus_7;plus_8;plus_9;reg_32bit;reg_32bit_1;reg_32bit_2;reg_32bit_3;reg_32bit_4;reg_32bit_5;reg_32bit_6,,axi_vip_v1_1_10;processing_system7_vip_v1_0_12;xilinx_vip,../../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl;C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include,,,,,
D:/intelight/intelight/intelight.srcs/sim_1/new/QA_tb.v,1648745540,verilog,,,,QA_tb,,axi_vip_v1_1_10;processing_system7_vip_v1_0_12;xilinx_vip,../../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl;C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include,,,,,
D:/intelight/intelight/intelight.srcs/sim_1/new/testbench_wrapper_tb.v,1648032770,verilog,,,,testbench_wrapper_tb,,axi_vip_v1_1_10;processing_system7_vip_v1_0_12;xilinx_vip,../../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl;C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include,,,,,
