# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../vivado-essentials/vivado_system/ipshared/ec67/hdl" --include "../../../../../../vivado-essentials/vivado_system/ipshared/6b56/hdl" --include "E:/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../../../vivado-essentials/fifo_8x2048/fifo_8x2048_sim_netlist.v" \
"../../../../../../vivado-essentials/vga_fifo/vga_fifo_sim_netlist.v" \
"../../../../../../vivado-essentials/fifo_32x512/fifo_32x512_sim_netlist.v" \
"../../../../../src/xillydemo.v" \
"../../../../../src/smbus.v" \
"../../../../../src/i2s_audio.v" \
"../../../../../src/xillybus.v" \
"../../../../../src/xillybus_core.v" \
"../../../../../../vivado-essentials/system.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ipshared/650c/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_xillybus_ip_0_0/sim/vivado_system_xillybus_ip_0_0.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ipshared/33bf/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ipshared/33bf/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_xillyvga_0_0/sim/vivado_system_xillyvga_0_0.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_processing_system7_0_0/sim/vivado_system_processing_system7_0_0.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_xlconcat_0_0/sim/vivado_system_xlconcat_0_0.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_xbar_0/sim/vivado_system_xbar_0.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_auto_pc_0/sim/vivado_system_auto_pc_0.v" \
"../../../../xillydemo.ip_user_files/bd/vivado_system/sim/vivado_system.v" \
"../../../../xillydemo.srcs/sources_1/ip/fifo_GS_Host_FPGA/sim/fifo_GS_Host_FPGA.v" \
"../../../../xillydemo.srcs/sources_1/ip/fifo_GS_FPGA_Host/sim/fifo_GS_FPGA_Host.v" \
"../../../../xillydemo.srcs/sources_1/new/Gs_StateMachin.v" \
"../../../../xillydemo.srcs/sources_1/new/GS_RawSignal.v" \
"../../../../xillydemo.srcs/sources_1/new/GS_SimSignal.v" \
"../../../../xillydemo.srcs/sim_1/new/GS_TestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
