

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2'
================================================================
* Date:           Sat Sep  2 22:11:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.940 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1_VITIS_LOOP_115_2  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln114_1_fu_96_p2      |         +|   0|  0|  13|          10|           1|
    |add_ln114_fu_108_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln115_fu_136_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln116_fu_167_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln114_fu_90_p2       |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln115_fu_114_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln114_1_fu_128_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln114_fu_120_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          51|          38|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten92_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v55_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v56_load               |   9|          2|    7|         14|
    |indvar_flatten92_fu_54                  |   9|          2|   10|         20|
    |v55_fu_50                               |   9|          2|    4|          8|
    |v56_fu_46                               |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten92_fu_54   |  10|   0|   10|          0|
    |select_ln114_1_reg_207   |   4|   0|    4|          0|
    |select_ln114_reg_202     |   7|   0|    7|          0|
    |v55_fu_50                |   4|   0|    4|          0|
    |v56_fu_46                |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   35|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2|  return value|
|v80_address0  |  out|   10|   ap_memory|                                                        v80|         array|
|v80_ce0       |  out|    1|   ap_memory|                                                        v80|         array|
|v80_we0       |  out|    1|   ap_memory|                                                        v80|         array|
|v80_d0        |  out|   32|   ap_memory|                                                        v80|         array|
+--------------+-----+-----+------------+-----------------------------------------------------------+--------------+

