<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Platform-specific intrinsics for the `wasm32` platform."><title>core::arch::wasm32 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-bbd8d786.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="1.95.0" data-rustdoc-version="1.95.0-nightly (39052daf9 2026-01-22)" data-channel="nightly" data-search-js="search-86d08462.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../static.files/storage-f9617a14.js"></script><script defer src="../sidebar-items1.95.0.js"></script><script defer src="../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-ffcac47a.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module wasm32</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../core/index.html"><img class="rust-logo" src="../../../static.files/rust-logo-9a9549ea.svg" alt="logo"></a><h2><a href="../../../core/index.html">core</a><span class="version">1.95.0-nightly</span></h2></div><div class="version">(39052daf9	2026-01-22)</div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module wasm32</a></h2><h3><a href="#">Sections</a></h3><ul class="block top-toc"><li><a href="#atomics" title="Atomics">Atomics</a></li><li><a href="#simd" title="SIMD">SIMD</a></li></ul><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In core::<wbr>arch</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">core</a>::<wbr><a href="../index.html">arch</a></div><h1>Module <span>wasm32</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><span class="since" title="Stable since Rust version 1.33.0">1.33.0</span> · <a class="src" href="../../../src/core/stdarch/crates/core_arch/src/mod.rs.html#205">Source</a> </span></div><span class="item-info"><div class="stab portability">Available on <strong>WebAssembly</strong> only.</div></span><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Platform-specific intrinsics for the <code>wasm32</code> platform.</p>
<p>This module provides intrinsics specific to the WebAssembly
architecture. Here you’ll find intrinsics specific to WebAssembly that
aren’t otherwise surfaced somewhere in a cross-platform abstraction of
<code>std</code>, and you’ll also find functions for leveraging WebAssembly
proposals such as <a href="https://github.com/webassembly/threads">atomics</a> and <a href="https://github.com/webassembly/simd">simd</a>.</p>
<p>Intrinsics in the <code>wasm32</code> module are modeled after the WebAssembly
instructions that they represent. Most functions are named after the
instruction they intend to correspond to, and the arguments/results
correspond to the type signature of the instruction itself. Stable
WebAssembly instructions are <a href="https://webassembly.github.io/spec/core/valid/instructions.html">documented online</a>.</p>
<p>If a proposal is not yet stable in WebAssembly itself then the functions
within this function may be unstable and require the nightly channel of
Rust to use. As the proposal itself stabilizes the intrinsics in this
module should stabilize as well.</p>
<p>See the <a href="../index.html">module documentation</a> for general information
about the <code>arch</code> module and platform intrinsics.</p>
<h3 id="atomics"><a class="doc-anchor" href="#atomics">§</a>Atomics</h3>
<p>The <a href="https://github.com/webassembly/threads">threads proposal</a> for WebAssembly adds a number of
instructions for dealing with multithreaded programs. Most instructions
added in the <a href="https://github.com/webassembly/threads">atomics</a> proposal are exposed in Rust through the
<code>std::sync::atomic</code> module. Some instructions, however, don’t have
direct equivalents in Rust so they’re exposed here instead.</p>
<p>Note that the instructions added in the <a href="https://github.com/webassembly/threads">atomics</a> proposal can work in
either a context with a shared wasm memory and without. These intrinsics
are always available in the standard library, but you likely won’t be
able to use them too productively unless you recompile the standard
library (and all your code) with <code>-Ctarget-feature=+atomics</code>.</p>
<p>It’s also worth pointing out that multi-threaded WebAssembly and its
story in Rust is still in a somewhat “early days” phase as of the time
of this writing. Pieces should mostly work but it generally requires a
good deal of manual setup. At this time it’s not as simple as “just call
<code>std::thread::spawn</code>”, but it will hopefully get there one day!</p>
<h3 id="simd"><a class="doc-anchor" href="#simd">§</a>SIMD</h3>
<p>The <a href="https://github.com/webassembly/simd">simd proposal</a> for WebAssembly added a new <code>v128</code> type for a
128-bit SIMD register. It also added a large array of instructions to
operate on the <code>v128</code> type to perform data processing. Using SIMD on
wasm is intended to be similar to as you would on <code>x86_64</code>, for example.
You’d write a function such as:</p>

<div class="example-wrap ignore"><a href="#" class="tooltip" title="This example is not tested">ⓘ</a><pre class="rust rust-example-rendered"><code><span class="attr">#[cfg(target_arch = <span class="string">"wasm32"</span>)]
#[target_feature(enable = <span class="string">"simd128"</span>)]
</span><span class="kw">unsafe fn </span>uses_simd() {
    <span class="kw">use </span>std::arch::wasm32::<span class="kw-2">*</span>;
    <span class="comment">// ...
</span>}</code></pre><a class="test-arrow" target="_blank" title="Run code" href="https://play.rust-lang.org/?code=%23!%5Ballow(unused)%5D%0Afn+main()+%7B%0A++++%23%5Bcfg(target_arch+=+%22wasm32%22)%5D%0A++++%23%5Btarget_feature(enable+=+%22simd128%22)%5D%0A++++unsafe+fn+uses_simd()+%7B%0A++++++++use+std::arch::wasm32::*;%0A++++++++//+...%0A++++%7D%0A%7D&amp;edition=2024"></a></div>
<p>Unlike <code>x86_64</code>, however, WebAssembly does not currently have dynamic
detection at runtime as to whether SIMD is supported (this is one of the
motivators for the <a href="https://github.com/webassembly/conditional-sections">conditional sections</a> and <a href="https://github.com/WebAssembly/feature-detection">feature
detection</a> proposals, but that is still pretty early days). This means
that your binary will either have SIMD and can only run on engines
which support SIMD, or it will not have SIMD at all. For compatibility
the standard library itself does not use any SIMD internally.
Determining how best to ship your WebAssembly binary with SIMD is
largely left up to you as it can be pretty nuanced depending on
your situation.</p>
<p>To enable SIMD support at compile time you need to do one of two things:</p>
<ul>
<li>
<p>First you can annotate functions with <code>#[target_feature(enable = "simd128")]</code>. This causes just that one function to have SIMD support
available to it, and intrinsics will get inlined as usual in this
situation.</p>
</li>
<li>
<p>Second you can compile your program with <code>-Ctarget-feature=+simd128</code>.
This compilation flag blanket enables SIMD support for your entire
compilation. Note that this does not include the standard library
unless you <a href="https://doc.rust-lang.org/nightly/cargo/reference/unstable.html#build-std">recompile the standard library</a>.</p>
</li>
</ul>
<p>If you enable SIMD via either of these routes then you’ll have a
WebAssembly binary that uses SIMD instructions, and you’ll need to ship
that accordingly. Also note that if you call SIMD intrinsics but don’t
enable SIMD via either of these mechanisms, you’ll still have SIMD
generated in your program. This means to generate a binary without SIMD
you’ll need to avoid both options above plus calling into any intrinsics
in this module.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.v128.html" title="struct core::arch::wasm32::v128">v128</a></dt><dd>WASM-specific 128-bit wide SIMD vector type.</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.f32x4.html" title="fn core::arch::wasm32::f32x4">f32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.f32x4_abs.html" title="fn core::arch::wasm32::f32x4_abs">f32x4_<wbr>abs</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Calculates the absolute value of each lane of a 128-bit vector interpreted
as four 32-bit floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_add.html" title="fn core::arch::wasm32::f32x4_add">f32x4_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise addition of two 128-bit vectors interpreted as four 32-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_ceil.html" title="fn core::arch::wasm32::f32x4_ceil">f32x4_<wbr>ceil</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding to the nearest integral value not smaller than the input.</dd><dt><a class="fn" href="fn.f32x4_convert_i32x4.html" title="fn core::arch::wasm32::f32x4_convert_i32x4">f32x4_<wbr>convert_<wbr>i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts a 128-bit vector interpreted as four 32-bit signed integers into a
128-bit vector of four 32-bit floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_convert_u32x4.html" title="fn core::arch::wasm32::f32x4_convert_u32x4">f32x4_<wbr>convert_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts a 128-bit vector interpreted as four 32-bit unsigned integers into a
128-bit vector of four 32-bit floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_demote_f64x2_zero.html" title="fn core::arch::wasm32::f32x4_demote_f64x2_zero">f32x4_<wbr>demote_<wbr>f64x2_<wbr>zero</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Conversion of the two double-precision floating point lanes to two lower
single-precision lanes of the result. The two higher lanes of the result are
initialized to zero. If the conversion result is not representable as a
single-precision floating point number, it is rounded to the nearest-even
representable number.</dd><dt><a class="fn" href="fn.f32x4_div.html" title="fn core::arch::wasm32::f32x4_div">f32x4_<wbr>div</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise division of two 128-bit vectors interpreted as four 32-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_eq.html" title="fn core::arch::wasm32::f32x4_eq">f32x4_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_extract_lane.html" title="fn core::arch::wasm32::f32x4_extract_lane">f32x4_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 4 packed f32 numbers.</dd><dt><a class="fn" href="fn.f32x4_floor.html" title="fn core::arch::wasm32::f32x4_floor">f32x4_<wbr>floor</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding to the nearest integral value not greater than the input.</dd><dt><a class="fn" href="fn.f32x4_ge.html" title="fn core::arch::wasm32::f32x4_ge">f32x4_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_gt.html" title="fn core::arch::wasm32::f32x4_gt">f32x4_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_le.html" title="fn core::arch::wasm32::f32x4_le">f32x4_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_lt.html" title="fn core::arch::wasm32::f32x4_lt">f32x4_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_max.html" title="fn core::arch::wasm32::f32x4_max">f32x4_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Calculates the lane-wise minimum of two 128-bit vectors interpreted
as four 32-bit floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_min.html" title="fn core::arch::wasm32::f32x4_min">f32x4_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Calculates the lane-wise minimum of two 128-bit vectors interpreted
as four 32-bit floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_mul.html" title="fn core::arch::wasm32::f32x4_mul">f32x4_<wbr>mul</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise multiplication of two 128-bit vectors interpreted as four 32-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_ne.html" title="fn core::arch::wasm32::f32x4_ne">f32x4_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_nearest.html" title="fn core::arch::wasm32::f32x4_nearest">f32x4_<wbr>nearest</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding to the nearest integral value; if two values are equally
near, rounds to the even one.</dd><dt><a class="fn" href="fn.f32x4_neg.html" title="fn core::arch::wasm32::f32x4_neg">f32x4_<wbr>neg</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Negates each lane of a 128-bit vector interpreted as four 32-bit floating
point numbers.</dd><dt><a class="fn" href="fn.f32x4_pmax.html" title="fn core::arch::wasm32::f32x4_pmax">f32x4_<wbr>pmax</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise maximum value, defined as <code>a &lt; b ? b : a</code></dd><dt><a class="fn" href="fn.f32x4_pmin.html" title="fn core::arch::wasm32::f32x4_pmin">f32x4_<wbr>pmin</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise minimum value, defined as <code>b &lt; a ? b : a</code></dd><dt><a class="fn" href="fn.f32x4_relaxed_madd.html" title="fn core::arch::wasm32::f32x4_relaxed_madd">f32x4_<wbr>relaxed_<wbr>madd</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>Computes <code>a * b + c</code> with either one rounding or two roundings.</dd><dt><a class="fn" href="fn.f32x4_relaxed_max.html" title="fn core::arch::wasm32::f32x4_relaxed_max">f32x4_<wbr>relaxed_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>f32x4_max</code> which has implementation-specific behavior
when its operands are NaN or signed zeroes. For more information, see <a href="https://webassembly.github.io/spec/core/exec/numerics.html#op-frelaxed-max">the
WebAssembly
specification</a>.</dd><dt><a class="fn" href="fn.f32x4_relaxed_min.html" title="fn core::arch::wasm32::f32x4_relaxed_min">f32x4_<wbr>relaxed_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>f32x4_min</code> which has implementation-specific behavior
when its operands are NaN or signed zeroes. For more information, see <a href="https://webassembly.github.io/spec/core/exec/numerics.html#op-frelaxed-min">the
WebAssembly
specification</a>.</dd><dt><a class="fn" href="fn.f32x4_relaxed_nmadd.html" title="fn core::arch::wasm32::f32x4_relaxed_nmadd">f32x4_<wbr>relaxed_<wbr>nmadd</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>Computes <code>-a * b + c</code> with either one rounding or two roundings.</dd><dt><a class="fn" href="fn.f32x4_replace_lane.html" title="fn core::arch::wasm32::f32x4_replace_lane">f32x4_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 4 packed f32 numbers.</dd><dt><a class="fn" href="fn.f32x4_splat.html" title="fn core::arch::wasm32::f32x4_splat">f32x4_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.f32x4_sqrt.html" title="fn core::arch::wasm32::f32x4_sqrt">f32x4_<wbr>sqrt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Calculates the square root of each lane of a 128-bit vector interpreted as
four 32-bit floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_sub.html" title="fn core::arch::wasm32::f32x4_sub">f32x4_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise subtraction of two 128-bit vectors interpreted as four 32-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f32x4_trunc.html" title="fn core::arch::wasm32::f32x4_trunc">f32x4_<wbr>trunc</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding to the nearest integral value with the magnitude not
larger than the input.</dd><dt><a class="fn" href="fn.f64x2.html" title="fn core::arch::wasm32::f64x2">f64x2</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.f64x2_abs.html" title="fn core::arch::wasm32::f64x2_abs">f64x2_<wbr>abs</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Calculates the absolute value of each lane of a 128-bit vector interpreted
as two 64-bit floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_add.html" title="fn core::arch::wasm32::f64x2_add">f64x2_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise add of two 128-bit vectors interpreted as two 64-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_ceil.html" title="fn core::arch::wasm32::f64x2_ceil">f64x2_<wbr>ceil</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding to the nearest integral value not smaller than the input.</dd><dt><a class="fn" href="fn.f64x2_convert_low_i32x4.html" title="fn core::arch::wasm32::f64x2_convert_low_i32x4">f64x2_<wbr>convert_<wbr>low_<wbr>i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise conversion from integer to floating point.</dd><dt><a class="fn" href="fn.f64x2_convert_low_u32x4.html" title="fn core::arch::wasm32::f64x2_convert_low_u32x4">f64x2_<wbr>convert_<wbr>low_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise conversion from integer to floating point.</dd><dt><a class="fn" href="fn.f64x2_div.html" title="fn core::arch::wasm32::f64x2_div">f64x2_<wbr>div</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise divide of two 128-bit vectors interpreted as two 64-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_eq.html" title="fn core::arch::wasm32::f64x2_eq">f64x2_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_extract_lane.html" title="fn core::arch::wasm32::f64x2_extract_lane">f64x2_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 2 packed f64 numbers.</dd><dt><a class="fn" href="fn.f64x2_floor.html" title="fn core::arch::wasm32::f64x2_floor">f64x2_<wbr>floor</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding to the nearest integral value not greater than the input.</dd><dt><a class="fn" href="fn.f64x2_ge.html" title="fn core::arch::wasm32::f64x2_ge">f64x2_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_gt.html" title="fn core::arch::wasm32::f64x2_gt">f64x2_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_le.html" title="fn core::arch::wasm32::f64x2_le">f64x2_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_lt.html" title="fn core::arch::wasm32::f64x2_lt">f64x2_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_max.html" title="fn core::arch::wasm32::f64x2_max">f64x2_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Calculates the lane-wise maximum of two 128-bit vectors interpreted
as two 64-bit floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_min.html" title="fn core::arch::wasm32::f64x2_min">f64x2_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Calculates the lane-wise minimum of two 128-bit vectors interpreted
as two 64-bit floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_mul.html" title="fn core::arch::wasm32::f64x2_mul">f64x2_<wbr>mul</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise multiply of two 128-bit vectors interpreted as two 64-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_ne.html" title="fn core::arch::wasm32::f64x2_ne">f64x2_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_nearest.html" title="fn core::arch::wasm32::f64x2_nearest">f64x2_<wbr>nearest</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding to the nearest integral value; if two values are equally
near, rounds to the even one.</dd><dt><a class="fn" href="fn.f64x2_neg.html" title="fn core::arch::wasm32::f64x2_neg">f64x2_<wbr>neg</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Negates each lane of a 128-bit vector interpreted as two 64-bit floating
point numbers.</dd><dt><a class="fn" href="fn.f64x2_pmax.html" title="fn core::arch::wasm32::f64x2_pmax">f64x2_<wbr>pmax</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise maximum value, defined as <code>a &lt; b ? b : a</code></dd><dt><a class="fn" href="fn.f64x2_pmin.html" title="fn core::arch::wasm32::f64x2_pmin">f64x2_<wbr>pmin</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise minimum value, defined as <code>b &lt; a ? b : a</code></dd><dt><a class="fn" href="fn.f64x2_promote_low_f32x4.html" title="fn core::arch::wasm32::f64x2_promote_low_f32x4">f64x2_<wbr>promote_<wbr>low_<wbr>f32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Conversion of the two lower single-precision floating point lanes to the two
double-precision lanes of the result.</dd><dt><a class="fn" href="fn.f64x2_relaxed_madd.html" title="fn core::arch::wasm32::f64x2_relaxed_madd">f64x2_<wbr>relaxed_<wbr>madd</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>Computes <code>a * b + c</code> with either one rounding or two roundings.</dd><dt><a class="fn" href="fn.f64x2_relaxed_max.html" title="fn core::arch::wasm32::f64x2_relaxed_max">f64x2_<wbr>relaxed_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>f64x2_max</code> which has implementation-specific behavior
when its operands are NaN or signed zeroes. For more information, see <a href="https://webassembly.github.io/spec/core/exec/numerics.html#op-frelaxed-max">the
WebAssembly
specification</a>.</dd><dt><a class="fn" href="fn.f64x2_relaxed_min.html" title="fn core::arch::wasm32::f64x2_relaxed_min">f64x2_<wbr>relaxed_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>f64x2_min</code> which has implementation-specific behavior
when its operands are NaN or signed zeroes. For more information, see <a href="https://webassembly.github.io/spec/core/exec/numerics.html#op-frelaxed-min">the
WebAssembly
specification</a>.</dd><dt><a class="fn" href="fn.f64x2_relaxed_nmadd.html" title="fn core::arch::wasm32::f64x2_relaxed_nmadd">f64x2_<wbr>relaxed_<wbr>nmadd</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>Computes <code>-a * b + c</code> with either one rounding or two roundings.</dd><dt><a class="fn" href="fn.f64x2_replace_lane.html" title="fn core::arch::wasm32::f64x2_replace_lane">f64x2_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 2 packed f64 numbers.</dd><dt><a class="fn" href="fn.f64x2_splat.html" title="fn core::arch::wasm32::f64x2_splat">f64x2_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.f64x2_sqrt.html" title="fn core::arch::wasm32::f64x2_sqrt">f64x2_<wbr>sqrt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Calculates the square root of each lane of a 128-bit vector interpreted as
two 64-bit floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_sub.html" title="fn core::arch::wasm32::f64x2_sub">f64x2_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise subtract of two 128-bit vectors interpreted as two 64-bit
floating point numbers.</dd><dt><a class="fn" href="fn.f64x2_trunc.html" title="fn core::arch::wasm32::f64x2_trunc">f64x2_<wbr>trunc</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding to the nearest integral value with the magnitude not
larger than the input.</dd><dt><a class="fn" href="fn.i8x16.html" title="fn core::arch::wasm32::i8x16">i8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.i8x16_abs.html" title="fn core::arch::wasm32::i8x16_abs">i8x16_<wbr>abs</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise wrapping absolute value.</dd><dt><a class="fn" href="fn.i8x16_add.html" title="fn core::arch::wasm32::i8x16_add">i8x16_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed sixteen 8-bit integers.</dd><dt><a class="fn" href="fn.i8x16_add_sat.html" title="fn core::arch::wasm32::i8x16_add_sat">i8x16_<wbr>add_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed sixteen 8-bit signed
integers, saturating on overflow to <code>i8::MAX</code>.</dd><dt><a class="fn" href="fn.i8x16_all_true.html" title="fn core::arch::wasm32::i8x16_all_true">i8x16_<wbr>all_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns true if all lanes are non-zero, false otherwise.</dd><dt><a class="fn" href="fn.i8x16_bitmask.html" title="fn core::arch::wasm32::i8x16_bitmask">i8x16_<wbr>bitmask</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</dd><dt><a class="fn" href="fn.i8x16_eq.html" title="fn core::arch::wasm32::i8x16_eq">i8x16_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
integers.</dd><dt><a class="fn" href="fn.i8x16_extract_lane.html" title="fn core::arch::wasm32::i8x16_extract_lane">i8x16_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 16 packed i8 numbers.</dd><dt><a class="fn" href="fn.i8x16_ge.html" title="fn core::arch::wasm32::i8x16_ge">i8x16_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
signed integers.</dd><dt><a class="fn" href="fn.i8x16_gt.html" title="fn core::arch::wasm32::i8x16_gt">i8x16_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
signed integers.</dd><dt><a class="fn" href="fn.i8x16_le.html" title="fn core::arch::wasm32::i8x16_le">i8x16_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
signed integers.</dd><dt><a class="fn" href="fn.i8x16_lt.html" title="fn core::arch::wasm32::i8x16_lt">i8x16_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
signed integers.</dd><dt><a class="fn" href="fn.i8x16_max.html" title="fn core::arch::wasm32::i8x16_max">i8x16_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise signed integers, and returns the maximum of
each pair.</dd><dt><a class="fn" href="fn.i8x16_min.html" title="fn core::arch::wasm32::i8x16_min">i8x16_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise signed integers, and returns the minimum of
each pair.</dd><dt><a class="fn" href="fn.i8x16_narrow_i16x8.html" title="fn core::arch::wasm32::i8x16_narrow_i16x8">i8x16_<wbr>narrow_<wbr>i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts two input vectors into a smaller lane vector by narrowing each
lane.</dd><dt><a class="fn" href="fn.i8x16_ne.html" title="fn core::arch::wasm32::i8x16_ne">i8x16_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
integers.</dd><dt><a class="fn" href="fn.i8x16_neg.html" title="fn core::arch::wasm32::i8x16_neg">i8x16_<wbr>neg</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Negates a 128-bit vectors interpreted as sixteen 8-bit signed integers</dd><dt><a class="fn" href="fn.i8x16_popcnt.html" title="fn core::arch::wasm32::i8x16_popcnt">i8x16_<wbr>popcnt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Count the number of bits set to one within each lane.</dd><dt><a class="fn" href="fn.i8x16_relaxed_laneselect.html" title="fn core::arch::wasm32::i8x16_relaxed_laneselect">i8x16_<wbr>relaxed_<wbr>laneselect</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>v128_bitselect</code> where this either behaves the same as
<code>v128_bitselect</code> or the high bit of each lane <code>m</code> is inspected and the
corresponding lane of <code>a</code> is chosen if the bit is 1 or the lane of <code>b</code> is
chosen if it’s zero.</dd><dt><a class="fn" href="fn.i8x16_relaxed_swizzle.html" title="fn core::arch::wasm32::i8x16_relaxed_swizzle">i8x16_<wbr>relaxed_<wbr>swizzle</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>i8x16_swizzle(a, s)</code> which selects lanes from <code>a</code>
using indices in <code>s</code>.</dd><dt><a class="fn" href="fn.i8x16_replace_lane.html" title="fn core::arch::wasm32::i8x16_replace_lane">i8x16_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 16 packed i8 numbers.</dd><dt><a class="fn" href="fn.i8x16_shl.html" title="fn core::arch::wasm32::i8x16_shl">i8x16_<wbr>shl</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the left by the specified number of bits.</dd><dt><a class="fn" href="fn.i8x16_shr.html" title="fn core::arch::wasm32::i8x16_shr">i8x16_<wbr>shr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the right by the specified number of bits, sign
extending.</dd><dt><a class="fn" href="fn.i8x16_shuffle.html" title="fn core::arch::wasm32::i8x16_shuffle">i8x16_<wbr>shuffle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns a new vector with lanes selected from the lanes of the two input
vectors <code>$a</code> and <code>$b</code> specified in the 16 immediate operands.</dd><dt><a class="fn" href="fn.i8x16_splat.html" title="fn core::arch::wasm32::i8x16_splat">i8x16_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.i8x16_sub.html" title="fn core::arch::wasm32::i8x16_sub">i8x16_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed sixteen 8-bit integers.</dd><dt><a class="fn" href="fn.i8x16_sub_sat.html" title="fn core::arch::wasm32::i8x16_sub_sat">i8x16_<wbr>sub_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed sixteen 8-bit
signed integers, saturating on overflow to <code>i8::MIN</code>.</dd><dt><a class="fn" href="fn.i8x16_swizzle.html" title="fn core::arch::wasm32::i8x16_swizzle">i8x16_<wbr>swizzle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns a new vector with lanes selected from the lanes of the first input
vector <code>a</code> specified in the second input vector <code>s</code>.</dd><dt><a class="fn" href="fn.i16x8.html" title="fn core::arch::wasm32::i16x8">i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.i16x8_abs.html" title="fn core::arch::wasm32::i16x8_abs">i16x8_<wbr>abs</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise wrapping absolute value.</dd><dt><a class="fn" href="fn.i16x8_add.html" title="fn core::arch::wasm32::i16x8_add">i16x8_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed eight 16-bit integers.</dd><dt><a class="fn" href="fn.i16x8_add_sat.html" title="fn core::arch::wasm32::i16x8_add_sat">i16x8_<wbr>add_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed eight 16-bit signed
integers, saturating on overflow to <code>i16::MAX</code>.</dd><dt><a class="fn" href="fn.i16x8_all_true.html" title="fn core::arch::wasm32::i16x8_all_true">i16x8_<wbr>all_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns true if all lanes are non-zero, false otherwise.</dd><dt><a class="fn" href="fn.i16x8_bitmask.html" title="fn core::arch::wasm32::i16x8_bitmask">i16x8_<wbr>bitmask</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</dd><dt><a class="fn" href="fn.i16x8_eq.html" title="fn core::arch::wasm32::i16x8_eq">i16x8_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
integers.</dd><dt><a class="fn" href="fn.i16x8_extadd_pairwise_i8x16.html" title="fn core::arch::wasm32::i16x8_extadd_pairwise_i8x16">i16x8_<wbr>extadd_<wbr>pairwise_<wbr>i8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</dd><dt><a class="fn" href="fn.i16x8_extadd_pairwise_u8x16.html" title="fn core::arch::wasm32::i16x8_extadd_pairwise_u8x16">i16x8_<wbr>extadd_<wbr>pairwise_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</dd><dt><a class="fn" href="fn.i16x8_extend_high_i8x16.html" title="fn core::arch::wasm32::i16x8_extend_high_i8x16">i16x8_<wbr>extend_<wbr>high_<wbr>i8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, sign extended.</dd><dt><a class="fn" href="fn.i16x8_extend_high_u8x16.html" title="fn core::arch::wasm32::i16x8_extend_high_u8x16">i16x8_<wbr>extend_<wbr>high_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.i16x8_extend_low_i8x16.html" title="fn core::arch::wasm32::i16x8_extend_low_i8x16">i16x8_<wbr>extend_<wbr>low_<wbr>i8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, sign extended.</dd><dt><a class="fn" href="fn.i16x8_extend_low_u8x16.html" title="fn core::arch::wasm32::i16x8_extend_low_u8x16">i16x8_<wbr>extend_<wbr>low_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.i16x8_extmul_high_i8x16.html" title="fn core::arch::wasm32::i16x8_extmul_high_i8x16">i16x8_<wbr>extmul_<wbr>high_<wbr>i8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i16x8_extmul_high_u8x16.html" title="fn core::arch::wasm32::i16x8_extmul_high_u8x16">i16x8_<wbr>extmul_<wbr>high_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i16x8_extmul_low_i8x16.html" title="fn core::arch::wasm32::i16x8_extmul_low_i8x16">i16x8_<wbr>extmul_<wbr>low_<wbr>i8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i16x8_extmul_low_u8x16.html" title="fn core::arch::wasm32::i16x8_extmul_low_u8x16">i16x8_<wbr>extmul_<wbr>low_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i16x8_extract_lane.html" title="fn core::arch::wasm32::i16x8_extract_lane">i16x8_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 8 packed i16 numbers.</dd><dt><a class="fn" href="fn.i16x8_ge.html" title="fn core::arch::wasm32::i16x8_ge">i16x8_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
signed integers.</dd><dt><a class="fn" href="fn.i16x8_gt.html" title="fn core::arch::wasm32::i16x8_gt">i16x8_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
signed integers.</dd><dt><a class="fn" href="fn.i16x8_le.html" title="fn core::arch::wasm32::i16x8_le">i16x8_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
signed integers.</dd><dt><a class="fn" href="fn.i16x8_load_extend_i8x8.html" title="fn core::arch::wasm32::i16x8_load_extend_i8x8">i16x8_<wbr>load_<wbr>extend_<wbr>i8x8</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load eight 8-bit integers and sign extend each one to a 16-bit lane</dd><dt><a class="fn" href="fn.i16x8_load_extend_u8x8.html" title="fn core::arch::wasm32::i16x8_load_extend_u8x8">i16x8_<wbr>load_<wbr>extend_<wbr>u8x8</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load eight 8-bit integers and zero extend each one to a 16-bit lane</dd><dt><a class="fn" href="fn.i16x8_lt.html" title="fn core::arch::wasm32::i16x8_lt">i16x8_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
signed integers.</dd><dt><a class="fn" href="fn.i16x8_max.html" title="fn core::arch::wasm32::i16x8_max">i16x8_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise signed integers, and returns the maximum of
each pair.</dd><dt><a class="fn" href="fn.i16x8_min.html" title="fn core::arch::wasm32::i16x8_min">i16x8_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise signed integers, and returns the minimum of
each pair.</dd><dt><a class="fn" href="fn.i16x8_mul.html" title="fn core::arch::wasm32::i16x8_mul">i16x8_<wbr>mul</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Multiplies two 128-bit vectors as if they were two packed eight 16-bit
signed integers.</dd><dt><a class="fn" href="fn.i16x8_narrow_i32x4.html" title="fn core::arch::wasm32::i16x8_narrow_i32x4">i16x8_<wbr>narrow_<wbr>i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts two input vectors into a smaller lane vector by narrowing each
lane.</dd><dt><a class="fn" href="fn.i16x8_ne.html" title="fn core::arch::wasm32::i16x8_ne">i16x8_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
integers.</dd><dt><a class="fn" href="fn.i16x8_neg.html" title="fn core::arch::wasm32::i16x8_neg">i16x8_<wbr>neg</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Negates a 128-bit vectors interpreted as eight 16-bit signed integers</dd><dt><a class="fn" href="fn.i16x8_q15mulr_sat.html" title="fn core::arch::wasm32::i16x8_q15mulr_sat">i16x8_<wbr>q15mulr_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise saturating rounding multiplication in Q15 format.</dd><dt><a class="fn" href="fn.i16x8_relaxed_dot_i8x16_i7x16.html" title="fn core::arch::wasm32::i16x8_relaxed_dot_i8x16_i7x16">i16x8_<wbr>relaxed_<wbr>dot_<wbr>i8x16_<wbr>i7x16</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed dot-product instruction.</dd><dt><a class="fn" href="fn.i16x8_relaxed_laneselect.html" title="fn core::arch::wasm32::i16x8_relaxed_laneselect">i16x8_<wbr>relaxed_<wbr>laneselect</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>v128_bitselect</code> where this either behaves the same as
<code>v128_bitselect</code> or the high bit of each lane <code>m</code> is inspected and the
corresponding lane of <code>a</code> is chosen if the bit is 1 or the lane of <code>b</code> is
chosen if it’s zero.</dd><dt><a class="fn" href="fn.i16x8_relaxed_q15mulr.html" title="fn core::arch::wasm32::i16x8_relaxed_q15mulr">i16x8_<wbr>relaxed_<wbr>q15mulr</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>i16x8_relaxed_q15mulr</code> where if both lanes are
<code>i16::MIN</code> then the result is either <code>i16::MIN</code> or <code>i16::MAX</code>.</dd><dt><a class="fn" href="fn.i16x8_replace_lane.html" title="fn core::arch::wasm32::i16x8_replace_lane">i16x8_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 8 packed i16 numbers.</dd><dt><a class="fn" href="fn.i16x8_shl.html" title="fn core::arch::wasm32::i16x8_shl">i16x8_<wbr>shl</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the left by the specified number of bits.</dd><dt><a class="fn" href="fn.i16x8_shr.html" title="fn core::arch::wasm32::i16x8_shr">i16x8_<wbr>shr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the right by the specified number of bits, sign
extending.</dd><dt><a class="fn" href="fn.i16x8_shuffle.html" title="fn core::arch::wasm32::i16x8_shuffle">i16x8_<wbr>shuffle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Same as <a href="fn.i8x16_shuffle.html" title="fn core::arch::wasm32::i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were eight
16-bit integers, only taking 8 indices to shuffle.</dd><dt><a class="fn" href="fn.i16x8_splat.html" title="fn core::arch::wasm32::i16x8_splat">i16x8_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.i16x8_sub.html" title="fn core::arch::wasm32::i16x8_sub">i16x8_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed eight 16-bit integers.</dd><dt><a class="fn" href="fn.i16x8_sub_sat.html" title="fn core::arch::wasm32::i16x8_sub_sat">i16x8_<wbr>sub_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed eight 16-bit
signed integers, saturating on overflow to <code>i16::MIN</code>.</dd><dt><a class="fn" href="fn.i32x4.html" title="fn core::arch::wasm32::i32x4">i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.i32x4_abs.html" title="fn core::arch::wasm32::i32x4_abs">i32x4_<wbr>abs</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise wrapping absolute value.</dd><dt><a class="fn" href="fn.i32x4_add.html" title="fn core::arch::wasm32::i32x4_add">i32x4_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed four 32-bit integers.</dd><dt><a class="fn" href="fn.i32x4_all_true.html" title="fn core::arch::wasm32::i32x4_all_true">i32x4_<wbr>all_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns true if all lanes are non-zero, false otherwise.</dd><dt><a class="fn" href="fn.i32x4_bitmask.html" title="fn core::arch::wasm32::i32x4_bitmask">i32x4_<wbr>bitmask</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</dd><dt><a class="fn" href="fn.i32x4_dot_i16x8.html" title="fn core::arch::wasm32::i32x4_dot_i16x8">i32x4_<wbr>dot_<wbr>i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise multiply signed 16-bit integers in the two input vectors and add
adjacent pairs of the full 32-bit results.</dd><dt><a class="fn" href="fn.i32x4_eq.html" title="fn core::arch::wasm32::i32x4_eq">i32x4_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
integers.</dd><dt><a class="fn" href="fn.i32x4_extadd_pairwise_i16x8.html" title="fn core::arch::wasm32::i32x4_extadd_pairwise_i16x8">i32x4_<wbr>extadd_<wbr>pairwise_<wbr>i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</dd><dt><a class="fn" href="fn.i32x4_extadd_pairwise_u16x8.html" title="fn core::arch::wasm32::i32x4_extadd_pairwise_u16x8">i32x4_<wbr>extadd_<wbr>pairwise_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</dd><dt><a class="fn" href="fn.i32x4_extend_high_i16x8.html" title="fn core::arch::wasm32::i32x4_extend_high_i16x8">i32x4_<wbr>extend_<wbr>high_<wbr>i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, sign extended.</dd><dt><a class="fn" href="fn.i32x4_extend_high_u16x8.html" title="fn core::arch::wasm32::i32x4_extend_high_u16x8">i32x4_<wbr>extend_<wbr>high_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.i32x4_extend_low_i16x8.html" title="fn core::arch::wasm32::i32x4_extend_low_i16x8">i32x4_<wbr>extend_<wbr>low_<wbr>i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, sign extended.</dd><dt><a class="fn" href="fn.i32x4_extend_low_u16x8.html" title="fn core::arch::wasm32::i32x4_extend_low_u16x8">i32x4_<wbr>extend_<wbr>low_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.i32x4_extmul_high_i16x8.html" title="fn core::arch::wasm32::i32x4_extmul_high_i16x8">i32x4_<wbr>extmul_<wbr>high_<wbr>i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i32x4_extmul_high_u16x8.html" title="fn core::arch::wasm32::i32x4_extmul_high_u16x8">i32x4_<wbr>extmul_<wbr>high_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i32x4_extmul_low_i16x8.html" title="fn core::arch::wasm32::i32x4_extmul_low_i16x8">i32x4_<wbr>extmul_<wbr>low_<wbr>i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i32x4_extmul_low_u16x8.html" title="fn core::arch::wasm32::i32x4_extmul_low_u16x8">i32x4_<wbr>extmul_<wbr>low_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i32x4_extract_lane.html" title="fn core::arch::wasm32::i32x4_extract_lane">i32x4_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 4 packed i32 numbers.</dd><dt><a class="fn" href="fn.i32x4_ge.html" title="fn core::arch::wasm32::i32x4_ge">i32x4_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
signed integers.</dd><dt><a class="fn" href="fn.i32x4_gt.html" title="fn core::arch::wasm32::i32x4_gt">i32x4_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
signed integers.</dd><dt><a class="fn" href="fn.i32x4_le.html" title="fn core::arch::wasm32::i32x4_le">i32x4_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
signed integers.</dd><dt><a class="fn" href="fn.i32x4_load_extend_i16x4.html" title="fn core::arch::wasm32::i32x4_load_extend_i16x4">i32x4_<wbr>load_<wbr>extend_<wbr>i16x4</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load four 16-bit integers and sign extend each one to a 32-bit lane</dd><dt><a class="fn" href="fn.i32x4_load_extend_u16x4.html" title="fn core::arch::wasm32::i32x4_load_extend_u16x4">i32x4_<wbr>load_<wbr>extend_<wbr>u16x4</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load four 16-bit integers and zero extend each one to a 32-bit lane</dd><dt><a class="fn" href="fn.i32x4_lt.html" title="fn core::arch::wasm32::i32x4_lt">i32x4_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
signed integers.</dd><dt><a class="fn" href="fn.i32x4_max.html" title="fn core::arch::wasm32::i32x4_max">i32x4_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise signed integers, and returns the maximum of
each pair.</dd><dt><a class="fn" href="fn.i32x4_min.html" title="fn core::arch::wasm32::i32x4_min">i32x4_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise signed integers, and returns the minimum of
each pair.</dd><dt><a class="fn" href="fn.i32x4_mul.html" title="fn core::arch::wasm32::i32x4_mul">i32x4_<wbr>mul</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Multiplies two 128-bit vectors as if they were two packed four 32-bit
signed integers.</dd><dt><a class="fn" href="fn.i32x4_ne.html" title="fn core::arch::wasm32::i32x4_ne">i32x4_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
integers.</dd><dt><a class="fn" href="fn.i32x4_neg.html" title="fn core::arch::wasm32::i32x4_neg">i32x4_<wbr>neg</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Negates a 128-bit vectors interpreted as four 32-bit signed integers</dd><dt><a class="fn" href="fn.i32x4_relaxed_dot_i8x16_i7x16_add.html" title="fn core::arch::wasm32::i32x4_relaxed_dot_i8x16_i7x16_add">i32x4_<wbr>relaxed_<wbr>dot_<wbr>i8x16_<wbr>i7x16_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>Similar to <a href="fn.i16x8_relaxed_dot_i8x16_i7x16.html" title="fn core::arch::wasm32::i16x8_relaxed_dot_i8x16_i7x16"><code>i16x8_relaxed_dot_i8x16_i7x16</code></a> except that the intermediate
<code>i16x8</code> result is fed into <code>i32x4_extadd_pairwise_i16x8</code> followed by
<code>i32x4_add</code> to add the value <code>c</code> to the result.</dd><dt><a class="fn" href="fn.i32x4_relaxed_laneselect.html" title="fn core::arch::wasm32::i32x4_relaxed_laneselect">i32x4_<wbr>relaxed_<wbr>laneselect</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>v128_bitselect</code> where this either behaves the same as
<code>v128_bitselect</code> or the high bit of each lane <code>m</code> is inspected and the
corresponding lane of <code>a</code> is chosen if the bit is 1 or the lane of <code>b</code> is
chosen if it’s zero.</dd><dt><a class="fn" href="fn.i32x4_relaxed_trunc_f32x4.html" title="fn core::arch::wasm32::i32x4_relaxed_trunc_f32x4">i32x4_<wbr>relaxed_<wbr>trunc_<wbr>f32x4</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>i32x4_trunc_sat_f32x4(a)</code> converts the <code>f32</code> lanes
of <code>a</code> to signed 32-bit integers.</dd><dt><a class="fn" href="fn.i32x4_relaxed_trunc_f64x2_zero.html" title="fn core::arch::wasm32::i32x4_relaxed_trunc_f64x2_zero">i32x4_<wbr>relaxed_<wbr>trunc_<wbr>f64x2_<wbr>zero</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>i32x4_trunc_sat_f64x2_zero(a)</code> converts the <code>f64</code>
lanes of <code>a</code> to signed 32-bit integers and the upper two lanes are zero.</dd><dt><a class="fn" href="fn.i32x4_replace_lane.html" title="fn core::arch::wasm32::i32x4_replace_lane">i32x4_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 4 packed i32 numbers.</dd><dt><a class="fn" href="fn.i32x4_shl.html" title="fn core::arch::wasm32::i32x4_shl">i32x4_<wbr>shl</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the left by the specified number of bits.</dd><dt><a class="fn" href="fn.i32x4_shr.html" title="fn core::arch::wasm32::i32x4_shr">i32x4_<wbr>shr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the right by the specified number of bits, sign
extending.</dd><dt><a class="fn" href="fn.i32x4_shuffle.html" title="fn core::arch::wasm32::i32x4_shuffle">i32x4_<wbr>shuffle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Same as <a href="fn.i8x16_shuffle.html" title="fn core::arch::wasm32::i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were four
32-bit integers, only taking 4 indices to shuffle.</dd><dt><a class="fn" href="fn.i32x4_splat.html" title="fn core::arch::wasm32::i32x4_splat">i32x4_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.i32x4_sub.html" title="fn core::arch::wasm32::i32x4_sub">i32x4_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed four 32-bit integers.</dd><dt><a class="fn" href="fn.i32x4_trunc_sat_f32x4.html" title="fn core::arch::wasm32::i32x4_trunc_sat_f32x4">i32x4_<wbr>trunc_<wbr>sat_<wbr>f32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts a 128-bit vector interpreted as four 32-bit floating point numbers
into a 128-bit vector of four 32-bit signed integers.</dd><dt><a class="fn" href="fn.i32x4_trunc_sat_f64x2_zero.html" title="fn core::arch::wasm32::i32x4_trunc_sat_f64x2_zero">i32x4_<wbr>trunc_<wbr>sat_<wbr>f64x2_<wbr>zero</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Saturating conversion of the two double-precision floating point lanes to
two lower integer lanes using the IEEE <code>convertToIntegerTowardZero</code>
function.</dd><dt><a class="fn" href="fn.i64x2.html" title="fn core::arch::wasm32::i64x2">i64x2</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.i64x2_abs.html" title="fn core::arch::wasm32::i64x2_abs">i64x2_<wbr>abs</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise wrapping absolute value.</dd><dt><a class="fn" href="fn.i64x2_add.html" title="fn core::arch::wasm32::i64x2_add">i64x2_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed two 64-bit integers.</dd><dt><a class="fn" href="fn.i64x2_all_true.html" title="fn core::arch::wasm32::i64x2_all_true">i64x2_<wbr>all_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns true if all lanes are non-zero, false otherwise.</dd><dt><a class="fn" href="fn.i64x2_bitmask.html" title="fn core::arch::wasm32::i64x2_bitmask">i64x2_<wbr>bitmask</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</dd><dt><a class="fn" href="fn.i64x2_eq.html" title="fn core::arch::wasm32::i64x2_eq">i64x2_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
integers.</dd><dt><a class="fn" href="fn.i64x2_extend_high_i32x4.html" title="fn core::arch::wasm32::i64x2_extend_high_i32x4">i64x2_<wbr>extend_<wbr>high_<wbr>i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, sign extended.</dd><dt><a class="fn" href="fn.i64x2_extend_high_u32x4.html" title="fn core::arch::wasm32::i64x2_extend_high_u32x4">i64x2_<wbr>extend_<wbr>high_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.i64x2_extend_low_i32x4.html" title="fn core::arch::wasm32::i64x2_extend_low_i32x4">i64x2_<wbr>extend_<wbr>low_<wbr>i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, sign extended.</dd><dt><a class="fn" href="fn.i64x2_extend_low_u32x4.html" title="fn core::arch::wasm32::i64x2_extend_low_u32x4">i64x2_<wbr>extend_<wbr>low_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.i64x2_extmul_high_i32x4.html" title="fn core::arch::wasm32::i64x2_extmul_high_i32x4">i64x2_<wbr>extmul_<wbr>high_<wbr>i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i64x2_extmul_high_u32x4.html" title="fn core::arch::wasm32::i64x2_extmul_high_u32x4">i64x2_<wbr>extmul_<wbr>high_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i64x2_extmul_low_i32x4.html" title="fn core::arch::wasm32::i64x2_extmul_low_i32x4">i64x2_<wbr>extmul_<wbr>low_<wbr>i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i64x2_extmul_low_u32x4.html" title="fn core::arch::wasm32::i64x2_extmul_low_u32x4">i64x2_<wbr>extmul_<wbr>low_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.i64x2_extract_lane.html" title="fn core::arch::wasm32::i64x2_extract_lane">i64x2_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 2 packed i64 numbers.</dd><dt><a class="fn" href="fn.i64x2_ge.html" title="fn core::arch::wasm32::i64x2_ge">i64x2_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
signed integers.</dd><dt><a class="fn" href="fn.i64x2_gt.html" title="fn core::arch::wasm32::i64x2_gt">i64x2_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
signed integers.</dd><dt><a class="fn" href="fn.i64x2_le.html" title="fn core::arch::wasm32::i64x2_le">i64x2_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
signed integers.</dd><dt><a class="fn" href="fn.i64x2_load_extend_i32x2.html" title="fn core::arch::wasm32::i64x2_load_extend_i32x2">i64x2_<wbr>load_<wbr>extend_<wbr>i32x2</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load two 32-bit integers and sign extend each one to a 64-bit lane</dd><dt><a class="fn" href="fn.i64x2_load_extend_u32x2.html" title="fn core::arch::wasm32::i64x2_load_extend_u32x2">i64x2_<wbr>load_<wbr>extend_<wbr>u32x2</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load two 32-bit integers and zero extend each one to a 64-bit lane</dd><dt><a class="fn" href="fn.i64x2_lt.html" title="fn core::arch::wasm32::i64x2_lt">i64x2_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
signed integers.</dd><dt><a class="fn" href="fn.i64x2_mul.html" title="fn core::arch::wasm32::i64x2_mul">i64x2_<wbr>mul</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Multiplies two 128-bit vectors as if they were two packed two 64-bit integers.</dd><dt><a class="fn" href="fn.i64x2_ne.html" title="fn core::arch::wasm32::i64x2_ne">i64x2_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
integers.</dd><dt><a class="fn" href="fn.i64x2_neg.html" title="fn core::arch::wasm32::i64x2_neg">i64x2_<wbr>neg</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Negates a 128-bit vectors interpreted as two 64-bit signed integers</dd><dt><a class="fn" href="fn.i64x2_relaxed_laneselect.html" title="fn core::arch::wasm32::i64x2_relaxed_laneselect">i64x2_<wbr>relaxed_<wbr>laneselect</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>v128_bitselect</code> where this either behaves the same as
<code>v128_bitselect</code> or the high bit of each lane <code>m</code> is inspected and the
corresponding lane of <code>a</code> is chosen if the bit is 1 or the lane of <code>b</code> is
chosen if it’s zero.</dd><dt><a class="fn" href="fn.i64x2_replace_lane.html" title="fn core::arch::wasm32::i64x2_replace_lane">i64x2_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 2 packed i64 numbers.</dd><dt><a class="fn" href="fn.i64x2_shl.html" title="fn core::arch::wasm32::i64x2_shl">i64x2_<wbr>shl</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the left by the specified number of bits.</dd><dt><a class="fn" href="fn.i64x2_shr.html" title="fn core::arch::wasm32::i64x2_shr">i64x2_<wbr>shr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the right by the specified number of bits, sign
extending.</dd><dt><a class="fn" href="fn.i64x2_shuffle.html" title="fn core::arch::wasm32::i64x2_shuffle">i64x2_<wbr>shuffle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Same as <a href="fn.i8x16_shuffle.html" title="fn core::arch::wasm32::i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were two
64-bit integers, only taking 2 indices to shuffle.</dd><dt><a class="fn" href="fn.i64x2_splat.html" title="fn core::arch::wasm32::i64x2_splat">i64x2_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.i64x2_sub.html" title="fn core::arch::wasm32::i64x2_sub">i64x2_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed two 64-bit integers.</dd><dt><a class="fn" href="fn.memory_grow.html" title="fn core::arch::wasm32::memory_grow">memory_<wbr>grow</a></dt><dd>Corresponding intrinsic to wasm’s <a href="http://webassembly.github.io/spec/core/exec/instructions.html#exec-memory-grow"><code>memory.grow</code> instruction</a></dd><dt><a class="fn" href="fn.memory_size.html" title="fn core::arch::wasm32::memory_size">memory_<wbr>size</a></dt><dd>Corresponding intrinsic to wasm’s <a href="http://webassembly.github.io/spec/core/exec/instructions.html#exec-memory-size"><code>memory.size</code> instruction</a></dd><dt><a class="fn" href="fn.u8x16.html" title="fn core::arch::wasm32::u8x16">u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.u8x16_add.html" title="fn core::arch::wasm32::u8x16_add">u8x16_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed sixteen 8-bit integers.</dd><dt><a class="fn" href="fn.u8x16_add_sat.html" title="fn core::arch::wasm32::u8x16_add_sat">u8x16_<wbr>add_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed sixteen 8-bit unsigned
integers, saturating on overflow to <code>u8::MAX</code>.</dd><dt><a class="fn" href="fn.u8x16_all_true.html" title="fn core::arch::wasm32::u8x16_all_true">u8x16_<wbr>all_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns true if all lanes are non-zero, false otherwise.</dd><dt><a class="fn" href="fn.u8x16_avgr.html" title="fn core::arch::wasm32::u8x16_avgr">u8x16_<wbr>avgr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding average.</dd><dt><a class="fn" href="fn.u8x16_bitmask.html" title="fn core::arch::wasm32::u8x16_bitmask">u8x16_<wbr>bitmask</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</dd><dt><a class="fn" href="fn.u8x16_eq.html" title="fn core::arch::wasm32::u8x16_eq">u8x16_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
integers.</dd><dt><a class="fn" href="fn.u8x16_extract_lane.html" title="fn core::arch::wasm32::u8x16_extract_lane">u8x16_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 16 packed u8 numbers.</dd><dt><a class="fn" href="fn.u8x16_ge.html" title="fn core::arch::wasm32::u8x16_ge">u8x16_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u8x16_gt.html" title="fn core::arch::wasm32::u8x16_gt">u8x16_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u8x16_le.html" title="fn core::arch::wasm32::u8x16_le">u8x16_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u8x16_lt.html" title="fn core::arch::wasm32::u8x16_lt">u8x16_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u8x16_max.html" title="fn core::arch::wasm32::u8x16_max">u8x16_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise unsigned integers, and returns the maximum of
each pair.</dd><dt><a class="fn" href="fn.u8x16_min.html" title="fn core::arch::wasm32::u8x16_min">u8x16_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise unsigned integers, and returns the minimum of
each pair.</dd><dt><a class="fn" href="fn.u8x16_narrow_i16x8.html" title="fn core::arch::wasm32::u8x16_narrow_i16x8">u8x16_<wbr>narrow_<wbr>i16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts two input vectors into a smaller lane vector by narrowing each
lane.</dd><dt><a class="fn" href="fn.u8x16_ne.html" title="fn core::arch::wasm32::u8x16_ne">u8x16_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 16 eight-bit
integers.</dd><dt><a class="fn" href="fn.u8x16_popcnt.html" title="fn core::arch::wasm32::u8x16_popcnt">u8x16_<wbr>popcnt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Count the number of bits set to one within each lane.</dd><dt><a class="fn" href="fn.u8x16_relaxed_laneselect.html" title="fn core::arch::wasm32::u8x16_relaxed_laneselect">u8x16_<wbr>relaxed_<wbr>laneselect</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>v128_bitselect</code> where this either behaves the same as
<code>v128_bitselect</code> or the high bit of each lane <code>m</code> is inspected and the
corresponding lane of <code>a</code> is chosen if the bit is 1 or the lane of <code>b</code> is
chosen if it’s zero.</dd><dt><a class="fn" href="fn.u8x16_relaxed_swizzle.html" title="fn core::arch::wasm32::u8x16_relaxed_swizzle">u8x16_<wbr>relaxed_<wbr>swizzle</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>i8x16_swizzle(a, s)</code> which selects lanes from <code>a</code>
using indices in <code>s</code>.</dd><dt><a class="fn" href="fn.u8x16_replace_lane.html" title="fn core::arch::wasm32::u8x16_replace_lane">u8x16_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 16 packed u8 numbers.</dd><dt><a class="fn" href="fn.u8x16_shl.html" title="fn core::arch::wasm32::u8x16_shl">u8x16_<wbr>shl</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the left by the specified number of bits.</dd><dt><a class="fn" href="fn.u8x16_shr.html" title="fn core::arch::wasm32::u8x16_shr">u8x16_<wbr>shr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the right by the specified number of bits, shifting in
zeros.</dd><dt><a class="fn" href="fn.u8x16_shuffle.html" title="fn core::arch::wasm32::u8x16_shuffle">u8x16_<wbr>shuffle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns a new vector with lanes selected from the lanes of the two input
vectors <code>$a</code> and <code>$b</code> specified in the 16 immediate operands.</dd><dt><a class="fn" href="fn.u8x16_splat.html" title="fn core::arch::wasm32::u8x16_splat">u8x16_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.u8x16_sub.html" title="fn core::arch::wasm32::u8x16_sub">u8x16_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed sixteen 8-bit integers.</dd><dt><a class="fn" href="fn.u8x16_sub_sat.html" title="fn core::arch::wasm32::u8x16_sub_sat">u8x16_<wbr>sub_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed sixteen 8-bit
unsigned integers, saturating on overflow to 0.</dd><dt><a class="fn" href="fn.u8x16_swizzle.html" title="fn core::arch::wasm32::u8x16_swizzle">u8x16_<wbr>swizzle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns a new vector with lanes selected from the lanes of the first input
vector <code>a</code> specified in the second input vector <code>s</code>.</dd><dt><a class="fn" href="fn.u16x8.html" title="fn core::arch::wasm32::u16x8">u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.u16x8_add.html" title="fn core::arch::wasm32::u16x8_add">u16x8_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed eight 16-bit integers.</dd><dt><a class="fn" href="fn.u16x8_add_sat.html" title="fn core::arch::wasm32::u16x8_add_sat">u16x8_<wbr>add_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed eight 16-bit unsigned
integers, saturating on overflow to <code>u16::MAX</code>.</dd><dt><a class="fn" href="fn.u16x8_all_true.html" title="fn core::arch::wasm32::u16x8_all_true">u16x8_<wbr>all_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns true if all lanes are non-zero, false otherwise.</dd><dt><a class="fn" href="fn.u16x8_avgr.html" title="fn core::arch::wasm32::u16x8_avgr">u16x8_<wbr>avgr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise rounding average.</dd><dt><a class="fn" href="fn.u16x8_bitmask.html" title="fn core::arch::wasm32::u16x8_bitmask">u16x8_<wbr>bitmask</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</dd><dt><a class="fn" href="fn.u16x8_eq.html" title="fn core::arch::wasm32::u16x8_eq">u16x8_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
integers.</dd><dt><a class="fn" href="fn.u16x8_extadd_pairwise_u8x16.html" title="fn core::arch::wasm32::u16x8_extadd_pairwise_u8x16">u16x8_<wbr>extadd_<wbr>pairwise_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</dd><dt><a class="fn" href="fn.u16x8_extend_high_u8x16.html" title="fn core::arch::wasm32::u16x8_extend_high_u8x16">u16x8_<wbr>extend_<wbr>high_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.u16x8_extend_low_u8x16.html" title="fn core::arch::wasm32::u16x8_extend_low_u8x16">u16x8_<wbr>extend_<wbr>low_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.u16x8_extmul_high_u8x16.html" title="fn core::arch::wasm32::u16x8_extmul_high_u8x16">u16x8_<wbr>extmul_<wbr>high_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.u16x8_extmul_low_u8x16.html" title="fn core::arch::wasm32::u16x8_extmul_low_u8x16">u16x8_<wbr>extmul_<wbr>low_<wbr>u8x16</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.u16x8_extract_lane.html" title="fn core::arch::wasm32::u16x8_extract_lane">u16x8_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 8 packed u16 numbers.</dd><dt><a class="fn" href="fn.u16x8_ge.html" title="fn core::arch::wasm32::u16x8_ge">u16x8_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u16x8_gt.html" title="fn core::arch::wasm32::u16x8_gt">u16x8_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u16x8_le.html" title="fn core::arch::wasm32::u16x8_le">u16x8_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u16x8_load_extend_u8x8.html" title="fn core::arch::wasm32::u16x8_load_extend_u8x8">u16x8_<wbr>load_<wbr>extend_<wbr>u8x8</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load eight 8-bit integers and zero extend each one to a 16-bit lane</dd><dt><a class="fn" href="fn.u16x8_lt.html" title="fn core::arch::wasm32::u16x8_lt">u16x8_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u16x8_max.html" title="fn core::arch::wasm32::u16x8_max">u16x8_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise unsigned integers, and returns the maximum of
each pair.</dd><dt><a class="fn" href="fn.u16x8_min.html" title="fn core::arch::wasm32::u16x8_min">u16x8_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise unsigned integers, and returns the minimum of
each pair.</dd><dt><a class="fn" href="fn.u16x8_mul.html" title="fn core::arch::wasm32::u16x8_mul">u16x8_<wbr>mul</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Multiplies two 128-bit vectors as if they were two packed eight 16-bit
signed integers.</dd><dt><a class="fn" href="fn.u16x8_narrow_i32x4.html" title="fn core::arch::wasm32::u16x8_narrow_i32x4">u16x8_<wbr>narrow_<wbr>i32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts two input vectors into a smaller lane vector by narrowing each
lane.</dd><dt><a class="fn" href="fn.u16x8_ne.html" title="fn core::arch::wasm32::u16x8_ne">u16x8_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 8 sixteen-bit
integers.</dd><dt><a class="fn" href="fn.u16x8_relaxed_dot_i8x16_i7x16.html" title="fn core::arch::wasm32::u16x8_relaxed_dot_i8x16_i7x16">u16x8_<wbr>relaxed_<wbr>dot_<wbr>i8x16_<wbr>i7x16</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed dot-product instruction.</dd><dt><a class="fn" href="fn.u16x8_relaxed_laneselect.html" title="fn core::arch::wasm32::u16x8_relaxed_laneselect">u16x8_<wbr>relaxed_<wbr>laneselect</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>v128_bitselect</code> where this either behaves the same as
<code>v128_bitselect</code> or the high bit of each lane <code>m</code> is inspected and the
corresponding lane of <code>a</code> is chosen if the bit is 1 or the lane of <code>b</code> is
chosen if it’s zero.</dd><dt><a class="fn" href="fn.u16x8_relaxed_q15mulr.html" title="fn core::arch::wasm32::u16x8_relaxed_q15mulr">u16x8_<wbr>relaxed_<wbr>q15mulr</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>i16x8_relaxed_q15mulr</code> where if both lanes are
<code>i16::MIN</code> then the result is either <code>i16::MIN</code> or <code>i16::MAX</code>.</dd><dt><a class="fn" href="fn.u16x8_replace_lane.html" title="fn core::arch::wasm32::u16x8_replace_lane">u16x8_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 8 packed u16 numbers.</dd><dt><a class="fn" href="fn.u16x8_shl.html" title="fn core::arch::wasm32::u16x8_shl">u16x8_<wbr>shl</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the left by the specified number of bits.</dd><dt><a class="fn" href="fn.u16x8_shr.html" title="fn core::arch::wasm32::u16x8_shr">u16x8_<wbr>shr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the right by the specified number of bits, shifting in
zeros.</dd><dt><a class="fn" href="fn.u16x8_shuffle.html" title="fn core::arch::wasm32::u16x8_shuffle">u16x8_<wbr>shuffle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Same as <a href="fn.i8x16_shuffle.html" title="fn core::arch::wasm32::i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were eight
16-bit integers, only taking 8 indices to shuffle.</dd><dt><a class="fn" href="fn.u16x8_splat.html" title="fn core::arch::wasm32::u16x8_splat">u16x8_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.u16x8_sub.html" title="fn core::arch::wasm32::u16x8_sub">u16x8_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed eight 16-bit integers.</dd><dt><a class="fn" href="fn.u16x8_sub_sat.html" title="fn core::arch::wasm32::u16x8_sub_sat">u16x8_<wbr>sub_<wbr>sat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed eight 16-bit
unsigned integers, saturating on overflow to 0.</dd><dt><a class="fn" href="fn.u32x4.html" title="fn core::arch::wasm32::u32x4">u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.u32x4_add.html" title="fn core::arch::wasm32::u32x4_add">u32x4_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed four 32-bit integers.</dd><dt><a class="fn" href="fn.u32x4_all_true.html" title="fn core::arch::wasm32::u32x4_all_true">u32x4_<wbr>all_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns true if all lanes are non-zero, false otherwise.</dd><dt><a class="fn" href="fn.u32x4_bitmask.html" title="fn core::arch::wasm32::u32x4_bitmask">u32x4_<wbr>bitmask</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</dd><dt><a class="fn" href="fn.u32x4_eq.html" title="fn core::arch::wasm32::u32x4_eq">u32x4_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
integers.</dd><dt><a class="fn" href="fn.u32x4_extadd_pairwise_u16x8.html" title="fn core::arch::wasm32::u32x4_extadd_pairwise_u16x8">u32x4_<wbr>extadd_<wbr>pairwise_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Integer extended pairwise addition producing extended results
(twice wider results than the inputs).</dd><dt><a class="fn" href="fn.u32x4_extend_high_u16x8.html" title="fn core::arch::wasm32::u32x4_extend_high_u16x8">u32x4_<wbr>extend_<wbr>high_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.u32x4_extend_low_u16x8.html" title="fn core::arch::wasm32::u32x4_extend_low_u16x8">u32x4_<wbr>extend_<wbr>low_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.u32x4_extmul_high_u16x8.html" title="fn core::arch::wasm32::u32x4_extmul_high_u16x8">u32x4_<wbr>extmul_<wbr>high_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.u32x4_extmul_low_u16x8.html" title="fn core::arch::wasm32::u32x4_extmul_low_u16x8">u32x4_<wbr>extmul_<wbr>low_<wbr>u16x8</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.u32x4_extract_lane.html" title="fn core::arch::wasm32::u32x4_extract_lane">u32x4_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 4 packed u32 numbers.</dd><dt><a class="fn" href="fn.u32x4_ge.html" title="fn core::arch::wasm32::u32x4_ge">u32x4_<wbr>ge</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u32x4_gt.html" title="fn core::arch::wasm32::u32x4_gt">u32x4_<wbr>gt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u32x4_le.html" title="fn core::arch::wasm32::u32x4_le">u32x4_<wbr>le</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u32x4_load_extend_u16x4.html" title="fn core::arch::wasm32::u32x4_load_extend_u16x4">u32x4_<wbr>load_<wbr>extend_<wbr>u16x4</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load four 16-bit integers and zero extend each one to a 32-bit lane</dd><dt><a class="fn" href="fn.u32x4_lt.html" title="fn core::arch::wasm32::u32x4_lt">u32x4_<wbr>lt</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
unsigned integers.</dd><dt><a class="fn" href="fn.u32x4_max.html" title="fn core::arch::wasm32::u32x4_max">u32x4_<wbr>max</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise unsigned integers, and returns the maximum of
each pair.</dd><dt><a class="fn" href="fn.u32x4_min.html" title="fn core::arch::wasm32::u32x4_min">u32x4_<wbr>min</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares lane-wise unsigned integers, and returns the minimum of
each pair.</dd><dt><a class="fn" href="fn.u32x4_mul.html" title="fn core::arch::wasm32::u32x4_mul">u32x4_<wbr>mul</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Multiplies two 128-bit vectors as if they were two packed four 32-bit
signed integers.</dd><dt><a class="fn" href="fn.u32x4_ne.html" title="fn core::arch::wasm32::u32x4_ne">u32x4_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 4 thirty-two-bit
integers.</dd><dt><a class="fn" href="fn.u32x4_relaxed_dot_i8x16_i7x16_add.html" title="fn core::arch::wasm32::u32x4_relaxed_dot_i8x16_i7x16_add">u32x4_<wbr>relaxed_<wbr>dot_<wbr>i8x16_<wbr>i7x16_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>Similar to <a href="fn.i16x8_relaxed_dot_i8x16_i7x16.html" title="fn core::arch::wasm32::i16x8_relaxed_dot_i8x16_i7x16"><code>i16x8_relaxed_dot_i8x16_i7x16</code></a> except that the intermediate
<code>i16x8</code> result is fed into <code>i32x4_extadd_pairwise_i16x8</code> followed by
<code>i32x4_add</code> to add the value <code>c</code> to the result.</dd><dt><a class="fn" href="fn.u32x4_relaxed_laneselect.html" title="fn core::arch::wasm32::u32x4_relaxed_laneselect">u32x4_<wbr>relaxed_<wbr>laneselect</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>v128_bitselect</code> where this either behaves the same as
<code>v128_bitselect</code> or the high bit of each lane <code>m</code> is inspected and the
corresponding lane of <code>a</code> is chosen if the bit is 1 or the lane of <code>b</code> is
chosen if it’s zero.</dd><dt><a class="fn" href="fn.u32x4_relaxed_trunc_f32x4.html" title="fn core::arch::wasm32::u32x4_relaxed_trunc_f32x4">u32x4_<wbr>relaxed_<wbr>trunc_<wbr>f32x4</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>u32x4_trunc_sat_f32x4(a)</code> converts the <code>f32</code> lanes
of <code>a</code> to unsigned 32-bit integers.</dd><dt><a class="fn" href="fn.u32x4_relaxed_trunc_f64x2_zero.html" title="fn core::arch::wasm32::u32x4_relaxed_trunc_f64x2_zero">u32x4_<wbr>relaxed_<wbr>trunc_<wbr>f64x2_<wbr>zero</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>u32x4_trunc_sat_f64x2_zero(a)</code> converts the <code>f64</code>
lanes of <code>a</code> to unsigned 32-bit integers and the upper two lanes are zero.</dd><dt><a class="fn" href="fn.u32x4_replace_lane.html" title="fn core::arch::wasm32::u32x4_replace_lane">u32x4_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 4 packed u32 numbers.</dd><dt><a class="fn" href="fn.u32x4_shl.html" title="fn core::arch::wasm32::u32x4_shl">u32x4_<wbr>shl</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the left by the specified number of bits.</dd><dt><a class="fn" href="fn.u32x4_shr.html" title="fn core::arch::wasm32::u32x4_shr">u32x4_<wbr>shr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the right by the specified number of bits, shifting in
zeros.</dd><dt><a class="fn" href="fn.u32x4_shuffle.html" title="fn core::arch::wasm32::u32x4_shuffle">u32x4_<wbr>shuffle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Same as <a href="fn.i8x16_shuffle.html" title="fn core::arch::wasm32::i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were four
32-bit integers, only taking 4 indices to shuffle.</dd><dt><a class="fn" href="fn.u32x4_splat.html" title="fn core::arch::wasm32::u32x4_splat">u32x4_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.u32x4_sub.html" title="fn core::arch::wasm32::u32x4_sub">u32x4_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed four 32-bit integers.</dd><dt><a class="fn" href="fn.u32x4_trunc_sat_f32x4.html" title="fn core::arch::wasm32::u32x4_trunc_sat_f32x4">u32x4_<wbr>trunc_<wbr>sat_<wbr>f32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts a 128-bit vector interpreted as four 32-bit floating point numbers
into a 128-bit vector of four 32-bit unsigned integers.</dd><dt><a class="fn" href="fn.u32x4_trunc_sat_f64x2_zero.html" title="fn core::arch::wasm32::u32x4_trunc_sat_f64x2_zero">u32x4_<wbr>trunc_<wbr>sat_<wbr>f64x2_<wbr>zero</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Saturating conversion of the two double-precision floating point lanes to
two lower integer lanes using the IEEE <code>convertToIntegerTowardZero</code>
function.</dd><dt><a class="fn" href="fn.u64x2.html" title="fn core::arch::wasm32::u64x2">u64x2</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Materializes a SIMD value from the provided operands.</dd><dt><a class="fn" href="fn.u64x2_add.html" title="fn core::arch::wasm32::u64x2_add">u64x2_<wbr>add</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Adds two 128-bit vectors as if they were two packed two 64-bit integers.</dd><dt><a class="fn" href="fn.u64x2_all_true.html" title="fn core::arch::wasm32::u64x2_all_true">u64x2_<wbr>all_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns true if all lanes are non-zero, false otherwise.</dd><dt><a class="fn" href="fn.u64x2_bitmask.html" title="fn core::arch::wasm32::u64x2_bitmask">u64x2_<wbr>bitmask</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts the high bit for each lane in <code>a</code> and produce a scalar mask with
all bits concatenated.</dd><dt><a class="fn" href="fn.u64x2_eq.html" title="fn core::arch::wasm32::u64x2_eq">u64x2_<wbr>eq</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
integers.</dd><dt><a class="fn" href="fn.u64x2_extend_high_u32x4.html" title="fn core::arch::wasm32::u64x2_extend_high_u32x4">u64x2_<wbr>extend_<wbr>high_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts high half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.u64x2_extend_low_u32x4.html" title="fn core::arch::wasm32::u64x2_extend_low_u32x4">u64x2_<wbr>extend_<wbr>low_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Converts low half of the smaller lane vector to a larger lane
vector, zero extended.</dd><dt><a class="fn" href="fn.u64x2_extmul_high_u32x4.html" title="fn core::arch::wasm32::u64x2_extmul_high_u32x4">u64x2_<wbr>extmul_<wbr>high_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.u64x2_extmul_low_u32x4.html" title="fn core::arch::wasm32::u64x2_extmul_low_u32x4">u64x2_<wbr>extmul_<wbr>low_<wbr>u32x4</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Lane-wise integer extended multiplication producing twice wider result than
the inputs.</dd><dt><a class="fn" href="fn.u64x2_extract_lane.html" title="fn core::arch::wasm32::u64x2_extract_lane">u64x2_<wbr>extract_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Extracts a lane from a 128-bit vector interpreted as 2 packed u64 numbers.</dd><dt><a class="fn" href="fn.u64x2_load_extend_u32x2.html" title="fn core::arch::wasm32::u64x2_load_extend_u32x2">u64x2_<wbr>load_<wbr>extend_<wbr>u32x2</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load two 32-bit integers and zero extend each one to a 64-bit lane</dd><dt><a class="fn" href="fn.u64x2_mul.html" title="fn core::arch::wasm32::u64x2_mul">u64x2_<wbr>mul</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Multiplies two 128-bit vectors as if they were two packed two 64-bit integers.</dd><dt><a class="fn" href="fn.u64x2_ne.html" title="fn core::arch::wasm32::u64x2_ne">u64x2_<wbr>ne</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Compares two 128-bit vectors as if they were two vectors of 2 sixty-four-bit
integers.</dd><dt><a class="fn" href="fn.u64x2_relaxed_laneselect.html" title="fn core::arch::wasm32::u64x2_relaxed_laneselect">u64x2_<wbr>relaxed_<wbr>laneselect</a><wbr><span class="stab portability" title="Available with target feature `relaxed-simd` only"><code>relaxed-simd</code></span></dt><dd>A relaxed version of <code>v128_bitselect</code> where this either behaves the same as
<code>v128_bitselect</code> or the high bit of each lane <code>m</code> is inspected and the
corresponding lane of <code>a</code> is chosen if the bit is 1 or the lane of <code>b</code> is
chosen if it’s zero.</dd><dt><a class="fn" href="fn.u64x2_replace_lane.html" title="fn core::arch::wasm32::u64x2_replace_lane">u64x2_<wbr>replace_<wbr>lane</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Replaces a lane from a 128-bit vector interpreted as 2 packed u64 numbers.</dd><dt><a class="fn" href="fn.u64x2_shl.html" title="fn core::arch::wasm32::u64x2_shl">u64x2_<wbr>shl</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the left by the specified number of bits.</dd><dt><a class="fn" href="fn.u64x2_shr.html" title="fn core::arch::wasm32::u64x2_shr">u64x2_<wbr>shr</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Shifts each lane to the right by the specified number of bits, shifting in
zeros.</dd><dt><a class="fn" href="fn.u64x2_shuffle.html" title="fn core::arch::wasm32::u64x2_shuffle">u64x2_<wbr>shuffle</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Same as <a href="fn.i8x16_shuffle.html" title="fn core::arch::wasm32::i8x16_shuffle"><code>i8x16_shuffle</code></a>, except operates as if the inputs were two
64-bit integers, only taking 2 indices to shuffle.</dd><dt><a class="fn" href="fn.u64x2_splat.html" title="fn core::arch::wasm32::u64x2_splat">u64x2_<wbr>splat</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Creates a vector with identical lanes.</dd><dt><a class="fn" href="fn.u64x2_sub.html" title="fn core::arch::wasm32::u64x2_sub">u64x2_<wbr>sub</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Subtracts two 128-bit vectors as if they were two packed two 64-bit integers.</dd><dt><a class="fn" href="fn.unreachable.html" title="fn core::arch::wasm32::unreachable">unreachable</a></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-control"><code>unreachable</code></a> instruction, which causes an unconditional <a href="https://webassembly.github.io/spec/core/intro/overview.html#trap">trap</a>.</dd><dt><a class="fn" href="fn.v128_and.html" title="fn core::arch::wasm32::v128_and">v128_<wbr>and</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Performs a bitwise and of the two input 128-bit vectors, returning the
resulting vector.</dd><dt><a class="fn" href="fn.v128_andnot.html" title="fn core::arch::wasm32::v128_andnot">v128_<wbr>andnot</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Bitwise AND of bits of <code>a</code> and the logical inverse of bits of <code>b</code>.</dd><dt><a class="fn" href="fn.v128_any_true.html" title="fn core::arch::wasm32::v128_any_true">v128_<wbr>any_<wbr>true</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Returns <code>true</code> if any bit in <code>a</code> is set, or <code>false</code> otherwise.</dd><dt><a class="fn" href="fn.v128_bitselect.html" title="fn core::arch::wasm32::v128_bitselect">v128_<wbr>bitselect</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Use the bitmask in <code>c</code> to select bits from <code>v1</code> when 1 and <code>v2</code> when 0.</dd><dt><a class="fn" href="fn.v128_load.html" title="fn core::arch::wasm32::v128_load">v128_<wbr>load</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Loads a <code>v128</code> vector from the given heap address.</dd><dt><a class="fn" href="fn.v128_load8_lane.html" title="fn core::arch::wasm32::v128_load8_lane">v128_<wbr>load8_<wbr>lane</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Loads an 8-bit value from <code>m</code> and sets lane <code>L</code> of <code>v</code> to that value.</dd><dt><a class="fn" href="fn.v128_load8_splat.html" title="fn core::arch::wasm32::v128_load8_splat">v128_<wbr>load8_<wbr>splat</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load a single element and splat to all lanes of a v128 vector.</dd><dt><a class="fn" href="fn.v128_load16_lane.html" title="fn core::arch::wasm32::v128_load16_lane">v128_<wbr>load16_<wbr>lane</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Loads a 16-bit value from <code>m</code> and sets lane <code>L</code> of <code>v</code> to that value.</dd><dt><a class="fn" href="fn.v128_load16_splat.html" title="fn core::arch::wasm32::v128_load16_splat">v128_<wbr>load16_<wbr>splat</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load a single element and splat to all lanes of a v128 vector.</dd><dt><a class="fn" href="fn.v128_load32_lane.html" title="fn core::arch::wasm32::v128_load32_lane">v128_<wbr>load32_<wbr>lane</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Loads a 32-bit value from <code>m</code> and sets lane <code>L</code> of <code>v</code> to that value.</dd><dt><a class="fn" href="fn.v128_load32_splat.html" title="fn core::arch::wasm32::v128_load32_splat">v128_<wbr>load32_<wbr>splat</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load a single element and splat to all lanes of a v128 vector.</dd><dt><a class="fn" href="fn.v128_load32_zero.html" title="fn core::arch::wasm32::v128_load32_zero">v128_<wbr>load32_<wbr>zero</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load a 32-bit element into the low bits of the vector and sets all other
bits to zero.</dd><dt><a class="fn" href="fn.v128_load64_lane.html" title="fn core::arch::wasm32::v128_load64_lane">v128_<wbr>load64_<wbr>lane</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Loads a 64-bit value from <code>m</code> and sets lane <code>L</code> of <code>v</code> to that value.</dd><dt><a class="fn" href="fn.v128_load64_splat.html" title="fn core::arch::wasm32::v128_load64_splat">v128_<wbr>load64_<wbr>splat</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load a single element and splat to all lanes of a v128 vector.</dd><dt><a class="fn" href="fn.v128_load64_zero.html" title="fn core::arch::wasm32::v128_load64_zero">v128_<wbr>load64_<wbr>zero</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Load a 64-bit element into the low bits of the vector and sets all other
bits to zero.</dd><dt><a class="fn" href="fn.v128_not.html" title="fn core::arch::wasm32::v128_not">v128_<wbr>not</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Flips each bit of the 128-bit input vector.</dd><dt><a class="fn" href="fn.v128_or.html" title="fn core::arch::wasm32::v128_or">v128_or</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Performs a bitwise or of the two input 128-bit vectors, returning the
resulting vector.</dd><dt><a class="fn" href="fn.v128_store.html" title="fn core::arch::wasm32::v128_store">v128_<wbr>store</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Stores a <code>v128</code> vector to the given heap address.</dd><dt><a class="fn" href="fn.v128_store8_lane.html" title="fn core::arch::wasm32::v128_store8_lane">v128_<wbr>store8_<wbr>lane</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Stores the 8-bit value from lane <code>L</code> of <code>v</code> into <code>m</code></dd><dt><a class="fn" href="fn.v128_store16_lane.html" title="fn core::arch::wasm32::v128_store16_lane">v128_<wbr>store16_<wbr>lane</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Stores the 16-bit value from lane <code>L</code> of <code>v</code> into <code>m</code></dd><dt><a class="fn" href="fn.v128_store32_lane.html" title="fn core::arch::wasm32::v128_store32_lane">v128_<wbr>store32_<wbr>lane</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Stores the 32-bit value from lane <code>L</code> of <code>v</code> into <code>m</code></dd><dt><a class="fn" href="fn.v128_store64_lane.html" title="fn core::arch::wasm32::v128_store64_lane">v128_<wbr>store64_<wbr>lane</a><sup title="unsafe function">⚠</sup><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Stores the 64-bit value from lane <code>L</code> of <code>v</code> into <code>m</code></dd><dt><a class="fn" href="fn.v128_xor.html" title="fn core::arch::wasm32::v128_xor">v128_<wbr>xor</a><wbr><span class="stab portability" title="Available with target feature `simd128` only"><code>simd128</code></span></dt><dd>Performs a bitwise xor of the two input 128-bit vectors, returning the
resulting vector.</dd><dt><a class="fn" href="fn.f32_ceil.html" title="fn core::arch::wasm32::f32_ceil">f32_<wbr>ceil</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f32.ceil</code></a> instruction, returning the smallest integer greater than or equal to <code>a</code>.</dd><dt><a class="fn" href="fn.f32_floor.html" title="fn core::arch::wasm32::f32_floor">f32_<wbr>floor</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f32.floor</code></a> instruction, returning the largest integer less than or equal to <code>a</code>.</dd><dt><a class="fn" href="fn.f32_nearest.html" title="fn core::arch::wasm32::f32_nearest">f32_<wbr>nearest</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f32.nearest</code></a> instruction, roundinging to the nearest integer. Rounds half-way
cases to the number with an even least significant digit.</dd><dt><a class="fn" href="fn.f32_sqrt.html" title="fn core::arch::wasm32::f32_sqrt">f32_<wbr>sqrt</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f32.sqrt</code></a> instruction, returning the square root of the number <code>a</code>.</dd><dt><a class="fn" href="fn.f32_trunc.html" title="fn core::arch::wasm32::f32_trunc">f32_<wbr>trunc</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f32.trunc</code></a> instruction, roundinging to the nearest integer towards zero.</dd><dt><a class="fn" href="fn.f64_ceil.html" title="fn core::arch::wasm32::f64_ceil">f64_<wbr>ceil</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f64.ceil</code></a> instruction, returning the smallest integer greater than or equal to <code>a</code>.</dd><dt><a class="fn" href="fn.f64_floor.html" title="fn core::arch::wasm32::f64_floor">f64_<wbr>floor</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f64.floor</code></a> instruction, returning the largest integer less than or equal to <code>a</code>.</dd><dt><a class="fn" href="fn.f64_nearest.html" title="fn core::arch::wasm32::f64_nearest">f64_<wbr>nearest</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f64.nearest</code></a> instruction, roundinging to the nearest integer. Rounds half-way
cases to the number with an even least significant digit.</dd><dt><a class="fn" href="fn.f64_sqrt.html" title="fn core::arch::wasm32::f64_sqrt">f64_<wbr>sqrt</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f64.sqrt</code></a> instruction, returning the square root of the number <code>a</code>.</dd><dt><a class="fn" href="fn.f64_trunc.html" title="fn core::arch::wasm32::f64_trunc">f64_<wbr>trunc</a><wbr><span class="stab unstable" title="">Experimental</span></dt><dd>Generates the <a href="https://webassembly.github.io/spec/core/syntax/instructions.html#syntax-instr-numeric"><code>f64.trunc</code></a> instruction, roundinging to the nearest integer towards zero.</dd><dt><a class="fn" href="fn.memory_atomic_notify.html" title="fn core::arch::wasm32::memory_atomic_notify">memory_<wbr>atomic_<wbr>notify</a><sup title="unsafe function">⚠</sup><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `atomics` only"><code>atomics</code></span></dt><dd>Corresponding intrinsic to wasm’s <a href="https://webassembly.github.io/threads/core/syntax/instructions.html#syntax-instr-atomic-memory"><code>memory.atomic.notify</code> instruction</a></dd><dt><a class="fn" href="fn.memory_atomic_wait32.html" title="fn core::arch::wasm32::memory_atomic_wait32">memory_<wbr>atomic_<wbr>wait32</a><sup title="unsafe function">⚠</sup><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `atomics` only"><code>atomics</code></span></dt><dd>Corresponding intrinsic to wasm’s <a href="https://webassembly.github.io/threads/core/syntax/instructions.html#syntax-instr-atomic-memory"><code>memory.atomic.wait32</code> instruction</a></dd><dt><a class="fn" href="fn.memory_atomic_wait64.html" title="fn core::arch::wasm32::memory_atomic_wait64">memory_<wbr>atomic_<wbr>wait64</a><sup title="unsafe function">⚠</sup><wbr><span class="stab unstable" title="">Experimental</span><wbr><span class="stab portability" title="Available with target feature `atomics` only"><code>atomics</code></span></dt><dd>Corresponding intrinsic to wasm’s <a href="https://webassembly.github.io/threads/core/syntax/instructions.html#syntax-instr-atomic-memory"><code>memory.atomic.wait64</code> instruction</a></dd></dl></section></div></main></body></html>