Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mux2_1.v" in library work
Compiling verilog file "inverter.v" in library work
Module <mux2_1> compiled
Compiling verilog file "zeroDetector.v" in library work
Module <inverter> compiled
Compiling verilog file "orD.v" in library work
Module <zeroDetector> compiled
Compiling verilog file "mux4_1.v" in library work
Module <orD> compiled
Compiling verilog file "Cond_inv_module.v" in library work
Module <mux4_1> compiled
Compiling verilog file "andN.v" in library work
Module <Cond_inv_module> compiled
Compiling verilog file "Adder.v" in library work
Module <andN> compiled
Compiling verilog file "statelogic.v" in library work
Module <Adder> compiled
Compiling verilog file "RegFile.v" in library work
Module <statelogic> compiled
Compiling verilog file "outputlogic.v" in library work
Module <RegFile> compiled
Compiling verilog file "mux_2_1_3.v" in library work
Module <outputlogic> compiled
Compiling verilog file "mux3_1.v" in library work
Module <mux_2_1_3> compiled
Compiling verilog file "flop.v" in library work
Module <mux3_1> compiled
Compiling verilog file "ff_en_r.v" in library work
Module <flop> compiled
Compiling verilog file "ff_en.v" in library work
Module <ff_en_r> compiled
Compiling verilog file "aludec.v" in library work
Module <ff_en> compiled
Compiling verilog file "alu.v" in library work
Module <aludec> compiled
Compiling verilog file "dataPath.v" in library work
Module <alu> compiled
Compiling verilog file "controller.v" in library work
Module <dataPath> compiled
Compiling verilog file "mips.v" in library work
Module <controller> compiled
Module <mips> compiled
No errors in compilation
Analysis of file <"mips.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mips> in library <work>.

Analyzing hierarchy for module <controller> in library <work>.

Analyzing hierarchy for module <dataPath> in library <work>.

Analyzing hierarchy for module <statelogic> in library <work> with parameters.
	BEQ = "00000000000000000000000000000100"
	BEQEX = "00000000000000000000000000001011"
	DECODE = "00000000000000000000000000000100"
	FETCH1 = "00000000000000000000000000000000"
	FETCH2 = "00000000000000000000000000000001"
	FETCH3 = "00000000000000000000000000000010"
	FETCH4 = "00000000000000000000000000000011"
	J = "00000000000000000000000000000010"
	JEX = "00000000000000000000000000001100"
	LB = "100000"
	LBRD = "00000000000000000000000000000110"
	LBWR = "00000000000000000000000000000111"
	MEMADR = "00000000000000000000000000000101"
	RTYPE = "00000000000000000000000000000000"
	RTYPEEX = "00000000000000000000000000001001"
	RTYPEWR = "00000000000000000000000000001010"
	SB = "101000"
	SBWR = "00000000000000000000000000001000"

Analyzing hierarchy for module <outputlogic> in library <work> with parameters.
	BEQEX = "00000000000000000000000000001011"
	DECODE = "00000000000000000000000000000100"
	FETCH1 = "00000000000000000000000000000000"
	FETCH2 = "00000000000000000000000000000001"
	FETCH3 = "00000000000000000000000000000010"
	FETCH4 = "00000000000000000000000000000011"
	JEX = "00000000000000000000000000001100"
	LBRD = "00000000000000000000000000000110"
	LBWR = "00000000000000000000000000000111"
	MEMADR = "00000000000000000000000000000101"
	RTYPEEX = "00000000000000000000000000001001"
	RTYPEWR = "00000000000000000000000000001010"
	SBWR = "00000000000000000000000000001000"

Analyzing hierarchy for module <aludec> in library <work>.

Analyzing hierarchy for module <mux_2_1_3> in library <work>.

Analyzing hierarchy for module <ff_en> in library <work>.

Analyzing hierarchy for module <ff_en_r> in library <work>.

Analyzing hierarchy for module <flop> in library <work>.

Analyzing hierarchy for module <mux2_1> in library <work>.

Analyzing hierarchy for module <mux4_1> in library <work>.

Analyzing hierarchy for module <mux3_1> in library <work>.

Analyzing hierarchy for module <RegFile> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <andN> in library <work>.

Analyzing hierarchy for module <orD> in library <work>.

Analyzing hierarchy for module <Cond_inv_module> in library <work>.

Analyzing hierarchy for module <Adder> in library <work>.

Analyzing hierarchy for module <mux4_1> in library <work>.

Analyzing hierarchy for module <zeroDetector> in library <work>.

Analyzing hierarchy for module <inverter> in library <work>.

Analyzing hierarchy for module <mux2_1> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mips>.
Module <mips> is correct for synthesis.
 
Analyzing module <controller> in library <work>.
Module <controller> is correct for synthesis.
 
Analyzing module <statelogic> in library <work>.
	BEQ = 32'sb00000000000000000000000000000100
	BEQEX = 32'sb00000000000000000000000000001011
	DECODE = 32'sb00000000000000000000000000000100
	FETCH1 = 32'sb00000000000000000000000000000000
	FETCH2 = 32'sb00000000000000000000000000000001
	FETCH3 = 32'sb00000000000000000000000000000010
	FETCH4 = 32'sb00000000000000000000000000000011
	J = 32'sb00000000000000000000000000000010
	JEX = 32'sb00000000000000000000000000001100
	LB = 6'b100000
	LBRD = 32'sb00000000000000000000000000000110
	LBWR = 32'sb00000000000000000000000000000111
	MEMADR = 32'sb00000000000000000000000000000101
	RTYPE = 32'sb00000000000000000000000000000000
	RTYPEEX = 32'sb00000000000000000000000000001001
	RTYPEWR = 32'sb00000000000000000000000000001010
	SB = 6'b101000
	SBWR = 32'sb00000000000000000000000000001000
Module <statelogic> is correct for synthesis.
 
Analyzing module <outputlogic> in library <work>.
	BEQEX = 32'sb00000000000000000000000000001011
	DECODE = 32'sb00000000000000000000000000000100
	FETCH1 = 32'sb00000000000000000000000000000000
	FETCH2 = 32'sb00000000000000000000000000000001
	FETCH3 = 32'sb00000000000000000000000000000010
	FETCH4 = 32'sb00000000000000000000000000000011
	JEX = 32'sb00000000000000000000000000001100
	LBRD = 32'sb00000000000000000000000000000110
	LBWR = 32'sb00000000000000000000000000000111
	MEMADR = 32'sb00000000000000000000000000000101
	RTYPEEX = 32'sb00000000000000000000000000001001
	RTYPEWR = 32'sb00000000000000000000000000001010
	SBWR = 32'sb00000000000000000000000000001000
Module <outputlogic> is correct for synthesis.
 
Analyzing module <aludec> in library <work>.
Module <aludec> is correct for synthesis.
 
Analyzing module <dataPath> in library <work>.
Module <dataPath> is correct for synthesis.
 
Analyzing module <mux_2_1_3> in library <work>.
Module <mux_2_1_3> is correct for synthesis.
 
Analyzing module <ff_en> in library <work>.
Module <ff_en> is correct for synthesis.
 
Analyzing module <ff_en_r> in library <work>.
Module <ff_en_r> is correct for synthesis.
 
Analyzing module <flop> in library <work>.
Module <flop> is correct for synthesis.
 
Analyzing module <mux2_1> in library <work>.
Module <mux2_1> is correct for synthesis.
 
Analyzing module <mux4_1> in library <work>.
Module <mux4_1> is correct for synthesis.
 
Analyzing module <mux3_1> in library <work>.
Module <mux3_1> is correct for synthesis.
 
Analyzing module <RegFile> in library <work>.
Module <RegFile> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <andN> in library <work>.
Module <andN> is correct for synthesis.
 
Analyzing module <orD> in library <work>.
Module <orD> is correct for synthesis.
 
Analyzing module <Cond_inv_module> in library <work>.
Module <Cond_inv_module> is correct for synthesis.
 
Analyzing module <inverter> in library <work>.
Module <inverter> is correct for synthesis.
 
Analyzing module <Adder> in library <work>.
Module <Adder> is correct for synthesis.
 
Analyzing module <zeroDetector> in library <work>.
Module <zeroDetector> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <statelogic>.
    Related source file is "statelogic.v".
    Found 4-bit register for signal <state>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <statelogic> synthesized.


Synthesizing Unit <outputlogic>.
    Related source file is "outputlogic.v".
Unit <outputlogic> synthesized.


Synthesizing Unit <aludec>.
    Related source file is "aludec.v".
Unit <aludec> synthesized.


Synthesizing Unit <mux_2_1_3>.
    Related source file is "mux_2_1_3.v".
Unit <mux_2_1_3> synthesized.


Synthesizing Unit <ff_en>.
    Related source file is "ff_en.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ff_en> synthesized.


Synthesizing Unit <ff_en_r>.
    Related source file is "ff_en_r.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ff_en_r> synthesized.


Synthesizing Unit <flop>.
    Related source file is "flop.v".
    Found 8-bit register for signal <tmp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flop> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "mux2_1.v".
Unit <mux2_1> synthesized.


Synthesizing Unit <mux4_1>.
    Related source file is "mux4_1.v".
    Found 8-bit 4-to-1 multiplexer for signal <t1>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <mux4_1> synthesized.


Synthesizing Unit <mux3_1>.
    Related source file is "mux3_1.v".
    Found 8-bit 4-to-1 multiplexer for signal <t1>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <mux3_1> synthesized.


Synthesizing Unit <RegFile>.
    Related source file is "RegFile.v".
    Found 8x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 8x8-bit dual-port RAM <Mram_RAM_ren> for signal <RAM>.
WARNING:Xst:737 - Found 8-bit latch for signal <rd1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
Unit <RegFile> synthesized.


Synthesizing Unit <andN>.
    Related source file is "andN.v".
Unit <andN> synthesized.


Synthesizing Unit <orD>.
    Related source file is "orD.v".
Unit <orD> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "Adder.v".
    Found 8-bit adder carry in for signal <t1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <zeroDetector>.
    Related source file is "zeroDetector.v".
Unit <zeroDetector> synthesized.


Synthesizing Unit <inverter>.
    Related source file is "inverter.v".
Unit <inverter> synthesized.


Synthesizing Unit <controller>.
    Related source file is "controller.v".
Unit <controller> synthesized.


Synthesizing Unit <Cond_inv_module>.
    Related source file is "Cond_inv_module.v".
Unit <Cond_inv_module> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:646 - Signal <inb2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <alu> synthesized.


Synthesizing Unit <dataPath>.
    Related source file is "dataPath.v".
WARNING:Xst:647 - Input <memwrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <CONST_ZERO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <CONST_ONE> is used but never assigned. This sourceless signal will be automatically connected to value 00000001.
Unit <dataPath> synthesized.


Synthesizing Unit <mips>.
    Related source file is "mips.v".
WARNING:Xst:1780 - Signal <instr1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mips> synthesized.

WARNING:Xst:524 - All outputs of the instance <inb_inv> of the block <Cond_inv_module> are unconnected in block <alu>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x8-bit dual-port RAM                                 : 2
# Adders/Subtractors                                   : 1
 8-bit adder carry in                                  : 1
# Registers                                            : 10
 4-bit register                                        : 1
 8-bit register                                        : 9
# Latches                                              : 1
 8-bit latch                                           : 1
# Multiplexers                                         : 3
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3231 - The small RAM <Mram_RAM_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <regwrite>      | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <wd>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <ra2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <regwrite>      | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <wd>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <ra1>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x8-bit dual-port distributed RAM                     : 2
# Adders/Subtractors                                   : 1
 8-bit adder carry in                                  : 1
# Registers                                            : 76
 Flip-Flops                                            : 76
# Latches                                              : 1
 8-bit latch                                           : 1
# Multiplexers                                         : 3
 8-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mips> ...

Optimizing unit <statelogic> ...

Optimizing unit <ff_en_r> ...

Optimizing unit <flop> ...

Optimizing unit <RegFile> ...

Optimizing unit <dataPath> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 13.
FlipFlop cont/statelog/state_0 has been replicated 2 time(s)
FlipFlop cont/statelog/state_1 has been replicated 2 time(s)
FlipFlop cont/statelog/state_2 has been replicated 2 time(s)
FlipFlop cont/statelog/state_3 has been replicated 2 time(s)
Latch dp/rf/rd1_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/rf/rd1_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/rf/rd1_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/rf/rd1_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/rf/rd1_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/rf/rd1_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/rf/rd1_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch dp/rf/rd1_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mips.ngr
Top Level Output File Name         : mips
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 159

Cell Usage :
# BELS                             : 204
#      GND                         : 1
#      LUT2                        : 5
#      LUT3                        : 54
#      LUT3_D                      : 9
#      LUT3_L                      : 1
#      LUT4                        : 98
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 7
#      MUXF5                       : 14
#      XORCY                       : 8
# FlipFlops/Latches                : 100
#      FD                          : 32
#      FDE                         : 32
#      FDR                         : 9
#      FDRE                        : 8
#      FDRS                        : 3
#      LD_1                        : 16
# RAMS                             : 16
#      RAM16X1D                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 158
#      IBUF                        : 9
#      OBUF                        : 149
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                      118  out of    768    15%  
 Number of Slice Flip Flops:             92  out of   1536     5%  
 Number of 4 input LUTs:                206  out of   1536    13%  
    Number used as logic:               174
    Number used as RAMs:                 32
 Number of IOs:                         159
 Number of bonded IOBs:                 159  out of    124   128% (*) 
    IOB Flip Flops:                       8
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 100   |
regwrite_OBUF(cont/out/regwrite1:O)| NONE(*)(dp/rf/rd1_0)   | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.785ns (Maximum Frequency: 72.543MHz)
   Minimum input arrival time before clock: 3.392ns
   Maximum output required time after clock: 18.827ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.785ns (frequency: 72.543MHz)
  Total number of paths / destination ports: 18465 / 207
-------------------------------------------------------------------------
Delay:               13.785ns (Levels of Logic = 11)
  Source:            cont/statelog/state_3_1 (FF)
  Destination:       dp/pcreg/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont/statelog/state_3_1 to dp/pcreg/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  cont/statelog/state_3_1 (cont/statelog/state_3_1)
     LUT4:I0->O           18   0.551   1.485  cont/out/alusrcb<0>1 (alusrcb_0_OBUF)
     LUT3:I2->O            2   0.551   0.945  dp/src2mux/Mmux_t14_SW0 (N50)
     LUT4:I2->O            1   0.551   0.000  dp/alunit/addblock/Madd_t1_lut<2> (dp/alunit/addblock/Madd_t1_lut<2>)
     MUXCY:S->O            1   0.500   0.000  dp/alunit/addblock/Madd_t1_cy<2> (dp/alunit/addblock/Madd_t1_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  dp/alunit/addblock/Madd_t1_cy<3> (dp/alunit/addblock/Madd_t1_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  dp/alunit/addblock/Madd_t1_cy<4> (dp/alunit/addblock/Madd_t1_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  dp/alunit/addblock/Madd_t1_cy<5> (dp/alunit/addblock/Madd_t1_cy<5>)
     XORCY:CI->O           2   0.904   0.903  dp/alunit/addblock/Madd_t1_xor<6> (dp/alunit/sumResult<6>)
     LUT4:I3->O            2   0.551   0.903  dp/alunit/resultmux/Mmux_t112 (dp/aluresult<6>1)
     LUT4:I3->O            2   0.551   0.945  dp/alunit/zd/y15_SW0 (N65)
     LUT4:I2->O           10   0.551   1.134  cont/pcen (pcen_OBUF)
     FDRE:CE                   0.602          dp/pcreg/q_0
    ----------------------------------------
    Total                     13.785ns (6.224ns logic, 7.561ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 60 / 60
-------------------------------------------------------------------------
Offset:              3.392ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       cont/statelog/state_3 (FF)
  Destination Clock: clk rising

  Data Path: reset to cont/statelog/state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.821   1.545  reset_IBUF (reset_IBUF)
     FDR:R                     1.026          cont/statelog/state_0
    ----------------------------------------
    Total                      3.392ns (1.847ns logic, 1.545ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9288 / 131
-------------------------------------------------------------------------
Offset:              18.827ns (Levels of Logic = 12)
  Source:            cont/statelog/state_3_1 (FF)
  Destination:       branch (PAD)
  Source Clock:      clk rising

  Data Path: cont/statelog/state_3_1 to branch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  cont/statelog/state_3_1 (cont/statelog/state_3_1)
     LUT4:I0->O           18   0.551   1.485  cont/out/alusrcb<0>1 (alusrcb_0_OBUF)
     LUT3:I2->O            2   0.551   0.945  dp/src2mux/Mmux_t14_SW0 (N50)
     LUT4:I2->O            1   0.551   0.000  dp/alunit/addblock/Madd_t1_lut<2> (dp/alunit/addblock/Madd_t1_lut<2>)
     MUXCY:S->O            1   0.500   0.000  dp/alunit/addblock/Madd_t1_cy<2> (dp/alunit/addblock/Madd_t1_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  dp/alunit/addblock/Madd_t1_cy<3> (dp/alunit/addblock/Madd_t1_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  dp/alunit/addblock/Madd_t1_cy<4> (dp/alunit/addblock/Madd_t1_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  dp/alunit/addblock/Madd_t1_cy<5> (dp/alunit/addblock/Madd_t1_cy<5>)
     XORCY:CI->O           2   0.904   0.903  dp/alunit/addblock/Madd_t1_xor<6> (dp/alunit/sumResult<6>)
     LUT4:I3->O            2   0.551   0.903  dp/alunit/resultmux/Mmux_t112 (dp/aluresult<6>1)
     LUT4:I3->O            2   0.551   0.945  dp/alunit/zd/y15_SW0 (N65)
     LUT4:I2->O           10   0.551   1.134  cont/pcen (pcen_OBUF)
     OBUF:I->O                 5.644          branch_OBUF (branch)
    ----------------------------------------
    Total                     18.827ns (11.266ns logic, 7.561ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'regwrite_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.078ns (Levels of Logic = 1)
  Source:            dp/rf/rd1_7_1 (LATCH)
  Destination:       read1<7> (PAD)
  Source Clock:      regwrite_OBUF rising

  Data Path: dp/rf/rd1_7_1 to read1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.633   0.801  dp/rf/rd1_7_1 (dp/rf/rd1_7_1)
     OBUF:I->O                 5.644          read1_7_OBUF (read1<7>)
    ----------------------------------------
    Total                      7.078ns (6.277ns logic, 0.801ns route)
                                       (88.7% logic, 11.3% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.18 secs
 
--> 

Total memory usage is 247876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

