

Complete a data width conversion circuit that converts 8-bit data input to 16-bit data output with verilog. The first arriving 8-bit data should be placed in the higher 8 bits of the 16-bit data output. The datapath is shown in the picture.Here's the imcomplete verilog code: 
 ```verilog
`timescale 1ns/1ns
module verified_width_8to16(
	input 				   clk 		,   
	input 				   rst_n		,
	input				      valid_in	,
	input	   [7:0]		   data_in	,
 
 	output	reg			valid_out,
	output   reg [15:0]	data_out
);
reg 	[7:0]		data_lock;  //data buffer
reg 				flag	   ;
//input data buff in data_lock
always @(posedge clk 
```
Please complete the above verilog code.