<stg><name>mixColumns</name>


<trans_list>

<trans id="242" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="2" to="3">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="7" to="8">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="8" to="9">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="9" to="10">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="10" to="11">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="11" to="12">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="12" to="13">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="13" to="14">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="14" to="15">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="15" to="16">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_data_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_data_V_addr_16 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_data_V_addr_16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
:16  %state_data_V_load = load i8* %state_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
:17  %state_data_V_load_16 = load i8* %state_data_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %state_data_V_addr_17 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_data_V_addr_17"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_data_V_addr_18 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_data_V_addr_18"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="4">
<![CDATA[
:16  %state_data_V_load = load i8* %state_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
:17  %state_data_V_load_16 = load i8* %state_data_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_16"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
:18  %state_data_V_load_17 = load i8* %state_data_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_17"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:19  %state_data_V_load_18 = load i8* %state_data_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_data_V_addr_19 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_data_V_addr_19"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_data_V_addr_20 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_data_V_addr_20"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
:18  %state_data_V_load_17 = load i8* %state_data_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_17"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:19  %state_data_V_load_18 = load i8* %state_data_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_18"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
:56  %state_data_V_load_19 = load i8* %state_data_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_19"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
:57  %state_data_V_load_20 = load i8* %state_data_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_data_V_addr_21 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_data_V_addr_21"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_data_V_addr_22 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_data_V_addr_22"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
:56  %state_data_V_load_19 = load i8* %state_data_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_19"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
:57  %state_data_V_load_20 = load i8* %state_data_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_20"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
:58  %state_data_V_load_21 = load i8* %state_data_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_21"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
:59  %state_data_V_load_22 = load i8* %state_data_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %state_data_V_addr_23 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_data_V_addr_23"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %state_data_V_addr_24 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_data_V_addr_24"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4">
<![CDATA[
:58  %state_data_V_load_21 = load i8* %state_data_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_21"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
:59  %state_data_V_load_22 = load i8* %state_data_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_22"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
:96  %state_data_V_load_23 = load i8* %state_data_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_23"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="4">
<![CDATA[
:97  %state_data_V_load_24 = load i8* %state_data_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %state_data_V_addr_25 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_data_V_addr_25"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %state_data_V_addr_26 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_data_V_addr_26"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
:96  %state_data_V_load_23 = load i8* %state_data_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_23"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="4">
<![CDATA[
:97  %state_data_V_load_24 = load i8* %state_data_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_24"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
:98  %state_data_V_load_25 = load i8* %state_data_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_25"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="4">
<![CDATA[
:99  %state_data_V_load_26 = load i8* %state_data_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_26"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %state_data_V_addr_27 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_data_V_addr_27"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %state_data_V_addr_28 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_data_V_addr_28"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
:98  %state_data_V_load_25 = load i8* %state_data_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_25"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="4">
<![CDATA[
:99  %state_data_V_load_26 = load i8* %state_data_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_26"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="4">
<![CDATA[
:136  %state_data_V_load_27 = load i8* %state_data_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_27"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="4">
<![CDATA[
:137  %state_data_V_load_28 = load i8* %state_data_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_28"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %state_data_V_addr_29 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_data_V_addr_29"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %state_data_V_addr_30 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_data_V_addr_30"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
:20  %tmp_i = zext i8 %state_data_V_load to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %gf_mul2_table_V_addr = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
:22  %gf_mul2_table_V_load = load i8* %gf_mul2_table_V_addr, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
:23  %tmp_i1 = zext i8 %state_data_V_load_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %gf_mul3_table_V_addr = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
:25  %gf_mul3_table_V_load = load i8* %gf_mul3_table_V_addr, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %gf_mul2_table_V_addr_1 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:30  %gf_mul2_table_V_load_1 = load i8* %gf_mul2_table_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
:31  %tmp_i2 = zext i8 %state_data_V_load_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %gf_mul3_table_V_addr_1 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i2

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
:33  %gf_mul3_table_V_load_1 = load i8* %gf_mul3_table_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %gf_mul2_table_V_addr_2 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i2

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
:38  %gf_mul2_table_V_load_2 = load i8* %gf_mul2_table_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_2"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
:39  %tmp_i3 = zext i8 %state_data_V_load_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %gf_mul3_table_V_addr_2 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
:41  %gf_mul3_table_V_load_2 = load i8* %gf_mul3_table_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_2"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %gf_mul3_table_V_addr_3 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_3"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
:46  %gf_mul3_table_V_load_3 = load i8* %gf_mul3_table_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_3"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %gf_mul2_table_V_addr_3 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
:48  %gf_mul2_table_V_load_3 = load i8* %gf_mul2_table_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_3"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="4">
<![CDATA[
:136  %state_data_V_load_27 = load i8* %state_data_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_27"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="4">
<![CDATA[
:137  %state_data_V_load_28 = load i8* %state_data_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_28"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="4">
<![CDATA[
:138  %state_data_V_load_29 = load i8* %state_data_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_29"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="4">
<![CDATA[
:139  %state_data_V_load_30 = load i8* %state_data_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8">
<![CDATA[
:22  %gf_mul2_table_V_load = load i8* %gf_mul2_table_V_addr, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
:25  %gf_mul3_table_V_load = load i8* %gf_mul3_table_V_addr, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %tmp = xor i8 %state_data_V_load_18, %state_data_V_load_17

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %tmp1 = xor i8 %gf_mul2_table_V_load, %gf_mul3_table_V_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %op2_V_read_assign = xor i8 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="op2_V_read_assign"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
:30  %gf_mul2_table_V_load_1 = load i8* %gf_mul2_table_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_1"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8">
<![CDATA[
:33  %gf_mul3_table_V_load_1 = load i8* %gf_mul3_table_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_1"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %tmp2 = xor i8 %state_data_V_load_18, %state_data_V_load

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %tmp3 = xor i8 %gf_mul2_table_V_load_1, %gf_mul3_table_V_load_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %op2_V_read_assign_s = xor i8 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_s"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
:38  %gf_mul2_table_V_load_2 = load i8* %gf_mul2_table_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_2"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
:41  %gf_mul3_table_V_load_2 = load i8* %gf_mul3_table_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_2"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %tmp4 = xor i8 %state_data_V_load_16, %state_data_V_load

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %tmp5 = xor i8 %gf_mul2_table_V_load_2, %gf_mul3_table_V_load_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %op2_V_read_assign_1 = xor i8 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
:46  %gf_mul3_table_V_load_3 = load i8* %gf_mul3_table_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_3"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
:48  %gf_mul2_table_V_load_3 = load i8* %gf_mul2_table_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_3"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:49  %tmp6 = xor i8 %state_data_V_load_17, %state_data_V_load_16

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %tmp7 = xor i8 %gf_mul3_table_V_load_3, %gf_mul2_table_V_load_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51  %op2_V_read_assign_2 = xor i8 %tmp7, %tmp6

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_2"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:52  store i8 %op2_V_read_assign, i8* %state_data_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:53  store i8 %op2_V_read_assign_s, i8* %state_data_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="4">
<![CDATA[
:138  %state_data_V_load_29 = load i8* %state_data_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_29"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="4">
<![CDATA[
:139  %state_data_V_load_30 = load i8* %state_data_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name="state_data_V_load_30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:54  store i8 %op2_V_read_assign_1, i8* %state_data_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:55  store i8 %op2_V_read_assign_2, i8* %state_data_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
:60  %tmp_i4 = zext i8 %state_data_V_load_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %gf_mul2_table_V_addr_4 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_4"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
:62  %gf_mul2_table_V_load_4 = load i8* %gf_mul2_table_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_4"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
:63  %tmp_i5 = zext i8 %state_data_V_load_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %gf_mul3_table_V_addr_4 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i5

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_4"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
:65  %gf_mul3_table_V_load_4 = load i8* %gf_mul3_table_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_4"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %gf_mul2_table_V_addr_5 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i5

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
:70  %gf_mul2_table_V_load_5 = load i8* %gf_mul2_table_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_5"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
:71  %tmp_i6 = zext i8 %state_data_V_load_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %gf_mul3_table_V_addr_5 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i6

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_5"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
:73  %gf_mul3_table_V_load_5 = load i8* %gf_mul3_table_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_5"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %gf_mul2_table_V_addr_6 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i6

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_6"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
:78  %gf_mul2_table_V_load_6 = load i8* %gf_mul2_table_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_6"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
:79  %tmp_i7 = zext i8 %state_data_V_load_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %gf_mul3_table_V_addr_6 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i7

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
:81  %gf_mul3_table_V_load_6 = load i8* %gf_mul3_table_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_6"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %gf_mul3_table_V_addr_7 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_7"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
:86  %gf_mul3_table_V_load_7 = load i8* %gf_mul3_table_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_7"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %gf_mul2_table_V_addr_7 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i7

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_7"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
:88  %gf_mul2_table_V_load_7 = load i8* %gf_mul2_table_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
:62  %gf_mul2_table_V_load_4 = load i8* %gf_mul2_table_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_4"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
:65  %gf_mul3_table_V_load_4 = load i8* %gf_mul3_table_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_4"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:66  %tmp8 = xor i8 %state_data_V_load_22, %state_data_V_load_21

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:67  %tmp9 = xor i8 %gf_mul2_table_V_load_4, %gf_mul3_table_V_load_4

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:68  %op2_V_read_assign_12 = xor i8 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_12"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
:70  %gf_mul2_table_V_load_5 = load i8* %gf_mul2_table_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_5"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
:73  %gf_mul3_table_V_load_5 = load i8* %gf_mul3_table_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_5"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:74  %tmp10 = xor i8 %state_data_V_load_22, %state_data_V_load_19

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:75  %tmp11 = xor i8 %gf_mul2_table_V_load_5, %gf_mul3_table_V_load_5

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:76  %op2_V_read_assign_3 = xor i8 %tmp11, %tmp10

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_3"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
:78  %gf_mul2_table_V_load_6 = load i8* %gf_mul2_table_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_6"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
:81  %gf_mul3_table_V_load_6 = load i8* %gf_mul3_table_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_6"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:82  %tmp12 = xor i8 %state_data_V_load_20, %state_data_V_load_19

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:83  %tmp13 = xor i8 %gf_mul2_table_V_load_6, %gf_mul3_table_V_load_6

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:84  %op2_V_read_assign_4 = xor i8 %tmp13, %tmp12

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_4"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
:86  %gf_mul3_table_V_load_7 = load i8* %gf_mul3_table_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_7"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8">
<![CDATA[
:88  %gf_mul2_table_V_load_7 = load i8* %gf_mul2_table_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_7"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:89  %tmp14 = xor i8 %state_data_V_load_21, %state_data_V_load_20

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:90  %tmp15 = xor i8 %gf_mul3_table_V_load_7, %gf_mul2_table_V_load_7

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:91  %op2_V_read_assign_5 = xor i8 %tmp15, %tmp14

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_5"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:92  store i8 %op2_V_read_assign_12, i8* %state_data_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:93  store i8 %op2_V_read_assign_3, i8* %state_data_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="151" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:94  store i8 %op2_V_read_assign_4, i8* %state_data_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:95  store i8 %op2_V_read_assign_5, i8* %state_data_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="8">
<![CDATA[
:100  %tmp_i8 = zext i8 %state_data_V_load_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %gf_mul2_table_V_addr_8 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i8

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_8"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8">
<![CDATA[
:102  %gf_mul2_table_V_load_8 = load i8* %gf_mul2_table_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_8"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
:103  %tmp_i9 = zext i8 %state_data_V_load_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %gf_mul3_table_V_addr_8 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i9

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_8"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
:105  %gf_mul3_table_V_load_8 = load i8* %gf_mul3_table_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_8"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %gf_mul2_table_V_addr_9 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i9

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_9"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
:110  %gf_mul2_table_V_load_9 = load i8* %gf_mul2_table_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_9"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
:111  %tmp_i10 = zext i8 %state_data_V_load_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_i10"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %gf_mul3_table_V_addr_9 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i10

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_9"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
:113  %gf_mul3_table_V_load_9 = load i8* %gf_mul3_table_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_9"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %gf_mul2_table_V_addr_10 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i10

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_10"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
:118  %gf_mul2_table_V_load_10 = load i8* %gf_mul2_table_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_10"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
:119  %tmp_i11 = zext i8 %state_data_V_load_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_i11"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %gf_mul3_table_V_addr_10 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i11

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_10"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:121  %gf_mul3_table_V_load_10 = load i8* %gf_mul3_table_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_10"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %gf_mul3_table_V_addr_11 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i8

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_11"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:126  %gf_mul3_table_V_load_11 = load i8* %gf_mul3_table_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_11"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %gf_mul2_table_V_addr_11 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i11

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_11"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
:128  %gf_mul2_table_V_load_11 = load i8* %gf_mul2_table_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="173" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8">
<![CDATA[
:102  %gf_mul2_table_V_load_8 = load i8* %gf_mul2_table_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_8"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
:105  %gf_mul3_table_V_load_8 = load i8* %gf_mul3_table_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_8"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:106  %tmp16 = xor i8 %state_data_V_load_26, %state_data_V_load_25

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:107  %tmp17 = xor i8 %gf_mul2_table_V_load_8, %gf_mul3_table_V_load_8

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:108  %op2_V_read_assign_13 = xor i8 %tmp17, %tmp16

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_13"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
:110  %gf_mul2_table_V_load_9 = load i8* %gf_mul2_table_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_9"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
:113  %gf_mul3_table_V_load_9 = load i8* %gf_mul3_table_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_9"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:114  %tmp18 = xor i8 %state_data_V_load_26, %state_data_V_load_23

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:115  %tmp19 = xor i8 %gf_mul2_table_V_load_9, %gf_mul3_table_V_load_9

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:116  %op2_V_read_assign_6 = xor i8 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_6"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
:118  %gf_mul2_table_V_load_10 = load i8* %gf_mul2_table_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_10"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:121  %gf_mul3_table_V_load_10 = load i8* %gf_mul3_table_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_10"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:122  %tmp20 = xor i8 %state_data_V_load_24, %state_data_V_load_23

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:123  %tmp21 = xor i8 %gf_mul2_table_V_load_10, %gf_mul3_table_V_load_10

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:124  %op2_V_read_assign_7 = xor i8 %tmp21, %tmp20

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_7"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:126  %gf_mul3_table_V_load_11 = load i8* %gf_mul3_table_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_11"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8">
<![CDATA[
:128  %gf_mul2_table_V_load_11 = load i8* %gf_mul2_table_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_11"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:129  %tmp22 = xor i8 %state_data_V_load_25, %state_data_V_load_24

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:130  %tmp23 = xor i8 %gf_mul3_table_V_load_11, %gf_mul2_table_V_load_11

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:131  %op2_V_read_assign_8 = xor i8 %tmp23, %tmp22

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_8"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:132  store i8 %op2_V_read_assign_13, i8* %state_data_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:133  store i8 %op2_V_read_assign_6, i8* %state_data_V_addr_24, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="195" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:134  store i8 %op2_V_read_assign_7, i8* %state_data_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:135  store i8 %op2_V_read_assign_8, i8* %state_data_V_addr_26, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="8">
<![CDATA[
:140  %tmp_i12 = zext i8 %state_data_V_load_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_i12"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %gf_mul2_table_V_addr_12 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i12

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_12"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
:142  %gf_mul2_table_V_load_12 = load i8* %gf_mul2_table_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_12"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="8">
<![CDATA[
:143  %tmp_i13 = zext i8 %state_data_V_load_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_i13"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %gf_mul3_table_V_addr_12 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i13

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_12"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
:145  %gf_mul3_table_V_load_12 = load i8* %gf_mul3_table_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_12"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %gf_mul2_table_V_addr_13 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i13

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_13"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
:150  %gf_mul2_table_V_load_13 = load i8* %gf_mul2_table_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_13"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="8">
<![CDATA[
:151  %tmp_i14 = zext i8 %state_data_V_load_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_i14"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %gf_mul3_table_V_addr_13 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i14

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_13"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
:153  %gf_mul3_table_V_load_13 = load i8* %gf_mul3_table_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_13"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %gf_mul2_table_V_addr_14 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i14

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_14"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8">
<![CDATA[
:158  %gf_mul2_table_V_load_14 = load i8* %gf_mul2_table_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_14"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
:159  %tmp_i15 = zext i8 %state_data_V_load_30 to i64

]]></Node>
<StgValue><ssdm name="tmp_i15"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %gf_mul3_table_V_addr_14 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i15

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_14"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8">
<![CDATA[
:161  %gf_mul3_table_V_load_14 = load i8* %gf_mul3_table_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_14"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %gf_mul3_table_V_addr_15 = getelementptr [256 x i8]* @gf_mul3_table_V, i64 0, i64 %tmp_i12

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_addr_15"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
:166  %gf_mul3_table_V_load_15 = load i8* %gf_mul3_table_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_15"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %gf_mul2_table_V_addr_15 = getelementptr [256 x i8]* @gf_mul2_table_V, i64 0, i64 %tmp_i15

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_addr_15"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8">
<![CDATA[
:168  %gf_mul2_table_V_load_15 = load i8* %gf_mul2_table_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="217" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
:142  %gf_mul2_table_V_load_12 = load i8* %gf_mul2_table_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_12"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8">
<![CDATA[
:145  %gf_mul3_table_V_load_12 = load i8* %gf_mul3_table_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_12"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:146  %tmp24 = xor i8 %state_data_V_load_30, %state_data_V_load_29

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:147  %tmp25 = xor i8 %gf_mul2_table_V_load_12, %gf_mul3_table_V_load_12

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:148  %op2_V_read_assign_14 = xor i8 %tmp25, %tmp24

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_14"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8">
<![CDATA[
:150  %gf_mul2_table_V_load_13 = load i8* %gf_mul2_table_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_13"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
:153  %gf_mul3_table_V_load_13 = load i8* %gf_mul3_table_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_13"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:154  %tmp26 = xor i8 %state_data_V_load_30, %state_data_V_load_27

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:155  %tmp27 = xor i8 %gf_mul2_table_V_load_13, %gf_mul3_table_V_load_13

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:156  %op2_V_read_assign_9 = xor i8 %tmp27, %tmp26

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_9"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8">
<![CDATA[
:158  %gf_mul2_table_V_load_14 = load i8* %gf_mul2_table_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_14"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8">
<![CDATA[
:161  %gf_mul3_table_V_load_14 = load i8* %gf_mul3_table_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_14"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:162  %tmp28 = xor i8 %state_data_V_load_28, %state_data_V_load_27

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:163  %tmp29 = xor i8 %gf_mul2_table_V_load_14, %gf_mul3_table_V_load_14

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:164  %op2_V_read_assign_10 = xor i8 %tmp29, %tmp28

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_10"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
:166  %gf_mul3_table_V_load_15 = load i8* %gf_mul3_table_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="gf_mul3_table_V_load_15"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8">
<![CDATA[
:168  %gf_mul2_table_V_load_15 = load i8* %gf_mul2_table_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="gf_mul2_table_V_load_15"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:169  %tmp30 = xor i8 %state_data_V_load_29, %state_data_V_load_28

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:170  %tmp31 = xor i8 %gf_mul3_table_V_load_15, %gf_mul2_table_V_load_15

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:171  %op2_V_read_assign_11 = xor i8 %tmp31, %tmp30

]]></Node>
<StgValue><ssdm name="op2_V_read_assign_11"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:172  store i8 %op2_V_read_assign_14, i8* %state_data_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:173  store i8 %op2_V_read_assign_9, i8* %state_data_V_addr_28, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="239" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:174  store i8 %op2_V_read_assign_10, i8* %state_data_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:175  store i8 %op2_V_read_assign_11, i8* %state_data_V_addr_30, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0">
<![CDATA[
:176  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
