0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.sim/sim_1/synth/timing/xsim/pwm_led_time_synth.v,1642593923,verilog,,,,glbl;pwm_led,,,,,,,,
