# verilog_code
I am a new verilog developer with no training. I have made my first project and I am seeking criticism from more senior and wise prople
