{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 14:21:45 2019 " "Info: Processing started: Thu May 30 14:21:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c statemachine " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register statemachine:step1\|cs\[4\] register statemachine:step1\|cs\[3\] 16.64 MHz 60.1 ns Internal " "Info: Clock \"clock\" has Internal fmax of 16.64 MHz between source register \"statemachine:step1\|cs\[4\]\" and destination register \"statemachine:step1\|cs\[3\]\" (period= 60.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "58.700 ns + Longest register register " "Info: + Longest register to register delay is 58.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 0.300 ns statemachine:step1\|cs\[4\] 1 REG LC7_A5 14 " "Info: 1: + IC(0.000 ns) + CELL(0.300 ns) = 0.300 ns; Loc. = LC7_A5; Fanout = 14; REG Node = 'statemachine:step1\|cs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { statemachine:step1|cs[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.500 ns statemachine:step1\|Equal8~36 2 COMB LC2_A5 2 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.500 ns; Loc. = LC2_A5; Fanout = 2; COMB Node = 'statemachine:step1\|Equal8~36'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { statemachine:step1|cs[4] statemachine:step1|Equal8~36 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 6.300 ns statemachine:step1\|Equal5~42 3 COMB LC9_A5 6 " "Info: 3: + IC(0.400 ns) + CELL(2.400 ns) = 6.300 ns; Loc. = LC9_A5; Fanout = 6; COMB Node = 'statemachine:step1\|Equal5~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|Equal8~36 statemachine:step1|Equal5~42 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 9.000 ns statemachine:step1\|Equal5~43 4 COMB LC8_A4 3 " "Info: 4: + IC(0.300 ns) + CELL(2.400 ns) = 9.000 ns; Loc. = LC8_A4; Fanout = 3; COMB Node = 'statemachine:step1\|Equal5~43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 11.700 ns statemachine:step1\|always1~1727 5 COMB LC2_A4 1 " "Info: 5: + IC(0.300 ns) + CELL(2.400 ns) = 11.700 ns; Loc. = LC2_A4; Fanout = 1; COMB Node = 'statemachine:step1\|always1~1727'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|Equal5~43 statemachine:step1|always1~1727 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 14.300 ns statemachine:step1\|always1~15 6 COMB LC10_A4 2 " "Info: 6: + IC(0.200 ns) + CELL(2.400 ns) = 14.300 ns; Loc. = LC10_A4; Fanout = 2; COMB Node = 'statemachine:step1\|always1~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { statemachine:step1|always1~1727 statemachine:step1|always1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 17.300 ns statemachine:step1\|always1~1740 7 COMB LC6_A4 5 " "Info: 7: + IC(0.300 ns) + CELL(2.700 ns) = 17.300 ns; Loc. = LC6_A4; Fanout = 5; COMB Node = 'statemachine:step1\|always1~1740'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { statemachine:step1|always1~15 statemachine:step1|always1~1740 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 20.000 ns statemachine:step1\|always1~1704 8 COMB LC4_A3 2 " "Info: 8: + IC(0.300 ns) + CELL(2.400 ns) = 20.000 ns; Loc. = LC4_A3; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1704'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1740 statemachine:step1|always1~1704 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 22.700 ns statemachine:step1\|always1~1705 9 COMB LC6_A3 3 " "Info: 9: + IC(0.300 ns) + CELL(2.400 ns) = 22.700 ns; Loc. = LC6_A3; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1705'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1704 statemachine:step1|always1~1705 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 25.500 ns statemachine:step1\|always1~41 10 COMB LC7_A3 7 " "Info: 10: + IC(0.400 ns) + CELL(2.400 ns) = 25.500 ns; Loc. = LC7_A3; Fanout = 7; COMB Node = 'statemachine:step1\|always1~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|always1~1705 statemachine:step1|always1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.700 ns) 28.600 ns statemachine:step1\|always1~1707 11 COMB LC1_A3 1 " "Info: 11: + IC(0.400 ns) + CELL(2.700 ns) = 28.600 ns; Loc. = LC1_A3; Fanout = 1; COMB Node = 'statemachine:step1\|always1~1707'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { statemachine:step1|always1~41 statemachine:step1|always1~1707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 31.300 ns statemachine:step1\|always1~1708 12 COMB LC3_A3 2 " "Info: 12: + IC(0.300 ns) + CELL(2.400 ns) = 31.300 ns; Loc. = LC3_A3; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1708'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1707 statemachine:step1|always1~1708 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 34.000 ns statemachine:step1\|always1~53 13 COMB LC8_A3 4 " "Info: 13: + IC(0.300 ns) + CELL(2.400 ns) = 34.000 ns; Loc. = LC8_A3; Fanout = 4; COMB Node = 'statemachine:step1\|always1~53'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1708 statemachine:step1|always1~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.700 ns) 38.400 ns statemachine:step1\|always1~1709 14 COMB LC7_A1 2 " "Info: 14: + IC(1.700 ns) + CELL(2.700 ns) = 38.400 ns; Loc. = LC7_A1; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1709'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { statemachine:step1|always1~53 statemachine:step1|always1~1709 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 41.400 ns statemachine:step1\|always1~63 15 COMB LC6_A1 3 " "Info: 15: + IC(0.300 ns) + CELL(2.700 ns) = 41.400 ns; Loc. = LC6_A1; Fanout = 3; COMB Node = 'statemachine:step1\|always1~63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { statemachine:step1|always1~1709 statemachine:step1|always1~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 44.100 ns statemachine:step1\|always1~71 16 COMB LC10_A1 3 " "Info: 16: + IC(0.300 ns) + CELL(2.400 ns) = 44.100 ns; Loc. = LC10_A1; Fanout = 3; COMB Node = 'statemachine:step1\|always1~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~63 statemachine:step1|always1~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 46.800 ns statemachine:step1\|always1~79 17 COMB LC9_A1 3 " "Info: 17: + IC(0.300 ns) + CELL(2.400 ns) = 46.800 ns; Loc. = LC9_A1; Fanout = 3; COMB Node = 'statemachine:step1\|always1~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~71 statemachine:step1|always1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 49.500 ns statemachine:step1\|Selector0~224 18 COMB LC4_A1 3 " "Info: 18: + IC(0.300 ns) + CELL(2.400 ns) = 49.500 ns; Loc. = LC4_A1; Fanout = 3; COMB Node = 'statemachine:step1\|Selector0~224'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~79 statemachine:step1|Selector0~224 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.400 ns) 53.600 ns statemachine:step1\|Selector0~212 19 COMB LC4_A5 2 " "Info: 19: + IC(1.700 ns) + CELL(2.400 ns) = 53.600 ns; Loc. = LC4_A5; Fanout = 2; COMB Node = 'statemachine:step1\|Selector0~212'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { statemachine:step1|Selector0~224 statemachine:step1|Selector0~212 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 56.400 ns statemachine:step1\|Selector2~281 20 COMB LC5_A5 2 " "Info: 20: + IC(0.400 ns) + CELL(2.400 ns) = 56.400 ns; Loc. = LC5_A5; Fanout = 2; COMB Node = 'statemachine:step1\|Selector2~281'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|Selector0~212 statemachine:step1|Selector2~281 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.100 ns) 58.700 ns statemachine:step1\|cs\[3\] 21 REG LC6_A5 12 " "Info: 21: + IC(0.200 ns) + CELL(2.100 ns) = 58.700 ns; Loc. = LC6_A5; Fanout = 12; REG Node = 'statemachine:step1\|cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { statemachine:step1|Selector2~281 statemachine:step1|cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "49.500 ns ( 84.33 % ) " "Info: Total cell delay = 49.500 ns ( 84.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.200 ns ( 15.67 % ) " "Info: Total interconnect delay = 9.200 ns ( 15.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { statemachine:step1|cs[4] statemachine:step1|Equal8~36 statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 statemachine:step1|always1~1727 statemachine:step1|always1~15 statemachine:step1|always1~1740 statemachine:step1|always1~1704 statemachine:step1|always1~1705 statemachine:step1|always1~41 statemachine:step1|always1~1707 statemachine:step1|always1~1708 statemachine:step1|always1~53 statemachine:step1|always1~1709 statemachine:step1|always1~63 statemachine:step1|always1~71 statemachine:step1|always1~79 statemachine:step1|Selector0~224 statemachine:step1|Selector0~212 statemachine:step1|Selector2~281 statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { statemachine:step1|cs[4] {} statemachine:step1|Equal8~36 {} statemachine:step1|Equal5~42 {} statemachine:step1|Equal5~43 {} statemachine:step1|always1~1727 {} statemachine:step1|always1~15 {} statemachine:step1|always1~1740 {} statemachine:step1|always1~1704 {} statemachine:step1|always1~1705 {} statemachine:step1|always1~41 {} statemachine:step1|always1~1707 {} statemachine:step1|always1~1708 {} statemachine:step1|always1~53 {} statemachine:step1|always1~1709 {} statemachine:step1|always1~63 {} statemachine:step1|always1~71 {} statemachine:step1|always1~79 {} statemachine:step1|Selector0~224 {} statemachine:step1|Selector0~212 {} statemachine:step1|Selector2~281 {} statemachine:step1|cs[3] {} } { 0.000ns 0.500ns 0.400ns 0.300ns 0.300ns 0.200ns 0.300ns 0.300ns 0.300ns 0.400ns 0.400ns 0.300ns 0.300ns 1.700ns 0.300ns 0.300ns 0.300ns 0.300ns 1.700ns 0.400ns 0.200ns } { 0.300ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 8.000 ns statemachine:step1\|cs\[3\] 2 REG LC6_A5 12 " "Info: 2: + IC(4.700 ns) + CELL(0.000 ns) = 8.000 ns; Loc. = LC6_A5; Fanout = 12; REG Node = 'statemachine:step1\|cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 41.25 % ) " "Info: Total cell delay = 3.300 ns ( 41.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 58.75 % ) " "Info: Total interconnect delay = 4.700 ns ( 58.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.000 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 8.000 ns statemachine:step1\|cs\[4\] 2 REG LC7_A5 14 " "Info: 2: + IC(4.700 ns) + CELL(0.000 ns) = 8.000 ns; Loc. = LC7_A5; Fanout = 14; REG Node = 'statemachine:step1\|cs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clock statemachine:step1|cs[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 41.25 % ) " "Info: Total cell delay = 3.300 ns ( 41.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 58.75 % ) " "Info: Total interconnect delay = 4.700 ns ( 58.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[4] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[4] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { statemachine:step1|cs[4] statemachine:step1|Equal8~36 statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 statemachine:step1|always1~1727 statemachine:step1|always1~15 statemachine:step1|always1~1740 statemachine:step1|always1~1704 statemachine:step1|always1~1705 statemachine:step1|always1~41 statemachine:step1|always1~1707 statemachine:step1|always1~1708 statemachine:step1|always1~53 statemachine:step1|always1~1709 statemachine:step1|always1~63 statemachine:step1|always1~71 statemachine:step1|always1~79 statemachine:step1|Selector0~224 statemachine:step1|Selector0~212 statemachine:step1|Selector2~281 statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { statemachine:step1|cs[4] {} statemachine:step1|Equal8~36 {} statemachine:step1|Equal5~42 {} statemachine:step1|Equal5~43 {} statemachine:step1|always1~1727 {} statemachine:step1|always1~15 {} statemachine:step1|always1~1740 {} statemachine:step1|always1~1704 {} statemachine:step1|always1~1705 {} statemachine:step1|always1~41 {} statemachine:step1|always1~1707 {} statemachine:step1|always1~1708 {} statemachine:step1|always1~53 {} statemachine:step1|always1~1709 {} statemachine:step1|always1~63 {} statemachine:step1|always1~71 {} statemachine:step1|always1~79 {} statemachine:step1|Selector0~224 {} statemachine:step1|Selector0~212 {} statemachine:step1|Selector2~281 {} statemachine:step1|cs[3] {} } { 0.000ns 0.500ns 0.400ns 0.300ns 0.300ns 0.200ns 0.300ns 0.300ns 0.300ns 0.400ns 0.400ns 0.300ns 0.300ns 1.700ns 0.300ns 0.300ns 0.300ns 0.300ns 1.700ns 0.400ns 0.200ns } { 0.300ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[4] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "statemachine:step1\|cs\[3\] right clock 61.100 ns register " "Info: tsu for register \"statemachine:step1\|cs\[3\]\" (data pin = \"right\", clock pin = \"clock\") is 61.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "68.000 ns + Longest pin register " "Info: + Longest pin to register delay is 68.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns right 1 PIN PIN_61 15 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_61; Fanout = 15; PIN Node = 'right'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { right } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.500 ns) 10.700 ns statemachine:step1\|always1~1701 2 COMB LC5_A18 3 " "Info: 2: + IC(4.900 ns) + CELL(2.500 ns) = 10.700 ns; Loc. = LC5_A18; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1701'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { right statemachine:step1|always1~1701 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.400 ns) 15.600 ns statemachine:step1\|Equal5~42 3 COMB LC9_A5 6 " "Info: 3: + IC(2.500 ns) + CELL(2.400 ns) = 15.600 ns; Loc. = LC9_A5; Fanout = 6; COMB Node = 'statemachine:step1\|Equal5~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { statemachine:step1|always1~1701 statemachine:step1|Equal5~42 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 18.300 ns statemachine:step1\|Equal5~43 4 COMB LC8_A4 3 " "Info: 4: + IC(0.300 ns) + CELL(2.400 ns) = 18.300 ns; Loc. = LC8_A4; Fanout = 3; COMB Node = 'statemachine:step1\|Equal5~43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 21.000 ns statemachine:step1\|always1~1727 5 COMB LC2_A4 1 " "Info: 5: + IC(0.300 ns) + CELL(2.400 ns) = 21.000 ns; Loc. = LC2_A4; Fanout = 1; COMB Node = 'statemachine:step1\|always1~1727'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|Equal5~43 statemachine:step1|always1~1727 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.400 ns) 23.600 ns statemachine:step1\|always1~15 6 COMB LC10_A4 2 " "Info: 6: + IC(0.200 ns) + CELL(2.400 ns) = 23.600 ns; Loc. = LC10_A4; Fanout = 2; COMB Node = 'statemachine:step1\|always1~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { statemachine:step1|always1~1727 statemachine:step1|always1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 26.600 ns statemachine:step1\|always1~1740 7 COMB LC6_A4 5 " "Info: 7: + IC(0.300 ns) + CELL(2.700 ns) = 26.600 ns; Loc. = LC6_A4; Fanout = 5; COMB Node = 'statemachine:step1\|always1~1740'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { statemachine:step1|always1~15 statemachine:step1|always1~1740 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 29.300 ns statemachine:step1\|always1~1704 8 COMB LC4_A3 2 " "Info: 8: + IC(0.300 ns) + CELL(2.400 ns) = 29.300 ns; Loc. = LC4_A3; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1704'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1740 statemachine:step1|always1~1704 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 32.000 ns statemachine:step1\|always1~1705 9 COMB LC6_A3 3 " "Info: 9: + IC(0.300 ns) + CELL(2.400 ns) = 32.000 ns; Loc. = LC6_A3; Fanout = 3; COMB Node = 'statemachine:step1\|always1~1705'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1704 statemachine:step1|always1~1705 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 34.800 ns statemachine:step1\|always1~41 10 COMB LC7_A3 7 " "Info: 10: + IC(0.400 ns) + CELL(2.400 ns) = 34.800 ns; Loc. = LC7_A3; Fanout = 7; COMB Node = 'statemachine:step1\|always1~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|always1~1705 statemachine:step1|always1~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.700 ns) 37.900 ns statemachine:step1\|always1~1707 11 COMB LC1_A3 1 " "Info: 11: + IC(0.400 ns) + CELL(2.700 ns) = 37.900 ns; Loc. = LC1_A3; Fanout = 1; COMB Node = 'statemachine:step1\|always1~1707'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { statemachine:step1|always1~41 statemachine:step1|always1~1707 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 40.600 ns statemachine:step1\|always1~1708 12 COMB LC3_A3 2 " "Info: 12: + IC(0.300 ns) + CELL(2.400 ns) = 40.600 ns; Loc. = LC3_A3; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1708'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1707 statemachine:step1|always1~1708 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 43.300 ns statemachine:step1\|always1~53 13 COMB LC8_A3 4 " "Info: 13: + IC(0.300 ns) + CELL(2.400 ns) = 43.300 ns; Loc. = LC8_A3; Fanout = 4; COMB Node = 'statemachine:step1\|always1~53'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~1708 statemachine:step1|always1~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.700 ns) 47.700 ns statemachine:step1\|always1~1709 14 COMB LC7_A1 2 " "Info: 14: + IC(1.700 ns) + CELL(2.700 ns) = 47.700 ns; Loc. = LC7_A1; Fanout = 2; COMB Node = 'statemachine:step1\|always1~1709'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { statemachine:step1|always1~53 statemachine:step1|always1~1709 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.700 ns) 50.700 ns statemachine:step1\|always1~63 15 COMB LC6_A1 3 " "Info: 15: + IC(0.300 ns) + CELL(2.700 ns) = 50.700 ns; Loc. = LC6_A1; Fanout = 3; COMB Node = 'statemachine:step1\|always1~63'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { statemachine:step1|always1~1709 statemachine:step1|always1~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 53.400 ns statemachine:step1\|always1~71 16 COMB LC10_A1 3 " "Info: 16: + IC(0.300 ns) + CELL(2.400 ns) = 53.400 ns; Loc. = LC10_A1; Fanout = 3; COMB Node = 'statemachine:step1\|always1~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~63 statemachine:step1|always1~71 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 56.100 ns statemachine:step1\|always1~79 17 COMB LC9_A1 3 " "Info: 17: + IC(0.300 ns) + CELL(2.400 ns) = 56.100 ns; Loc. = LC9_A1; Fanout = 3; COMB Node = 'statemachine:step1\|always1~79'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~71 statemachine:step1|always1~79 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(2.400 ns) 58.800 ns statemachine:step1\|Selector0~224 18 COMB LC4_A1 3 " "Info: 18: + IC(0.300 ns) + CELL(2.400 ns) = 58.800 ns; Loc. = LC4_A1; Fanout = 3; COMB Node = 'statemachine:step1\|Selector0~224'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { statemachine:step1|always1~79 statemachine:step1|Selector0~224 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.400 ns) 62.900 ns statemachine:step1\|Selector0~212 19 COMB LC4_A5 2 " "Info: 19: + IC(1.700 ns) + CELL(2.400 ns) = 62.900 ns; Loc. = LC4_A5; Fanout = 2; COMB Node = 'statemachine:step1\|Selector0~212'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { statemachine:step1|Selector0~224 statemachine:step1|Selector0~212 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(2.400 ns) 65.700 ns statemachine:step1\|Selector2~281 20 COMB LC5_A5 2 " "Info: 20: + IC(0.400 ns) + CELL(2.400 ns) = 65.700 ns; Loc. = LC5_A5; Fanout = 2; COMB Node = 'statemachine:step1\|Selector2~281'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { statemachine:step1|Selector0~212 statemachine:step1|Selector2~281 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.100 ns) 68.000 ns statemachine:step1\|cs\[3\] 21 REG LC6_A5 12 " "Info: 21: + IC(0.200 ns) + CELL(2.100 ns) = 68.000 ns; Loc. = LC6_A5; Fanout = 12; REG Node = 'statemachine:step1\|cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { statemachine:step1|Selector2~281 statemachine:step1|cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "52.300 ns ( 76.91 % ) " "Info: Total cell delay = 52.300 ns ( 76.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.700 ns ( 23.09 % ) " "Info: Total interconnect delay = 15.700 ns ( 23.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "68.000 ns" { right statemachine:step1|always1~1701 statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 statemachine:step1|always1~1727 statemachine:step1|always1~15 statemachine:step1|always1~1740 statemachine:step1|always1~1704 statemachine:step1|always1~1705 statemachine:step1|always1~41 statemachine:step1|always1~1707 statemachine:step1|always1~1708 statemachine:step1|always1~53 statemachine:step1|always1~1709 statemachine:step1|always1~63 statemachine:step1|always1~71 statemachine:step1|always1~79 statemachine:step1|Selector0~224 statemachine:step1|Selector0~212 statemachine:step1|Selector2~281 statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "68.000 ns" { right {} right~out {} statemachine:step1|always1~1701 {} statemachine:step1|Equal5~42 {} statemachine:step1|Equal5~43 {} statemachine:step1|always1~1727 {} statemachine:step1|always1~15 {} statemachine:step1|always1~1740 {} statemachine:step1|always1~1704 {} statemachine:step1|always1~1705 {} statemachine:step1|always1~41 {} statemachine:step1|always1~1707 {} statemachine:step1|always1~1708 {} statemachine:step1|always1~53 {} statemachine:step1|always1~1709 {} statemachine:step1|always1~63 {} statemachine:step1|always1~71 {} statemachine:step1|always1~79 {} statemachine:step1|Selector0~224 {} statemachine:step1|Selector0~212 {} statemachine:step1|Selector2~281 {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.900ns 2.500ns 0.300ns 0.300ns 0.200ns 0.300ns 0.300ns 0.300ns 0.400ns 0.400ns 0.300ns 0.300ns 1.700ns 0.300ns 0.300ns 0.300ns 0.300ns 1.700ns 0.400ns 0.200ns } { 0.000ns 3.300ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.100 ns + " "Info: + Micro setup delay of destination is 1.100 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 8.000 ns statemachine:step1\|cs\[3\] 2 REG LC6_A5 12 " "Info: 2: + IC(4.700 ns) + CELL(0.000 ns) = 8.000 ns; Loc. = LC6_A5; Fanout = 12; REG Node = 'statemachine:step1\|cs\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 41.25 % ) " "Info: Total cell delay = 3.300 ns ( 41.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 58.75 % ) " "Info: Total interconnect delay = 4.700 ns ( 58.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "68.000 ns" { right statemachine:step1|always1~1701 statemachine:step1|Equal5~42 statemachine:step1|Equal5~43 statemachine:step1|always1~1727 statemachine:step1|always1~15 statemachine:step1|always1~1740 statemachine:step1|always1~1704 statemachine:step1|always1~1705 statemachine:step1|always1~41 statemachine:step1|always1~1707 statemachine:step1|always1~1708 statemachine:step1|always1~53 statemachine:step1|always1~1709 statemachine:step1|always1~63 statemachine:step1|always1~71 statemachine:step1|always1~79 statemachine:step1|Selector0~224 statemachine:step1|Selector0~212 statemachine:step1|Selector2~281 statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "68.000 ns" { right {} right~out {} statemachine:step1|always1~1701 {} statemachine:step1|Equal5~42 {} statemachine:step1|Equal5~43 {} statemachine:step1|always1~1727 {} statemachine:step1|always1~15 {} statemachine:step1|always1~1740 {} statemachine:step1|always1~1704 {} statemachine:step1|always1~1705 {} statemachine:step1|always1~41 {} statemachine:step1|always1~1707 {} statemachine:step1|always1~1708 {} statemachine:step1|always1~53 {} statemachine:step1|always1~1709 {} statemachine:step1|always1~63 {} statemachine:step1|always1~71 {} statemachine:step1|always1~79 {} statemachine:step1|Selector0~224 {} statemachine:step1|Selector0~212 {} statemachine:step1|Selector2~281 {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.900ns 2.500ns 0.300ns 0.300ns 0.200ns 0.300ns 0.300ns 0.300ns 0.400ns 0.400ns 0.300ns 0.300ns 1.700ns 0.300ns 0.300ns 0.300ns 0.300ns 1.700ns 0.400ns 0.200ns } { 0.000ns 3.300ns 2.500ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.100ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[3] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock out\[4\] statemachine:step1\|cs\[4\] 17.800 ns register " "Info: tco from clock \"clock\" to destination pin \"out\[4\]\" through register \"statemachine:step1\|cs\[4\]\" is 17.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.000 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 8.000 ns statemachine:step1\|cs\[4\] 2 REG LC7_A5 14 " "Info: 2: + IC(4.700 ns) + CELL(0.000 ns) = 8.000 ns; Loc. = LC7_A5; Fanout = 14; REG Node = 'statemachine:step1\|cs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clock statemachine:step1|cs[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 41.25 % ) " "Info: Total cell delay = 3.300 ns ( 41.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 58.75 % ) " "Info: Total interconnect delay = 4.700 ns ( 58.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[4] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.500 ns + Longest register pin " "Info: + Longest register to pin delay is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 0.300 ns statemachine:step1\|cs\[4\] 1 REG LC7_A5 14 " "Info: 1: + IC(0.000 ns) + CELL(0.300 ns) = 0.300 ns; Loc. = LC7_A5; Fanout = 14; REG Node = 'statemachine:step1\|cs\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { statemachine:step1|cs[4] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 5.700 ns dim:step2\|out\[4\]~108 2 COMB LC6_A10 1 " "Info: 2: + IC(3.000 ns) + CELL(2.400 ns) = 5.700 ns; Loc. = LC6_A10; Fanout = 1; COMB Node = 'dim:step2\|out\[4\]~108'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { statemachine:step1|cs[4] dim:step2|out[4]~108 } "NODE_NAME" } } { "dim.v" "" { Text "X:/ece152a/lab5/dim.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(2.300 ns) 9.500 ns out\[4\] 3 PIN PIN_132 0 " "Info: 3: + IC(1.500 ns) + CELL(2.300 ns) = 9.500 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'out\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { dim:step2|out[4]~108 out[4] } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 52.63 % ) " "Info: Total cell delay = 5.000 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 47.37 % ) " "Info: Total interconnect delay = 4.500 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { statemachine:step1|cs[4] dim:step2|out[4]~108 out[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { statemachine:step1|cs[4] {} dim:step2|out[4]~108 {} out[4] {} } { 0.000ns 3.000ns 1.500ns } { 0.300ns 2.400ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clock statemachine:step1|cs[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { clock {} clock~out {} statemachine:step1|cs[4] {} } { 0.000ns 0.000ns 4.700ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { statemachine:step1|cs[4] dim:step2|out[4]~108 out[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { statemachine:step1|cs[4] {} dim:step2|out[4]~108 {} out[4] {} } { 0.000ns 3.000ns 1.500ns } { 0.300ns 2.400ns 2.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "dim_clock out\[1\] 14.600 ns Longest " "Info: Longest tpd from source pin \"dim_clock\" to destination pin \"out\[1\]\" is 14.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns dim_clock 1 PIN PIN_66 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_66; Fanout = 6; PIN Node = 'dim_clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dim_clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.400 ns) 10.400 ns dim:step2\|out\[1\]~105 2 COMB LC5_A1 1 " "Info: 2: + IC(4.700 ns) + CELL(2.400 ns) = 10.400 ns; Loc. = LC5_A1; Fanout = 1; COMB Node = 'dim:step2\|out\[1\]~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { dim_clock dim:step2|out[1]~105 } "NODE_NAME" } } { "dim.v" "" { Text "X:/ece152a/lab5/dim.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.300 ns) 14.600 ns out\[1\] 3 PIN PIN_135 0 " "Info: 3: + IC(1.900 ns) + CELL(2.300 ns) = 14.600 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'out\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { dim:step2|out[1]~105 out[1] } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 54.79 % ) " "Info: Total cell delay = 8.000 ns ( 54.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 45.21 % ) " "Info: Total interconnect delay = 6.600 ns ( 45.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.600 ns" { dim_clock dim:step2|out[1]~105 out[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.600 ns" { dim_clock {} dim_clock~out {} dim:step2|out[1]~105 {} out[1] {} } { 0.000ns 0.000ns 4.700ns 1.900ns } { 0.000ns 3.300ns 2.400ns 2.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "statemachine:step1\|cs\[1\] hazard clock -4.700 ns register " "Info: th for register \"statemachine:step1\|cs\[1\]\" (data pin = \"hazard\", clock pin = \"clock\") is -4.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.900 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns clock 1 CLK PIN_64 6 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 7.900 ns statemachine:step1\|cs\[1\] 2 REG LC2_A6 16 " "Info: 2: + IC(4.600 ns) + CELL(0.000 ns) = 7.900 ns; Loc. = LC2_A6; Fanout = 16; REG Node = 'statemachine:step1\|cs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clock statemachine:step1|cs[1] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 41.77 % ) " "Info: Total cell delay = 3.300 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 58.23 % ) " "Info: Total interconnect delay = 4.600 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { clock statemachine:step1|cs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { clock {} clock~out {} statemachine:step1|cs[1] {} } { 0.000ns 0.000ns 4.600ns } { 0.000ns 3.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.800 ns + " "Info: + Micro hold delay of destination is 1.800 ns" {  } { { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.300 ns) 3.300 ns hazard 1 PIN PIN_62 11 " "Info: 1: + IC(0.000 ns) + CELL(3.300 ns) = 3.300 ns; Loc. = PIN_62; Fanout = 11; PIN Node = 'hazard'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { hazard } "NODE_NAME" } } { "main.v" "" { Text "X:/ece152a/lab5/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.400 ns) 10.600 ns statemachine:step1\|Equal5~43 2 COMB LC8_A4 3 " "Info: 2: + IC(4.900 ns) + CELL(2.400 ns) = 10.600 ns; Loc. = LC8_A4; Fanout = 3; COMB Node = 'statemachine:step1\|Equal5~43'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { hazard statemachine:step1|Equal5~43 } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.100 ns) 14.400 ns statemachine:step1\|cs\[1\] 3 REG LC2_A6 16 " "Info: 3: + IC(1.700 ns) + CELL(2.100 ns) = 14.400 ns; Loc. = LC2_A6; Fanout = 16; REG Node = 'statemachine:step1\|cs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { statemachine:step1|Equal5~43 statemachine:step1|cs[1] } "NODE_NAME" } } { "statemachine.v" "" { Text "X:/ece152a/lab5/statemachine.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.800 ns ( 54.17 % ) " "Info: Total cell delay = 7.800 ns ( 54.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 45.83 % ) " "Info: Total interconnect delay = 6.600 ns ( 45.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { hazard statemachine:step1|Equal5~43 statemachine:step1|cs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { hazard {} hazard~out {} statemachine:step1|Equal5~43 {} statemachine:step1|cs[1] {} } { 0.000ns 0.000ns 4.900ns 1.700ns } { 0.000ns 3.300ns 2.400ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { clock statemachine:step1|cs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { clock {} clock~out {} statemachine:step1|cs[1] {} } { 0.000ns 0.000ns 4.600ns } { 0.000ns 3.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.400 ns" { hazard statemachine:step1|Equal5~43 statemachine:step1|cs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.400 ns" { hazard {} hazard~out {} statemachine:step1|Equal5~43 {} statemachine:step1|cs[1] {} } { 0.000ns 0.000ns 4.900ns 1.700ns } { 0.000ns 3.300ns 2.400ns 2.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 14:21:46 2019 " "Info: Processing ended: Thu May 30 14:21:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
