git clone --depth 1 --no-tags https://github.com/findingaish/Tic_Tac_Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664543763
git clone --depth 1 --no-tags https://github.com/AbdullahKhan286/Internship_embedded-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664229566
git clone --depth 1 --no-tags https://github.com/Sumitkb21/CS220_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664271392
git clone --depth 1 --no-tags https://github.com/rudra-101/Hexadecimal-Keypad-Scanner-and-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664773770
git clone --depth 1 --no-tags https://github.com/praveenyadav02011995/lenet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668843457
git clone --depth 1 --no-tags https://github.com/Shin-Yan/Computer-Organization-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667720227
git clone --depth 1 --no-tags https://github.com/EatFruitWang/Vivado_ip_teach.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668162907
git clone --depth 1 --no-tags https://github.com/ZeboZebo702/ARITH_2023_constant_division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667405444
git clone --depth 1 --no-tags https://github.com/sayoojkj/Convolutional_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667337685
git clone --depth 1 --no-tags https://github.com/wataru030-XIAOHEI/proj-rv64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669492911
git clone --depth 1 --no-tags https://github.com/telmo-paes/Verilog_pratices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669576129
git clone --depth 1 --no-tags https://github.com/SunBenqian/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669669700
git clone --depth 1 --no-tags https://github.com/HarshitMongre/RISC-V-processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667089451
git clone --depth 1 --no-tags https://github.com/Womics/fpga_neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667328969
git clone --depth 1 --no-tags https://github.com/Rohan-1704/Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668178295
git clone --depth 1 --no-tags https://github.com/AmmarElmargawy/mult_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668404374
git clone --depth 1 --no-tags https://github.com/DepJo/Digital_1_UNAL_2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668438786
git clone --depth 1 --no-tags https://github.com/nlshipp/PSoC5_DmaTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668095010
git clone --depth 1 --no-tags https://github.com/kfcampit/LBYCPD3-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668596413
git clone --depth 1 --no-tags https://github.com/SantoshSrivatsan24/ece564_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669548466
git clone --depth 1 --no-tags https://github.com/NicoCasas/Tp_Final_Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664808573
git clone --depth 1 --no-tags https://github.com/Sulik-git/sycyf_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669463572
git clone --depth 1 --no-tags https://github.com/JasonA-dev/Nabu_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668240374
git clone --depth 1 --no-tags https://github.com/Moksh-jain/fpga_blockchain.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667899049
git clone --depth 1 --no-tags https://github.com/napen/32-Bit-MIPS-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668052408
git clone --depth 1 --no-tags https://github.com/baby9/HPS2FPGAmapping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668171729
git clone --depth 1 --no-tags https://github.com/Armando-Moya/DE10LITE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670426230
git clone --depth 1 --no-tags https://github.com/Sumithara009/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670565282
git clone --depth 1 --no-tags https://github.com/toanpm1011/Car_Parking_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670440036
git clone --depth 1 --no-tags https://github.com/manishpundir2207/MIPS-32-Multi-cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670764686
git clone --depth 1 --no-tags https://github.com/umarcis/ElevatorSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668701445
git clone --depth 1 --no-tags https://github.com/PranshulG/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669163394
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-008-5_to_32_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670695137
git clone --depth 1 --no-tags https://github.com/ksungkeun84/chip-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670879052
git clone --depth 1 --no-tags https://github.com/amandudeja2134/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667438341
git clone --depth 1 --no-tags https://github.com/akiokitagawa/test01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668958248
git clone --depth 1 --no-tags https://github.com/wavybangsy/CSARCH1-Decoder-Implementation-of-Boolean-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668963779
git clone --depth 1 --no-tags https://github.com/riyabansal0107/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667257658
git clone --depth 1 --no-tags https://github.com/Yash070707/MIPS-32-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668133036
git clone --depth 1 --no-tags https://github.com/sayoojkj/Pulse_width_modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669752992
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669450780
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-005-Priority_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669693000
git clone --depth 1 --no-tags https://github.com/heesang-chae/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669464728
git clone --depth 1 --no-tags https://github.com/Vikas01xz/Booth_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665954616
git clone --depth 1 --no-tags https://github.com/Glinary/Gate-Level-Modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664459753
git clone --depth 1 --no-tags https://github.com/Shubhansh25/car-parking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665738087
git clone --depth 1 --no-tags https://github.com/udayapeddirajub/Booth_Multiplier_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664172681
git clone --depth 1 --no-tags https://github.com/adrija-50/Traffic_Signal_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665720138
git clone --depth 1 --no-tags https://github.com/Vaibhav-shar/UART_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666201538
git clone --depth 1 --no-tags https://github.com/Yuboeee/neuron_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666271810
git clone --depth 1 --no-tags https://github.com/TanusriK/intelunnati_InnovateX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666290170
git clone --depth 1 --no-tags https://github.com/fenil210/WALLACE_TREE_MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666415206
git clone --depth 1 --no-tags https://github.com/ashu8004/karatsuba_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664454123
git clone --depth 1 --no-tags https://github.com/meghdesai18/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665088234
git clone --depth 1 --no-tags https://github.com/Max-Ming/2023-HITSZCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664453038
git clone --depth 1 --no-tags https://github.com/jissjoseph1997/Single_Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665031028
git clone --depth 1 --no-tags https://github.com/meghdesai18/Verilog-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665162772
git clone --depth 1 --no-tags https://github.com/Turikanandakumar/intelunnati_fixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665156851
git clone --depth 1 --no-tags https://github.com/tamurae/tt04-latin-practice-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664855863
git clone --depth 1 --no-tags https://github.com/yasharthparas/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664943508
git clone --depth 1 --no-tags https://github.com/sayoojkj/Carry_select_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667345345
git clone --depth 1 --no-tags https://github.com/SourajaKundu/System-on-Chip-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667052255
git clone --depth 1 --no-tags https://github.com/TheMihirD/RISC-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667095113
git clone --depth 1 --no-tags https://github.com/flowingsunset/Do_Something_With_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665924997
git clone --depth 1 --no-tags https://github.com/ninad4290/Programmable-Logic-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667570714
git clone --depth 1 --no-tags https://github.com/tnd13600/cable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665139516
git clone --depth 1 --no-tags https://github.com/chomchom69420/verilog-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668422886
git clone --depth 1 --no-tags https://github.com/udhav-varma/CSE_Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664721307
git clone --depth 1 --no-tags https://github.com/Simran16702/dual_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664956274
git clone --depth 1 --no-tags https://github.com/aryang13/closetgenie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664420425
git clone --depth 1 --no-tags https://github.com/disneyyy/Fight_zombie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664921903
git clone --depth 1 --no-tags https://github.com/eslamsolyman01/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666748257
git clone --depth 1 --no-tags https://github.com/anjali1411/Image-Processing-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666999921
git clone --depth 1 --no-tags https://github.com/Vikas01xz/Interrupt_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665702749
git clone --depth 1 --no-tags https://github.com/naravameghana1/SPI_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665669489
git clone --depth 1 --no-tags https://github.com/Yashas127/Bubble-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665873711
git clone --depth 1 --no-tags https://github.com/chirag091167/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666071830
git clone --depth 1 --no-tags https://github.com/Aayush2592/intelunnati_proffesionals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666293220
git clone --depth 1 --no-tags https://github.com/Rakeshgupta2020/AHB2APB-Bridge-Implementation-using-verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664543713
git clone --depth 1 --no-tags https://github.com/kartik2629/Intel-Unnati-Techiefi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664198077
git clone --depth 1 --no-tags https://github.com/lithika884/Intelunnati_TechElite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666336976
git clone --depth 1 --no-tags https://github.com/iagoalvess/ISL-UFMG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666581895
git clone --depth 1 --no-tags https://github.com/DreamChaser-luzeyu/verilator-study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667552510
git clone --depth 1 --no-tags https://github.com/mysterious24/sequencial-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668233007
git clone --depth 1 --no-tags https://github.com/clikbait295/riscvTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670291943
git clone --depth 1 --no-tags https://github.com/saikrishnareddy2002/-AHB-TO-APB-BRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665172499
git clone --depth 1 --no-tags https://github.com/HassanHatem1/Encryption_Decryption_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665319050
git clone --depth 1 --no-tags https://github.com/Sujay001coder/TRAFFIC_LIGHT_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665932328
git clone --depth 1 --no-tags https://github.com/odeinjul/USTC-CODH2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665956413
git clone --depth 1 --no-tags https://github.com/Co1dmountain/Sdram_Controller_pro_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665157366
git clone --depth 1 --no-tags https://github.com/Amity-Blight/VE370.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665589347
git clone --depth 1 --no-tags https://github.com/ianerik6/Concepcion7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665634839
git clone --depth 1 --no-tags https://github.com/sp1231/mips-pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667525334
git clone --depth 1 --no-tags https://github.com/SunBenqian/DataConverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669664085
git clone --depth 1 --no-tags https://github.com/aradshapira/step_motor_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669721782
git clone --depth 1 --no-tags https://github.com/thereversed/4sevcen-segment_NEXYSDDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669100382
git clone --depth 1 --no-tags https://github.com/betechie/intelunnati_mahadev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666129043
git clone --depth 1 --no-tags https://github.com/putoze/ic_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668994338
