+++
date = 2022-06-08T06:05:14Z
hiddenFromHomePage = false
postMetaInFooter = false
title = "Useful Information"
[flowchartDiagrams]
enable = false
options = ""
[sequenceDiagrams]
enable = false
options = ""

+++
* Target device - `xc7z020clg484-1`
* Xilinx / Vivado version - 2020.1
* Y2K patch - [https://support.xilinx.com/s/article/76960?language=en_US](https://support.xilinx.com/s/article/76960?language=en_US "https://support.xilinx.com/s/article/76960?language=en_US")

# Labs / Tutorials

Use this [document](https://github.com/featherbear/UNSW-COMP4601/blob/master/ug871-vivado-high-level-synthesis-tutorial.pdf)