##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Joystick_ADC_IntClock
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Joystick_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (Joystick_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Joystick_ADC_IntClock:R vs. Joystick_ADC_IntClock:R)
		5.6::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
		5.7::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                      | Frequency: 59.10 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Joystick_ADC_IntClock          | Frequency: 27.37 MHz  | Target: 1.60 MHz   | 
Clock: Joystick_ADC_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock                      | Frequency: 93.78 MHz  | Target: 0.01 MHz   | 
Clock: UART_LOG_IntClock              | Frequency: 49.27 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK              CyBUS_CLK              41666.7          33500       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Joystick_ADC_IntClock  41666.7          34220       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_LOG_IntClock      41666.7          24746       N/A              N/A         N/A              N/A         N/A              N/A         
Joystick_ADC_IntClock  CyBUS_CLK              41666.7          34394       N/A              N/A         N/A              N/A         N/A              N/A         
Joystick_ADC_IntClock  Joystick_ADC_IntClock  625000           588462      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock              PWM_Clock              8.33333e+007     83322670    N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock      UART_LOG_IntClock      1.08333e+006     1063035     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase     
--------------  ------------  -------------------  
RGB_G(0)_PAD    22811         PWM_Clock:R          
Tx_port(0)_PAD  33359         UART_LOG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24746p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13450
-------------------------------------   ----- 
End-of-path arrival time (ps)           13450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell6         2009   2009  24746  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell9      5802   7811  24746  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  11161  24746  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2289  13450  24746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Joystick_ADC_IntClock
***************************************************
Clock: Joystick_ADC_IntClock
Frequency: 27.37 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 588462p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33028
-------------------------------------   ----- 
End-of-path arrival time (ps)           33028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell22  14614  33028  588462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 93.78 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322670p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  83322670  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2314   4604  83322670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 49.27 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14938
-------------------------------------   ----- 
End-of-path arrival time (ps)           14938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q            macrocell95   1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_2  macrocell8    8069   9319  1063035  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell8    3350  12669  1063035  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2269  14938  1063035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  33500  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell83   3636   4656  33500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Joystick_ADC_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_207/main_0
Capture Clock  : Net_207/clock_0
Path slack     : 34220p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34220  RISE       1
Net_207/main_0                             macrocell82   2687   3937  34220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24746p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13450
-------------------------------------   ----- 
End-of-path arrival time (ps)           13450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell6         2009   2009  24746  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell9      5802   7811  24746  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  11161  24746  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2289  13450  24746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (Joystick_ADC_IntClock:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34394p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_207/q                                       macrocell82   1250   1250  34394  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell83   2512   3762  34394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1


5.5::Critical Path Report for (Joystick_ADC_IntClock:R vs. Joystick_ADC_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 588462p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33028
-------------------------------------   ----- 
End-of-path arrival time (ps)           33028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell22  14614  33028  588462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1


5.6::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14938
-------------------------------------   ----- 
End-of-path arrival time (ps)           14938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q            macrocell95   1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_2  macrocell8    8069   9319  1063035  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell8    3350  12669  1063035  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2269  14938  1063035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.7::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322670p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  83322670  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2314   4604  83322670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24746p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13450
-------------------------------------   ----- 
End-of-path arrival time (ps)           13450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell6         2009   2009  24746  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell9      5802   7811  24746  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  11161  24746  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2289  13450  24746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 30345p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_port(0)/fb                       iocell6       2009   2009  24746  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0  macrocell93   5802   7811  30345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 30345p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7811
-------------------------------------   ---- 
End-of-path arrival time (ps)           7811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell6        2009   2009  24746  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0  macrocell101   5802   7811  30345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 31188p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_port(0)/fb                       iocell6       2009   2009  24746  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0  macrocell96   4960   6969  31188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 31188p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                    iocell6        2009   2009  24746  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell102   4960   6969  31188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 31195p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell6       2009   2009  24746  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0  macrocell99   4952   6961  31195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 31195p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell6        2009   2009  24746  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0  macrocell100   4952   6961  31195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  33500  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell83   3636   4656  33500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_207/main_0
Capture Clock  : Net_207/clock_0
Path slack     : 34220p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34220  RISE       1
Net_207/main_0                             macrocell82   2687   3937  34220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Joystick_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34220p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34220  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell84   2687   3937  34220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell83   1250   1250  34234  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell83   2672   3922  34234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34394p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_207/q                                       macrocell82   1250   1250  34394  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell83   2512   3762  34394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 588462p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33028
-------------------------------------   ----- 
End-of-path arrival time (ps)           33028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell22  14614  33028  588462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 588462p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33028
-------------------------------------   ----- 
End-of-path arrival time (ps)           33028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell26  14614  33028  588462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 588462p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33028
-------------------------------------   ----- 
End-of-path arrival time (ps)           33028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell65  14614  33028  588462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 588462p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33028
-------------------------------------   ----- 
End-of-path arrival time (ps)           33028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell78  14614  33028  588462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 588467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33023
-------------------------------------   ----- 
End-of-path arrival time (ps)           33023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell23  14609  33023  588467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 588467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33023
-------------------------------------   ----- 
End-of-path arrival time (ps)           33023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell28  14609  33023  588467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 588467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33023
-------------------------------------   ----- 
End-of-path arrival time (ps)           33023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell40  14609  33023  588467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 588631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32859
-------------------------------------   ----- 
End-of-path arrival time (ps)           32859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell21  14445  32859  588631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 588631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32859
-------------------------------------   ----- 
End-of-path arrival time (ps)           32859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell25  14445  32859  588631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 588631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32859
-------------------------------------   ----- 
End-of-path arrival time (ps)           32859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell32  14445  32859  588631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 588631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32859
-------------------------------------   ----- 
End-of-path arrival time (ps)           32859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell66  14445  32859  588631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 589201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32289
-------------------------------------   ----- 
End-of-path arrival time (ps)           32289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell36  13875  32289  589201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 589201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32289
-------------------------------------   ----- 
End-of-path arrival time (ps)           32289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell50  13875  32289  589201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 589201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32289
-------------------------------------   ----- 
End-of-path arrival time (ps)           32289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell71  13875  32289  589201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 591222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30268
-------------------------------------   ----- 
End-of-path arrival time (ps)           30268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell45  11853  30268  591222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 591222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30268
-------------------------------------   ----- 
End-of-path arrival time (ps)           30268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell52  11853  30268  591222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 591222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30268
-------------------------------------   ----- 
End-of-path arrival time (ps)           30268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell54  11853  30268  591222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 591222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30268
-------------------------------------   ----- 
End-of-path arrival time (ps)           30268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell76  11853  30268  591222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 591782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29708
-------------------------------------   ----- 
End-of-path arrival time (ps)           29708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell75  11294  29708  591782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 591782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29708
-------------------------------------   ----- 
End-of-path arrival time (ps)           29708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell79  11294  29708  591782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell20  10882  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell29  10882  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell67  10882  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 592194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29296
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell77  10882  29296  592194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 592763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28727
-------------------------------------   ----- 
End-of-path arrival time (ps)           28727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell42  10313  28727  592763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 592763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28727
-------------------------------------   ----- 
End-of-path arrival time (ps)           28727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell44  10313  28727  592763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 592763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28727
-------------------------------------   ----- 
End-of-path arrival time (ps)           28727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell61  10313  28727  592763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 592763p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28727
-------------------------------------   ----- 
End-of-path arrival time (ps)           28727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell81  10313  28727  592763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 593334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28156
-------------------------------------   ----- 
End-of-path arrival time (ps)           28156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell38   9742  28156  593334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 593334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28156
-------------------------------------   ----- 
End-of-path arrival time (ps)           28156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell58   9742  28156  593334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 593334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28156
-------------------------------------   ----- 
End-of-path arrival time (ps)           28156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell59   9742  28156  593334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 593334p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28156
-------------------------------------   ----- 
End-of-path arrival time (ps)           28156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell80   9742  28156  593334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 593878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27612
-------------------------------------   ----- 
End-of-path arrival time (ps)           27612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell34   9197  27612  593878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 593878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27612
-------------------------------------   ----- 
End-of-path arrival time (ps)           27612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell60   9197  27612  593878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 593878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27612
-------------------------------------   ----- 
End-of-path arrival time (ps)           27612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell63   9197  27612  593878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 593887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27603
-------------------------------------   ----- 
End-of-path arrival time (ps)           27603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell24   9189  27603  593887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 593887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27603
-------------------------------------   ----- 
End-of-path arrival time (ps)           27603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell47   9189  27603  593887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 593887p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27603
-------------------------------------   ----- 
End-of-path arrival time (ps)           27603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell49   9189  27603  593887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 594945p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26545
-------------------------------------   ----- 
End-of-path arrival time (ps)           26545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell30   8131  26545  594945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 594945p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26545
-------------------------------------   ----- 
End-of-path arrival time (ps)           26545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell69   8131  26545  594945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 594947p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26543
-------------------------------------   ----- 
End-of-path arrival time (ps)           26543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell37   8129  26543  594947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 594947p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26543
-------------------------------------   ----- 
End-of-path arrival time (ps)           26543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell57   8129  26543  594947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 595153p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26337
-------------------------------------   ----- 
End-of-path arrival time (ps)           26337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell41   7922  26337  595153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 595153p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26337
-------------------------------------   ----- 
End-of-path arrival time (ps)           26337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell48   7922  26337  595153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 595153p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26337
-------------------------------------   ----- 
End-of-path arrival time (ps)           26337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell51   7922  26337  595153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 595852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25638
-------------------------------------   ----- 
End-of-path arrival time (ps)           25638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell35   7224  25638  595852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 595908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25582
-------------------------------------   ----- 
End-of-path arrival time (ps)           25582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell53   7168  25582  595908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 596418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25072
-------------------------------------   ----- 
End-of-path arrival time (ps)           25072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell39   6658  25072  596418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 596418p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25072
-------------------------------------   ----- 
End-of-path arrival time (ps)           25072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell74   6658  25072  596418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 596456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25034
-------------------------------------   ----- 
End-of-path arrival time (ps)           25034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell27   6620  25034  596456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 596456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25034
-------------------------------------   ----- 
End-of-path arrival time (ps)           25034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell46   6620  25034  596456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 596456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25034
-------------------------------------   ----- 
End-of-path arrival time (ps)           25034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell55   6620  25034  596456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 596456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25034
-------------------------------------   ----- 
End-of-path arrival time (ps)           25034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell64   6620  25034  596456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 598845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22645
-------------------------------------   ----- 
End-of-path arrival time (ps)           22645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell43   4231  22645  598845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 598845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22645
-------------------------------------   ----- 
End-of-path arrival time (ps)           22645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell68   4231  22645  598845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 598845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22645
-------------------------------------   ----- 
End-of-path arrival time (ps)           22645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell73   4231  22645  598845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 598847p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22643
-------------------------------------   ----- 
End-of-path arrival time (ps)           22643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell19   4229  22643  598847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 598847p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22643
-------------------------------------   ----- 
End-of-path arrival time (ps)           22643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell31   4229  22643  598847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 598847p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22643
-------------------------------------   ----- 
End-of-path arrival time (ps)           22643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell56   4229  22643  598847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 598847p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22643
-------------------------------------   ----- 
End-of-path arrival time (ps)           22643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell72   4229  22643  598847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 598987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22503
-------------------------------------   ----- 
End-of-path arrival time (ps)           22503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell18   4089  22503  598987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 598987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22503
-------------------------------------   ----- 
End-of-path arrival time (ps)           22503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell33   4089  22503  598987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 598987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22503
-------------------------------------   ----- 
End-of-path arrival time (ps)           22503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell62   4089  22503  598987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 598987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22503
-------------------------------------   ----- 
End-of-path arrival time (ps)           22503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q               macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    8172   9422  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  12772  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2293  15064  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  18414  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell70   4089  22503  598987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 601637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19853
-------------------------------------   ----- 
End-of-path arrival time (ps)           19853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell23  18603  19853  601637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 601637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19853
-------------------------------------   ----- 
End-of-path arrival time (ps)           19853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell28  18603  19853  601637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 601637p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19853
-------------------------------------   ----- 
End-of-path arrival time (ps)           19853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell40  18603  19853  601637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 602189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19301
-------------------------------------   ----- 
End-of-path arrival time (ps)           19301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell22  18051  19301  602189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 602189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19301
-------------------------------------   ----- 
End-of-path arrival time (ps)           19301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell26  18051  19301  602189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 602189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19301
-------------------------------------   ----- 
End-of-path arrival time (ps)           19301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell65  18051  19301  602189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 602189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19301
-------------------------------------   ----- 
End-of-path arrival time (ps)           19301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell78  18051  19301  602189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 602641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18849
-------------------------------------   ----- 
End-of-path arrival time (ps)           18849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell36  17599  18849  602641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 602641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18849
-------------------------------------   ----- 
End-of-path arrival time (ps)           18849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell50  17599  18849  602641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 602641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18849
-------------------------------------   ----- 
End-of-path arrival time (ps)           18849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell71  17599  18849  602641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 602641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18849
-------------------------------------   ----- 
End-of-path arrival time (ps)           18849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell21  17599  18849  602641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 602641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18849
-------------------------------------   ----- 
End-of-path arrival time (ps)           18849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell25  17599  18849  602641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 602641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18849
-------------------------------------   ----- 
End-of-path arrival time (ps)           18849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell32  17599  18849  602641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 602641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18849
-------------------------------------   ----- 
End-of-path arrival time (ps)           18849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell66  17599  18849  602641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 603754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17736
-------------------------------------   ----- 
End-of-path arrival time (ps)           17736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell21  16486  17736  603754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 603754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17736
-------------------------------------   ----- 
End-of-path arrival time (ps)           17736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell25  16486  17736  603754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 603754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17736
-------------------------------------   ----- 
End-of-path arrival time (ps)           17736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell32  16486  17736  603754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 603754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17736
-------------------------------------   ----- 
End-of-path arrival time (ps)           17736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell66  16486  17736  603754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 604306p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17184
-------------------------------------   ----- 
End-of-path arrival time (ps)           17184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell36  15934  17184  604306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 604306p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17184
-------------------------------------   ----- 
End-of-path arrival time (ps)           17184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell50  15934  17184  604306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 604306p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17184
-------------------------------------   ----- 
End-of-path arrival time (ps)           17184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell71  15934  17184  604306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 604353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17137
-------------------------------------   ----- 
End-of-path arrival time (ps)           17137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell45  15887  17137  604353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 604353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17137
-------------------------------------   ----- 
End-of-path arrival time (ps)           17137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell52  15887  17137  604353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 604353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17137
-------------------------------------   ----- 
End-of-path arrival time (ps)           17137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell54  15887  17137  604353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 604353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17137
-------------------------------------   ----- 
End-of-path arrival time (ps)           17137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell76  15887  17137  604353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 604372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17118
-------------------------------------   ----- 
End-of-path arrival time (ps)           17118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell75  15868  17118  604372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 604372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17118
-------------------------------------   ----- 
End-of-path arrival time (ps)           17118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell79  15868  17118  604372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 604372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17118
-------------------------------------   ----- 
End-of-path arrival time (ps)           17118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell20  15868  17118  604372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 604372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17118
-------------------------------------   ----- 
End-of-path arrival time (ps)           17118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell29  15868  17118  604372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 604372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17118
-------------------------------------   ----- 
End-of-path arrival time (ps)           17118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell67  15868  17118  604372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 604372p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17118
-------------------------------------   ----- 
End-of-path arrival time (ps)           17118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell77  15868  17118  604372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 604578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16912
-------------------------------------   ----- 
End-of-path arrival time (ps)           16912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell24  15662  16912  604578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 604578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16912
-------------------------------------   ----- 
End-of-path arrival time (ps)           16912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell47  15662  16912  604578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 604578p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16912
-------------------------------------   ----- 
End-of-path arrival time (ps)           16912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell49  15662  16912  604578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16808
-------------------------------------   ----- 
End-of-path arrival time (ps)           16808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell23  15558  16808  604682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 604682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16808
-------------------------------------   ----- 
End-of-path arrival time (ps)           16808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell28  15558  16808  604682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 604682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16808
-------------------------------------   ----- 
End-of-path arrival time (ps)           16808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell40  15558  16808  604682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 604682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16808
-------------------------------------   ----- 
End-of-path arrival time (ps)           16808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell22  15558  16808  604682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 604682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16808
-------------------------------------   ----- 
End-of-path arrival time (ps)           16808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell26  15558  16808  604682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 604682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16808
-------------------------------------   ----- 
End-of-path arrival time (ps)           16808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell65  15558  16808  604682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 604682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16808
-------------------------------------   ----- 
End-of-path arrival time (ps)           16808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell78  15558  16808  604682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 605001p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16489
-------------------------------------   ----- 
End-of-path arrival time (ps)           16489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell75  15239  16489  605001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605001p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16489
-------------------------------------   ----- 
End-of-path arrival time (ps)           16489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell79  15239  16489  605001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16346
-------------------------------------   ----- 
End-of-path arrival time (ps)           16346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell34  15096  16346  605144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 605144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16346
-------------------------------------   ----- 
End-of-path arrival time (ps)           16346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell60  15096  16346  605144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 605144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16346
-------------------------------------   ----- 
End-of-path arrival time (ps)           16346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell63  15096  16346  605144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 605629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15861
-------------------------------------   ----- 
End-of-path arrival time (ps)           15861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell22  14611  15861  605629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 605629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15861
-------------------------------------   ----- 
End-of-path arrival time (ps)           15861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell26  14611  15861  605629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15861
-------------------------------------   ----- 
End-of-path arrival time (ps)           15861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell65  14611  15861  605629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 605629p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15861
-------------------------------------   ----- 
End-of-path arrival time (ps)           15861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell78  14611  15861  605629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15310
-------------------------------------   ----- 
End-of-path arrival time (ps)           15310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell23  14060  15310  606180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15310
-------------------------------------   ----- 
End-of-path arrival time (ps)           15310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell28  14060  15310  606180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606180p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15310
-------------------------------------   ----- 
End-of-path arrival time (ps)           15310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell40  14060  15310  606180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606332p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15158
-------------------------------------   ----- 
End-of-path arrival time (ps)           15158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell42  13908  15158  606332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 606332p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15158
-------------------------------------   ----- 
End-of-path arrival time (ps)           15158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell44  13908  15158  606332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 606332p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15158
-------------------------------------   ----- 
End-of-path arrival time (ps)           15158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell61  13908  15158  606332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606332p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15158
-------------------------------------   ----- 
End-of-path arrival time (ps)           15158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell81  13908  15158  606332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15145
-------------------------------------   ----- 
End-of-path arrival time (ps)           15145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell38  13895  15145  606345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 606345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15145
-------------------------------------   ----- 
End-of-path arrival time (ps)           15145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell58  13895  15145  606345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15145
-------------------------------------   ----- 
End-of-path arrival time (ps)           15145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell59  13895  15145  606345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15145
-------------------------------------   ----- 
End-of-path arrival time (ps)           15145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell80  13895  15145  606345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606489p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell42  13751  15001  606489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 606489p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell44  13751  15001  606489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 606489p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell61  13751  15001  606489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606489p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell81  13751  15001  606489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14980
-------------------------------------   ----- 
End-of-path arrival time (ps)           14980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell45  13730  14980  606510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 606510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14980
-------------------------------------   ----- 
End-of-path arrival time (ps)           14980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell52  13730  14980  606510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 606510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14980
-------------------------------------   ----- 
End-of-path arrival time (ps)           14980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell54  13730  14980  606510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14980
-------------------------------------   ----- 
End-of-path arrival time (ps)           14980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell76  13730  14980  606510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606573p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell20  13667  14917  606573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606573p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell29  13667  14917  606573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 606573p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell67  13667  14917  606573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606573p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell77  13667  14917  606573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14867
-------------------------------------   ----- 
End-of-path arrival time (ps)           14867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell36  13617  14867  606623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 606623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14867
-------------------------------------   ----- 
End-of-path arrival time (ps)           14867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell50  13617  14867  606623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 606623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14867
-------------------------------------   ----- 
End-of-path arrival time (ps)           14867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell71  13617  14867  606623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606624p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14866
-------------------------------------   ----- 
End-of-path arrival time (ps)           14866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell21  13616  14866  606624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606624p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14866
-------------------------------------   ----- 
End-of-path arrival time (ps)           14866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell25  13616  14866  606624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606624p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14866
-------------------------------------   ----- 
End-of-path arrival time (ps)           14866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell32  13616  14866  606624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606624p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14866
-------------------------------------   ----- 
End-of-path arrival time (ps)           14866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell66  13616  14866  606624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 606635p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  606635  RISE       1
\Joystick_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell3     3172   4382  606635  RISE       1
\Joystick_ADC:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7732  606635  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     6573  14305  606635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14741
-------------------------------------   ----- 
End-of-path arrival time (ps)           14741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell30  13491  14741  606749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 606749p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14741
-------------------------------------   ----- 
End-of-path arrival time (ps)           14741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell69  13491  14741  606749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606953p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell21  13287  14537  606953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606953p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell25  13287  14537  606953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606953p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell32  13287  14537  606953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606953p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell66  13287  14537  606953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607350p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14140
-------------------------------------   ----- 
End-of-path arrival time (ps)           14140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell37  12890  14140  607350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607350p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14140
-------------------------------------   ----- 
End-of-path arrival time (ps)           14140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell57  12890  14140  607350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell41  12887  14137  607353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell48  12887  14137  607353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell51  12887  14137  607353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607390p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14100
-------------------------------------   ----- 
End-of-path arrival time (ps)           14100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell45  12850  14100  607390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607390p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14100
-------------------------------------   ----- 
End-of-path arrival time (ps)           14100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell52  12850  14100  607390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607390p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14100
-------------------------------------   ----- 
End-of-path arrival time (ps)           14100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell54  12850  14100  607390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607390p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14100
-------------------------------------   ----- 
End-of-path arrival time (ps)           14100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell76  12850  14100  607390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell22  12753  14003  607487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell26  12753  14003  607487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell65  12753  14003  607487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14003
-------------------------------------   ----- 
End-of-path arrival time (ps)           14003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell78  12753  14003  607487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14000
-------------------------------------   ----- 
End-of-path arrival time (ps)           14000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell23  12750  14000  607490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14000
-------------------------------------   ----- 
End-of-path arrival time (ps)           14000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell28  12750  14000  607490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14000
-------------------------------------   ----- 
End-of-path arrival time (ps)           14000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell40  12750  14000  607490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607505p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13985
-------------------------------------   ----- 
End-of-path arrival time (ps)           13985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell36  12735  13985  607505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607505p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13985
-------------------------------------   ----- 
End-of-path arrival time (ps)           13985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell50  12735  13985  607505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607505p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13985
-------------------------------------   ----- 
End-of-path arrival time (ps)           13985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell71  12735  13985  607505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell21  12730  13980  607510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell25  12730  13980  607510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell32  12730  13980  607510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13980
-------------------------------------   ----- 
End-of-path arrival time (ps)           13980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell66  12730  13980  607510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell20  12407  13657  607833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell29  12407  13657  607833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell67  12407  13657  607833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13657
-------------------------------------   ----- 
End-of-path arrival time (ps)           13657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell77  12407  13657  607833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607834p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell75  12406  13656  607834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607834p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell79  12406  13656  607834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13653
-------------------------------------   ----- 
End-of-path arrival time (ps)           13653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell23  12403  13653  607837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13653
-------------------------------------   ----- 
End-of-path arrival time (ps)           13653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell28  12403  13653  607837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607837p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13653
-------------------------------------   ----- 
End-of-path arrival time (ps)           13653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell40  12403  13653  607837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607838p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13652
-------------------------------------   ----- 
End-of-path arrival time (ps)           13652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell22  12402  13652  607838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607838p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13652
-------------------------------------   ----- 
End-of-path arrival time (ps)           13652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell26  12402  13652  607838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607838p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13652
-------------------------------------   ----- 
End-of-path arrival time (ps)           13652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell65  12402  13652  607838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607838p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13652
-------------------------------------   ----- 
End-of-path arrival time (ps)           13652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell78  12402  13652  607838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13638
-------------------------------------   ----- 
End-of-path arrival time (ps)           13638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell36  12388  13638  607852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13638
-------------------------------------   ----- 
End-of-path arrival time (ps)           13638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell50  12388  13638  607852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13638
-------------------------------------   ----- 
End-of-path arrival time (ps)           13638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell71  12388  13638  607852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607950p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13540
-------------------------------------   ----- 
End-of-path arrival time (ps)           13540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell20  12290  13540  607950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607950p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13540
-------------------------------------   ----- 
End-of-path arrival time (ps)           13540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell29  12290  13540  607950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607950p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13540
-------------------------------------   ----- 
End-of-path arrival time (ps)           13540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell67  12290  13540  607950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607950p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13540
-------------------------------------   ----- 
End-of-path arrival time (ps)           13540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell77  12290  13540  607950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607954p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13536
-------------------------------------   ----- 
End-of-path arrival time (ps)           13536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell75  12286  13536  607954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607954p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13536
-------------------------------------   ----- 
End-of-path arrival time (ps)           13536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell79  12286  13536  607954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13366
-------------------------------------   ----- 
End-of-path arrival time (ps)           13366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell41  12116  13366  608124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13366
-------------------------------------   ----- 
End-of-path arrival time (ps)           13366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell48  12116  13366  608124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608124p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13366
-------------------------------------   ----- 
End-of-path arrival time (ps)           13366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell51  12116  13366  608124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608133p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13357
-------------------------------------   ----- 
End-of-path arrival time (ps)           13357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell30  12107  13357  608133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608133p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13357
-------------------------------------   ----- 
End-of-path arrival time (ps)           13357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell69  12107  13357  608133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13219
-------------------------------------   ----- 
End-of-path arrival time (ps)           13219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell34  11969  13219  608271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13219
-------------------------------------   ----- 
End-of-path arrival time (ps)           13219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell60  11969  13219  608271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13219
-------------------------------------   ----- 
End-of-path arrival time (ps)           13219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell63  11969  13219  608271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608284p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell24  11956  13206  608284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608284p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell47  11956  13206  608284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608284p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13206
-------------------------------------   ----- 
End-of-path arrival time (ps)           13206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell49  11956  13206  608284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell75  11865  13115  608375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell79  11865  13115  608375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell20  11741  12991  608499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell29  11741  12991  608499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell67  11741  12991  608499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608499p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell77  11741  12991  608499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608539p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell45  11701  12951  608539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608539p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell52  11701  12951  608539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608539p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell54  11701  12951  608539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608539p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12951
-------------------------------------   ----- 
End-of-path arrival time (ps)           12951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell76  11701  12951  608539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608788p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell42  11452  12702  608788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608788p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell44  11452  12702  608788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608788p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell61  11452  12702  608788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608788p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12702
-------------------------------------   ----- 
End-of-path arrival time (ps)           12702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell81  11452  12702  608788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell38  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell58  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell59  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608811p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12679
-------------------------------------   ----- 
End-of-path arrival time (ps)           12679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell80  11429  12679  608811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12677
-------------------------------------   ----- 
End-of-path arrival time (ps)           12677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell37  11427  12677  608813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12677
-------------------------------------   ----- 
End-of-path arrival time (ps)           12677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell57  11427  12677  608813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608896p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell45  11344  12594  608896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608896p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell52  11344  12594  608896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608896p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell54  11344  12594  608896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608896p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12594
-------------------------------------   ----- 
End-of-path arrival time (ps)           12594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell76  11344  12594  608896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12470
-------------------------------------   ----- 
End-of-path arrival time (ps)           12470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell24  11220  12470  609020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12470
-------------------------------------   ----- 
End-of-path arrival time (ps)           12470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell47  11220  12470  609020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12470
-------------------------------------   ----- 
End-of-path arrival time (ps)           12470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell49  11220  12470  609020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12347
-------------------------------------   ----- 
End-of-path arrival time (ps)           12347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell34  11097  12347  609143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12347
-------------------------------------   ----- 
End-of-path arrival time (ps)           12347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell60  11097  12347  609143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609143p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12347
-------------------------------------   ----- 
End-of-path arrival time (ps)           12347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell63  11097  12347  609143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609233p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12257
-------------------------------------   ----- 
End-of-path arrival time (ps)           12257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell35  11007  12257  609233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609504p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell34  10736  11986  609504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609504p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell60  10736  11986  609504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609504p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell63  10736  11986  609504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell24  10727  11977  609513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell47  10727  11977  609513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609513p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell49  10727  11977  609513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609803p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11687
-------------------------------------   ----- 
End-of-path arrival time (ps)           11687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell41  10437  11687  609803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609803p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11687
-------------------------------------   ----- 
End-of-path arrival time (ps)           11687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell48  10437  11687  609803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609803p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11687
-------------------------------------   ----- 
End-of-path arrival time (ps)           11687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell51  10437  11687  609803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609814p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11676
-------------------------------------   ----- 
End-of-path arrival time (ps)           11676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell30  10426  11676  609814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609814p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11676
-------------------------------------   ----- 
End-of-path arrival time (ps)           11676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell69  10426  11676  609814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609927p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell38  10313  11563  609927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609927p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell58  10313  11563  609927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609927p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell59  10313  11563  609927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609927p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11563
-------------------------------------   ----- 
End-of-path arrival time (ps)           11563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell80  10313  11563  609927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609938p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11552
-------------------------------------   ----- 
End-of-path arrival time (ps)           11552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell37  10302  11552  609938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609938p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11552
-------------------------------------   ----- 
End-of-path arrival time (ps)           11552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell57  10302  11552  609938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell39  10051  11301  610189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610189p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell74  10051  11301  610189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell27  10045  11295  610195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell46  10045  11295  610195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell55  10045  11295  610195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell64  10045  11295  610195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610199p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11291
-------------------------------------   ----- 
End-of-path arrival time (ps)           11291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell53  10041  11291  610199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell34   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell60   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11128
-------------------------------------   ----- 
End-of-path arrival time (ps)           11128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell63   9878  11128  610362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610370p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell24   9870  11120  610370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610370p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell47   9870  11120  610370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610370p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell49   9870  11120  610370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell42   9773  11023  610467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell44   9773  11023  610467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell61   9773  11023  610467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610467p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11023
-------------------------------------   ----- 
End-of-path arrival time (ps)           11023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell81   9773  11023  610467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell38   9760  11010  610480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell58   9760  11010  610480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell59   9760  11010  610480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell80   9760  11010  610480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610600p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10890
-------------------------------------   ----- 
End-of-path arrival time (ps)           10890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell30   9640  10890  610600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610600p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10890
-------------------------------------   ----- 
End-of-path arrival time (ps)           10890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell69   9640  10890  610600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610608p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell37   9632  10882  610608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610608p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10882
-------------------------------------   ----- 
End-of-path arrival time (ps)           10882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell57   9632  10882  610608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell42   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell44   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell61   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610668p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell81   9572  10822  610668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610691p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10799
-------------------------------------   ----- 
End-of-path arrival time (ps)           10799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell38   9549  10799  610691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610691p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10799
-------------------------------------   ----- 
End-of-path arrival time (ps)           10799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell58   9549  10799  610691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610691p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10799
-------------------------------------   ----- 
End-of-path arrival time (ps)           10799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell59   9549  10799  610691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610691p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10799
-------------------------------------   ----- 
End-of-path arrival time (ps)           10799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell80   9549  10799  610691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell41   9466  10716  610774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell48   9466  10716  610774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10716
-------------------------------------   ----- 
End-of-path arrival time (ps)           10716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell51   9466  10716  610774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10190
-------------------------------------   ----- 
End-of-path arrival time (ps)           10190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell36   8940  10190  611300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10190
-------------------------------------   ----- 
End-of-path arrival time (ps)           10190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell50   8940  10190  611300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10190
-------------------------------------   ----- 
End-of-path arrival time (ps)           10190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell71   8940  10190  611300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611460p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell41   8780  10030  611460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611460p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell48   8780  10030  611460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611460p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10030
-------------------------------------   ----- 
End-of-path arrival time (ps)           10030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell51   8780  10030  611460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10029
-------------------------------------   ----- 
End-of-path arrival time (ps)           10029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell18   8779  10029  611461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10029
-------------------------------------   ----- 
End-of-path arrival time (ps)           10029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell33   8779  10029  611461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10029
-------------------------------------   ----- 
End-of-path arrival time (ps)           10029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell62   8779  10029  611461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10029
-------------------------------------   ----- 
End-of-path arrival time (ps)           10029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell70   8779  10029  611461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell43   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell68   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell73   8777  10027  611463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611468p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  606635  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     6962   8172  611468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10021
-------------------------------------   ----- 
End-of-path arrival time (ps)           10021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell30   8771  10021  611469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10021
-------------------------------------   ----- 
End-of-path arrival time (ps)           10021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell69   8771  10021  611469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611470p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10020
-------------------------------------   ----- 
End-of-path arrival time (ps)           10020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell37   8770  10020  611470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611470p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10020
-------------------------------------   ----- 
End-of-path arrival time (ps)           10020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell57   8770  10020  611470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell19   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell31   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell56   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell72   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell22   8388   9638  611852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell26   8388   9638  611852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell65   8388   9638  611852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell78   8388   9638  611852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9430
-------------------------------------   ---- 
End-of-path arrival time (ps)           9430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell19   8180   9430  612060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9430
-------------------------------------   ---- 
End-of-path arrival time (ps)           9430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell31   8180   9430  612060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9430
-------------------------------------   ---- 
End-of-path arrival time (ps)           9430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell56   8180   9430  612060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9430
-------------------------------------   ---- 
End-of-path arrival time (ps)           9430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell72   8180   9430  612060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612077p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9413
-------------------------------------   ---- 
End-of-path arrival time (ps)           9413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell18   8163   9413  612077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612077p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9413
-------------------------------------   ---- 
End-of-path arrival time (ps)           9413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell33   8163   9413  612077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612077p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9413
-------------------------------------   ---- 
End-of-path arrival time (ps)           9413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell62   8163   9413  612077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612077p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9413
-------------------------------------   ---- 
End-of-path arrival time (ps)           9413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell70   8163   9413  612077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell43   8159   9409  612081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell68   8159   9409  612081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9409
-------------------------------------   ---- 
End-of-path arrival time (ps)           9409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell73   8159   9409  612081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell23   7973   9223  612267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell28   7973   9223  612267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell40   7973   9223  612267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612320p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9170
-------------------------------------   ---- 
End-of-path arrival time (ps)           9170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell21   7920   9170  612320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612320p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9170
-------------------------------------   ---- 
End-of-path arrival time (ps)           9170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell25   7920   9170  612320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612320p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9170
-------------------------------------   ---- 
End-of-path arrival time (ps)           9170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell32   7920   9170  612320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612320p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9170
-------------------------------------   ---- 
End-of-path arrival time (ps)           9170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell66   7920   9170  612320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell19   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell31   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell56   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612430p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell72   7810   9060  612430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9052
-------------------------------------   ---- 
End-of-path arrival time (ps)           9052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell18   7802   9052  612438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9052
-------------------------------------   ---- 
End-of-path arrival time (ps)           9052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell33   7802   9052  612438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9052
-------------------------------------   ---- 
End-of-path arrival time (ps)           9052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell62   7802   9052  612438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9052
-------------------------------------   ---- 
End-of-path arrival time (ps)           9052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell70   7802   9052  612438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell43   7253   8503  612987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell68   7253   8503  612987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612987p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8503
-------------------------------------   ---- 
End-of-path arrival time (ps)           8503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell73   7253   8503  612987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell43   7215   8465  613025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell68   7215   8465  613025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell73   7215   8465  613025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell18   7215   8465  613025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell33   7215   8465  613025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell62   7215   8465  613025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613025p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell70   7215   8465  613025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell20   7161   8411  613079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell29   7161   8411  613079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell67   7161   8411  613079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell77   7161   8411  613079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 613169p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8321
-------------------------------------   ---- 
End-of-path arrival time (ps)           8321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  592242  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell17   6381   8321  613169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613626p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7864
-------------------------------------   ---- 
End-of-path arrival time (ps)           7864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell75   6614   7864  613626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613626p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7864
-------------------------------------   ---- 
End-of-path arrival time (ps)           7864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell79   6614   7864  613626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613659p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7831
-------------------------------------   ---- 
End-of-path arrival time (ps)           7831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell35   6581   7831  613659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614023p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell45   6217   7467  614023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614023p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell52   6217   7467  614023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 614023p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell54   6217   7467  614023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614023p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell76   6217   7467  614023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 614245p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  592117  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell13   5305   7245  614245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell19   5984   7234  614256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell31   5984   7234  614256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell56   5984   7234  614256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell72   5984   7234  614256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell43   5656   6906  614584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell68   5656   6906  614584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614584p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell73   5656   6906  614584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614754p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  614754  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     6936   8146  614754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614766p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell19   5474   6724  614766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614766p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell31   5474   6724  614766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614766p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell56   5474   6724  614766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614766p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell72   5474   6724  614766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614804p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell38   5436   6686  614804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614804p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell58   5436   6686  614804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614804p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell59   5436   6686  614804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614804p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell80   5436   6686  614804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell18   5241   6491  614999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell33   5241   6491  614999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell62   5241   6491  614999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614999p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell70   5241   6491  614999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615329p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell43   4911   6161  615329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615329p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell68   4911   6161  615329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615329p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell73   4911   6161  615329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 615415p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell34   4825   6075  615415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615415p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell60   4825   6075  615415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615415p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell63   4825   6075  615415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615424p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell24   4816   6066  615424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615424p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell47   4816   6066  615424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615424p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell49   4816   6066  615424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell19   4682   5932  615558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell31   4682   5932  615558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell56   4682   5932  615558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell72   4682   5932  615558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell42   4644   5894  615596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell44   4644   5894  615596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell61   4644   5894  615596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell81   4644   5894  615596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell18   4631   5881  615609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell33   4631   5881  615609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 615609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell62   4631   5881  615609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell70   4631   5881  615609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615681p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell41   4559   5809  615681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615681p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell48   4559   5809  615681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615681p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell51   4559   5809  615681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615706p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell30   4534   5784  615706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615706p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell69   4534   5784  615706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell53   3749   4999  616491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616494p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell35   3746   4996  616494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell27   3744   4994  616496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell46   3744   4994  616496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell55   3744   4994  616496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell64   3744   4994  616496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell37   3730   4980  616510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  588462  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell57   3730   4980  616510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 616664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell35   3576   4826  616664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell53   3576   4826  616664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell39   3468   4718  616772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  589388  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell74   3468   4718  616772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell27   3451   4701  616789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell46   3451   4701  616789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell55   3451   4701  616789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell64   3451   4701  616789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell39   3424   4674  616816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  590149  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell74   3424   4674  616816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616858p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell27   3382   4632  616858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616858p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell46   3382   4632  616858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616858p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell55   3382   4632  616858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616858p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell64   3382   4632  616858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616860p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell53   3380   4630  616860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell27   3377   4627  616863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell46   3377   4627  616863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell55   3377   4627  616863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616863p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell64   3377   4627  616863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell39   3373   4623  616867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616867p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell74   3373   4623  616867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616869p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell53   3371   4621  616869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616874p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell39   3366   4616  616874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616874p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell74   3366   4616  616874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 616908p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  592383  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell14   2642   4582  616908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617128p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  591342  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell35   3112   4362  617128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 617151p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  590119  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell35   3089   4339  617151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 617219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  592566  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell15   2331   4271  617219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 617224p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  591810  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell12   2326   4266  617224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 617239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  592754  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell16   2311   4251  617239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell53   2922   4172  617318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 617321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell27   2919   4169  617321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 617321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell46   2919   4169  617321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 617321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell55   2919   4169  617321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 617321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell64   2919   4169  617321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 617327p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell39   2913   4163  617327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617327p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591533  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell74   2913   4163  617327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614754  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4083   5293  617607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_207/main_1
Capture Clock  : Net_207/clock_0
Path slack     : 618005p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:nrq_reg\/q  macrocell84   1250   1250  618005  RISE       1
Net_207/main_1                     macrocell82   2235   3485  618005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_207/clk_en
Capture Clock  : Net_207/clock_0
Path slack     : 618534p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614754  RISE       1
Net_207/clk_en                             macrocell82    3156   4366  618534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618534p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614754  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell84    3156   4366  618534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 619054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_207/q                                macrocell82   1250   1250  619054  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   4196   5446  619054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14938
-------------------------------------   ----- 
End-of-path arrival time (ps)           14938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q            macrocell95   1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_2  macrocell8    8069   9319  1063035  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell8    3350  12669  1063035  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2269  14938  1063035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063980p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13163
-------------------------------------   ----- 
End-of-path arrival time (ps)           13163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell89     1250   1250  1063980  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell5      4911   6161  1063980  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell5      3350   9511  1063980  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3652  13163  1063980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1066262p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16572
-------------------------------------   ----- 
End-of-path arrival time (ps)           16572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1066262  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell6      4114   7694  1066262  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell6      3350  11044  1066262  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell1    5527  16572  1066262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069197p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell92     1250   1250  1067310  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   6876   8126  1069197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069975p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell95   1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell98   8599   9849  1069975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell98         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1070505p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell95   1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell96   8069   9319  1070505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1070711p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1070711  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell10     2882   6462  1070711  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell10     3350   9812  1070711  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    2311  12122  1070711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92   1250   1250  1067310  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1    macrocell93   7423   8673  1071150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92    1250   1250  1067310  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1   macrocell101   7423   8673  1071150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell88     1250   1250  1064272  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4404   5654  1071669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell95   1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell93   6846   8096  1071727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell95    1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell101   6846   8096  1071727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071900p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell97     1250   1250  1071900  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4173   5423  1071900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072155p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92   1250   1250  1067310  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell94   6419   7669  1072155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072155p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92   1250   1250  1067310  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell95   6419   7669  1072155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072225p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell92   1250   1250  1067310  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell98   6348   7598  1072225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell98         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell95   1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell94   6289   7539  1072285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell95   1250   1250  1063035  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell95   6289   7539  1072285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072794p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell93     1250   1250  1066085  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   3279   4529  1072794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073006p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6818
-------------------------------------   ---- 
End-of-path arrival time (ps)           6818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell93   1250   1250  1066085  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell98   5568   6818  1073006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell98         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073078  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell94   4806   6746  1073078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073078  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell95   4806   6746  1073078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073125p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell89     1250   1250  1063980  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2949   4199  1073125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073147p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1073147  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell87     2306   6676  1073147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073213p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell88   1250   1250  1064272  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell87   5360   6610  1073213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073213p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell88   1250   1250  1064272  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell91   5360   6610  1073213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073397p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell97   1250   1250  1071900  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell94   5177   6427  1073397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073397p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell97   1250   1250  1071900  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell95   5177   6427  1073397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073554p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell93   1250   1250  1066085  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2  macrocell96   5019   6269  1073554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073592p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3732
-------------------------------------   ---- 
End-of-path arrival time (ps)           3732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065350  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   3542   3732  1073592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073078  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8         macrocell93   4249   6189  1073635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073763p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell88   1250   1250  1064272  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell89   4811   6061  1073763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1073763p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell88   1250   1250  1064272  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell90   4811   6061  1073763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1066262  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell89     2295   5875  1073948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074419p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell97   1250   1250  1071900  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3   macrocell93   4155   5405  1074419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074419p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell97    1250   1250  1071900  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell101   4155   5405  1074419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5266
-------------------------------------   ---- 
End-of-path arrival time (ps)           5266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell89   1250   1250  1063980  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell88   4016   5266  1074557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074585  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell93   3298   5238  1074585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074589p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074589  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell93   3295   5235  1074589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074585  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell94   3281   5221  1074602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074585  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell95   3281   5221  1074602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074606p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074589  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell94   3277   5217  1074606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074606p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074589  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell95   3277   5217  1074606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074747p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1074747  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell87     4886   5076  1074747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92   1250   1250  1067310  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1    macrocell96   3795   5045  1074779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell96   1250   1250  1068568  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5  macrocell93   3625   4875  1074948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4875
-------------------------------------   ---- 
End-of-path arrival time (ps)           4875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell96    1250   1250  1068568  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell101   3625   4875  1074948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074967p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell96   1250   1250  1068568  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell94   3606   4856  1074967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074967p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell96   1250   1250  1068568  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell95   3606   4856  1074967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075026p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell90   1250   1250  1065214  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell88   3547   4797  1075026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell91   1250   1250  1075035  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell88   3538   4788  1075035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell93   1250   1250  1066085  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2  macrocell93   3265   4515  1075308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075308p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell93    1250   1250  1066085  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell101   3265   4515  1075308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell93   1250   1250  1066085  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell94   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell93   1250   1250  1066085  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell95   3246   4496  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1074747  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell90     4304   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073078  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8         macrocell96   2548   4488  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell87   1250   1250  1075352  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell87   3221   4471  1075352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075406p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell99   1250   1250  1069807  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell93   3167   4417  1075406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075406p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell99    1250   1250  1069807  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell101   3167   4417  1075406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell100   1250   1250  1069822  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell93    3152   4402  1075421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075421p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell100   1250   1250  1069822  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell101   3152   4402  1075421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075481p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell89   1250   1250  1063980  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell87   3092   4342  1075481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075481p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell89   1250   1250  1063980  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell91   3092   4342  1075481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell89   1250   1250  1063980  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell89   3090   4340  1075483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075483p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell89   1250   1250  1063980  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell90   3090   4340  1075483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074585  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell96   2265   4205  1075619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074589  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell96   2264   4204  1075619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075630p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075630  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell97   2254   4194  1075630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075639  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell97   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075639  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2        macrocell99   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075639  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2        macrocell100   2244   4184  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075641  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell97   2242   4182  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075641  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell99   2242   4182  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075641  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell100   2242   4182  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell88   1250   1250  1064272  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell88   2927   4177  1075646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell90   1250   1250  1065214  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell87   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell90   1250   1250  1065214  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell91   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell90   1250   1250  1065214  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell89   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell90   1250   1250  1065214  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell90   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075960p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell91   1250   1250  1075035  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell89   2613   3863  1075960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075960p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell91   1250   1250  1075035  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell90   2613   3863  1075960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell91   1250   1250  1075035  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell87   2611   3861  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell96   1250   1250  1068568  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell98   2545   3795  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell98         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076037p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell96   1250   1250  1068568  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5  macrocell96   2536   3786  1076037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076057p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell97   1250   1250  1071900  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3   macrocell96   2516   3766  1076057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1076098p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3726
-------------------------------------   ---- 
End-of-path arrival time (ps)           3726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065350  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell89     3536   3726  1076098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076098p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3726
-------------------------------------   ---- 
End-of-path arrival time (ps)           3726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065350  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell90     3536   3726  1076098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1076117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3706
-------------------------------------   ---- 
End-of-path arrival time (ps)           3706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065350  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell91     3516   3706  1076117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076301p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell94     1250   1250  1072521  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2652   3902  1076301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076323p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell99   1250   1250  1069807  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell99   2250   3500  1076323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell100   1250   1250  1069822  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell99    2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell100   1250   1250  1069822  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell100   2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell102   1250   1250  1076339  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell96    2235   3485  1076339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2824
-------------------------------------   ---- 
End-of-path arrival time (ps)           2824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1074747  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell88     2634   2824  1076999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1077318p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2506
-------------------------------------   ---- 
End-of-path arrival time (ps)           2506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1065350  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell88     2316   2506  1077318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1078637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell101   1250   1250  1078637  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   2946   4196  1078637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322670p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  83322670  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2314   4604  83322670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322813p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q        macrocell85     1250   1250  83322813  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3211   4461  83322813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_481/main_1
Capture Clock  : Net_481/clock_0
Path slack     : 83324384p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  83324384  RISE       1
Net_481/main_1                                macrocell86     2929   5439  83324384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell86         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 83325697p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  83325697  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell85    2917   4127  83325697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_481/main_0
Capture Clock  : Net_481/clock_0
Path slack     : 83326283p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell85   1250   1250  83322813  RISE       1
Net_481/main_0                           macrocell86   2291   3541  83326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell86         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

