# system info tx_jesd204b on 2018.04.04.09:09:34
system_info:
name,value
DEVICE,10AS027H4F34I3SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,1522804173
#
#
# Files generated for tx_jesd204b on 2018.04.04.09:09:34
files:
filepath,kind,attributes,module,is_top
sim/tx_jesd204b.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,tx_jesd204b,true
altera_jesd204_161/sim/tx_jesd204b_altera_jesd204_161_py6ow4q.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,tx_jesd204b_altera_jesd204_161_py6ow4q,false
altera_jesd204_tx_161/sim/mentor/altera_jesd204_tx_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/mentor/altera_jesd204_tx_csr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/mentor/altera_jesd204_tx_ctl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/mentor/altera_jesd204_tx_dll.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/mentor/altera_jesd204_tx_regmap.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/mentor/altera_jesd204_tx_regmap_opt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/mentor/altera_jesd204_tx_scrambler.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/aldec/altera_jesd204_tx_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/aldec/altera_jesd204_tx_csr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/aldec/altera_jesd204_tx_ctl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/aldec/altera_jesd204_tx_dll.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/aldec/altera_jesd204_tx_regmap.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/aldec/altera_jesd204_tx_regmap_opt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_tx_161/sim/aldec/altera_jesd204_tx_scrambler.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_base,false
altera_jesd204_phy_161/sim/tx_jesd204b_altera_jesd204_phy_161_bhvxniy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,tx_jesd204b_altera_jesd204_phy_161_bhvxniy,false
altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/aldec/altera_jesd204_tx_mlpcs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/aldec/altera_jesd204_8b10b_enc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/aldec/altera_jesd204_tx_pcs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/aldec/altera_jesd204_wys_lut.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/aldec/altera_jesd204_xn_8b10b_enc.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/aldec/altera_jesd204_pcfifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_tx_mlpcs_161/sim/aldec/altera_jesd204_mixed_width_dcfifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_tx_mlpcs,false
altera_jesd204_phy_adapter_xs_161/sim/mentor/altera_jesd204_phy_adapter_xs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_jesd204_phy_adapter_xs,false
altera_jesd204_phy_adapter_xs_161/sim/aldec/altera_jesd204_phy_adapter_xs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_jesd204_phy_adapter_xs,false
altera_xcvr_native_a10_161/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/twentynm_pcs.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/twentynm_pma.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/twentynm_xcvr_native.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/mentor/twentynm_pcs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/mentor/twentynm_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/mentor/twentynm_xcvr_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/alt_xcvr_native_pipe_retry.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/alt_xcvr_native_avmm_csr.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/alt_xcvr_native_prbs_accum.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/alt_xcvr_native_odi_accel.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/alt_xcvr_native_rcfg_arb.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/altera_xcvr_native_pcie_dfe_params_h.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/pcie_mgmt_commands_h.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/pcie_mgmt_functions_h.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/pcie_mgmt_program.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/pcie_mgmt_cpu.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/pcie_mgmt_master.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/altera_xcvr_native_pcie_dfe_ip.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/plain_files.txt,OTHER,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/mentor_files.txt,OTHER,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/cadence_files.txt,OTHER,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/synopsys_files.txt,OTHER,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/aldec_files.txt,OTHER,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/docs/tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq_parameters.csv,OTHER,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
altera_xcvr_native_a10_161/sim/alt_xcvr_native_rcfg_opt_logic_6d2kjaq.sv,SYSTEM_VERILOG,,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tx_jesd204b.jesd204_0,tx_jesd204b_altera_jesd204_161_py6ow4q
tx_jesd204b.jesd204_0.inst_tx,altera_jesd204_tx_base
tx_jesd204b.jesd204_0.inst_phy,tx_jesd204b_altera_jesd204_phy_161_bhvxniy
tx_jesd204b.jesd204_0.inst_phy.inst_tx_mlpcs,altera_jesd204_tx_mlpcs
tx_jesd204b.jesd204_0.inst_phy.inst_xcvr,tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq
tx_jesd204b.jesd204_0.inst_phy.inst_phy_adapter,altera_jesd204_phy_adapter_xs
