
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Wed Sep 13 19:14:54 2023
| Design       : top_remote_rcvr
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                  
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk  1000.0000    {0.0000 500.0000}   Declared        545           1  {sys_clk}                                       
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_remote_rcvr|sys_clk                   
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                             1.0000 MHz    112.0323 MHz      1000.0000         8.9260        991.074
 DebugCore_JCLK             20.0000 MHz    124.2545 MHz        50.0000         8.0480         41.952
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                   991.074       0.000              0           1203
 DebugCore_JCLK         DebugCore_JCLK              23.578       0.000              0            483
 DebugCore_CAPTURE      DebugCore_JCLK              21.222       0.000              0            113
 DebugCore_JCLK         DebugCore_CAPTURE           46.259       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                     0.253       0.000              0           1203
 DebugCore_JCLK         DebugCore_JCLK               0.289       0.000              0            483
 DebugCore_CAPTURE      DebugCore_JCLK              23.099       0.000              0            113
 DebugCore_JCLK         DebugCore_CAPTURE            1.415       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                   997.382       0.000              0            321
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                     0.328       0.000              0            321
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk                           499.102       0.000              0            545
 DebugCore_JCLK                                     24.102       0.000              0            155
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                   994.101       0.000              0           1203
 DebugCore_JCLK         DebugCore_JCLK              24.001       0.000              0            483
 DebugCore_CAPTURE      DebugCore_JCLK              22.180       0.000              0            113
 DebugCore_JCLK         DebugCore_CAPTURE           47.675       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                     0.252       0.000              0           1203
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            483
 DebugCore_CAPTURE      DebugCore_JCLK              24.226       0.000              0            113
 DebugCore_JCLK         DebugCore_CAPTURE            0.956       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                   998.301       0.000              0            321
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk
                        top_remote_rcvr|sys_clk
                                                     0.376       0.000              0            321
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_remote_rcvr|sys_clk                           499.282       0.000              0            545
 DebugCore_JCLK                                     24.282       0.000              0            155
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cin
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.052
  Launch Clock Delay      :  4.528
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.122       4.528         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_141/Q2                    tco                   0.289       4.817 f       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.527       5.344         u_lcd_rgb_char/lcd_id [4]
 CLMA_14_141/Y0                    td                    0.285       5.629 r       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.258       5.887         u_lcd_rgb_char/u_clk_div/_N1697
 CLMA_14_140/Y3                    td                    0.287       6.174 r       u_lcd_rgb_char/u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.400       6.574         u_lcd_rgb_char/u_clk_div/_N1857_2
 CLMA_18_140/Y1                    td                    0.304       6.878 r       u_lcd_rgb_char/u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=27)       0.969       7.847         u_lcd_rgb_char/u_lcd_driver/h_disp [9]
                                   td                    0.326       8.173 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.173         u_lcd_rgb_char/u_lcd_driver/_N434
 CLMS_38_113/COUT                  td                    0.058       8.231 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.231         u_lcd_rgb_char/u_lcd_driver/_N436
 CLMS_38_117/Y1                    td                    0.498       8.729 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.483       9.212         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_30_116/COUT                  td                    0.502       9.714 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.714         u_lcd_rgb_char/u_lcd_driver/_N444
 CLMA_30_120/Y0                    td                    0.269       9.983 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.412      10.395         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_26_116/COUT                  td                    0.507      10.902 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.902         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_26_120/Y1                    td                    0.498      11.400 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.486      11.886         u_lcd_rgb_char/u_lcd_driver/N17
 CLMS_38_121/Y1                    td                    0.212      12.098 r       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.411      12.509         u_lcd_rgb_char/u_lcd_driver/N18
                                   td                    0.477      12.986 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.986         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMA_38_116/COUT                  td                    0.058      13.044 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.044         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.058      13.102 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.102         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  13.102         Logic Levels: 11 
                                                                                   Logic: 4.628ns(53.977%), Route: 3.946ns(46.023%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082    1001.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.150    1003.189         nt_sys_clk       
 CLMA_22_136/Y0                    td                    0.347    1003.536 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.516    1004.052         nt_lcd_clk       
 CLMA_38_120/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.341    1004.393                          
 clock uncertainty                                      -0.050    1004.343                          

 Setup time                                             -0.167    1004.176                          

 Data required time                                               1004.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.176                          
 Data arrival time                                                  13.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/Cin
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.178
  Launch Clock Delay      :  4.528
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.122       4.528         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_141/Q2                    tco                   0.289       4.817 f       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.527       5.344         u_lcd_rgb_char/lcd_id [4]
 CLMA_14_141/Y0                    td                    0.285       5.629 r       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.258       5.887         u_lcd_rgb_char/u_clk_div/_N1697
 CLMA_14_140/Y3                    td                    0.287       6.174 r       u_lcd_rgb_char/u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.400       6.574         u_lcd_rgb_char/u_clk_div/_N1857_2
 CLMA_18_140/Y1                    td                    0.304       6.878 r       u_lcd_rgb_char/u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=27)       0.969       7.847         u_lcd_rgb_char/u_lcd_driver/h_disp [9]
                                   td                    0.326       8.173 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.173         u_lcd_rgb_char/u_lcd_driver/_N434
 CLMS_38_113/COUT                  td                    0.058       8.231 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.231         u_lcd_rgb_char/u_lcd_driver/_N436
 CLMS_38_117/Y1                    td                    0.498       8.729 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.483       9.212         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_30_116/COUT                  td                    0.502       9.714 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.714         u_lcd_rgb_char/u_lcd_driver/_N444
 CLMA_30_120/Y0                    td                    0.269       9.983 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.412      10.395         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_26_116/COUT                  td                    0.507      10.902 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.902         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_26_120/Y1                    td                    0.498      11.400 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.486      11.886         u_lcd_rgb_char/u_lcd_driver/N17
 CLMS_38_121/Y1                    td                    0.212      12.098 r       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.411      12.509         u_lcd_rgb_char/u_lcd_driver/N18
                                   td                    0.477      12.986 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.986         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMA_38_116/COUT                  td                    0.058      13.044 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.044         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.058      13.102 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.102         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
 CLMA_38_120/COUT                  td                    0.058      13.160 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.160         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                   td                    0.058      13.218 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.218         u_lcd_rgb_char/u_lcd_driver/N25.co [9]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  13.218         Logic Levels: 12 
                                                                                   Logic: 4.744ns(54.591%), Route: 3.946ns(45.409%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082    1001.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.150    1003.189         nt_sys_clk       
 CLMA_22_136/Y0                    td                    0.347    1003.536 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.642    1004.178         nt_lcd_clk       
 CLMA_38_124/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.341    1004.519                          
 clock uncertainty                                      -0.050    1004.469                          

 Setup time                                             -0.167    1004.302                          

 Data required time                                               1004.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.302                          
 Data arrival time                                                  13.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cin
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.052
  Launch Clock Delay      :  4.528
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.122       4.528         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_141/Q2                    tco                   0.289       4.817 f       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.527       5.344         u_lcd_rgb_char/lcd_id [4]
 CLMA_14_141/Y0                    td                    0.285       5.629 r       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.258       5.887         u_lcd_rgb_char/u_clk_div/_N1697
 CLMA_14_140/Y3                    td                    0.287       6.174 r       u_lcd_rgb_char/u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.400       6.574         u_lcd_rgb_char/u_clk_div/_N1857_2
 CLMA_18_140/Y1                    td                    0.304       6.878 r       u_lcd_rgb_char/u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=27)       0.969       7.847         u_lcd_rgb_char/u_lcd_driver/h_disp [9]
                                   td                    0.326       8.173 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.173         u_lcd_rgb_char/u_lcd_driver/_N434
 CLMS_38_113/COUT                  td                    0.058       8.231 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.231         u_lcd_rgb_char/u_lcd_driver/_N436
 CLMS_38_117/Y1                    td                    0.498       8.729 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.483       9.212         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_30_116/COUT                  td                    0.502       9.714 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.714         u_lcd_rgb_char/u_lcd_driver/_N444
 CLMA_30_120/Y0                    td                    0.269       9.983 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.412      10.395         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_26_116/COUT                  td                    0.507      10.902 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.902         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_26_120/Y1                    td                    0.498      11.400 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.486      11.886         u_lcd_rgb_char/u_lcd_driver/N17
 CLMS_38_121/Y1                    td                    0.212      12.098 r       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.411      12.509         u_lcd_rgb_char/u_lcd_driver/N18
                                   td                    0.477      12.986 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.986         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMA_38_116/COUT                  td                    0.058      13.044 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.044         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
 CLMA_38_120/CIN                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  13.044         Logic Levels: 11 
                                                                                   Logic: 4.570ns(53.664%), Route: 3.946ns(46.336%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082    1001.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.150    1003.189         nt_sys_clk       
 CLMA_22_136/Y0                    td                    0.347    1003.536 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.516    1004.052         nt_lcd_clk       
 CLMA_38_120/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.341    1004.393                          
 clock uncertainty                                      -0.050    1004.343                          

 Setup time                                             -0.170    1004.173                          

 Data required time                                               1004.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.173                          
 Data arrival time                                                  13.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.129                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[11]/opit_0_inv_L5Q_perm/L4
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.344  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.522
  Launch Clock Delay      :  3.655
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.772       3.655         ntclkbufg_0      
 CLMA_82_128/CLK                                                           r       u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_128/Q2                    tco                   0.224       3.879 f       u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.338       4.217         u_CORES/u_debug_core_0/status [11]
 CLMA_74_125/A4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.217         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.858%), Route: 0.338ns(60.142%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.116       4.522         ntclkbufg_0      
 CLMA_74_125/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.999                          
 clock uncertainty                                       0.000       3.999                          

 Hold time                                              -0.035       3.964                          

 Data required time                                                  3.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.964                          
 Data arrival time                                                   4.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.520
  Launch Clock Delay      :  3.652
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.769       3.652         ntclkbufg_0      
 CLMA_78_128/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK

 CLMA_78_128/Q1                    tco                   0.224       3.876 f       u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/Q
                                   net (fanout=13)       0.349       4.225         u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2
 CLMA_78_120/A4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.225         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.092%), Route: 0.349ns(60.908%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.114       4.520         ntclkbufg_0      
 CLMA_78_120/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.997                          
 clock uncertainty                                       0.000       3.997                          

 Hold time                                              -0.035       3.962                          

 Data required time                                                  3.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.962                          
 Data arrival time                                                   4.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/L4
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.520
  Launch Clock Delay      :  3.652
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.769       3.652         ntclkbufg_0      
 CLMA_78_128/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK

 CLMA_78_128/Q1                    tco                   0.224       3.876 f       u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/Q
                                   net (fanout=13)       0.350       4.226         u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2
 CLMA_78_120/D4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.226         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.024%), Route: 0.350ns(60.976%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.114       4.520         ntclkbufg_0      
 CLMA_78_120/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.997                          
 clock uncertainty                                       0.000       3.997                          

 Hold time                                              -0.034       3.963                          

 Data required time                                                  3.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.963                          
 Data arrival time                                                   4.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.062
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.044       4.667         ntclkbufg_1      
 CLMA_62_80/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_62_80/Q0                     tco                   0.287       4.954 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.805       5.759         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_116/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.759         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.282%), Route: 0.805ns(73.718%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.768      29.062         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.609                          
 clock uncertainty                                      -0.050      29.559                          

 Setup time                                             -0.222      29.337                          

 Data required time                                                 29.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.337                          
 Data arrival time                                                   5.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.062
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.044       4.667         ntclkbufg_1      
 CLMA_62_80/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_62_80/Q0                     tco                   0.287       4.954 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.805       5.759         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_116/C0                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.759         Logic Levels: 0  
                                                                                   Logic: 0.287ns(26.282%), Route: 0.805ns(73.718%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.768      29.062         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.609                          
 clock uncertainty                                      -0.050      29.559                          

 Setup time                                             -0.174      29.385                          

 Data required time                                                 29.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.385                          
 Data arrival time                                                   5.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.062
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.044       4.667         ntclkbufg_1      
 CLMA_62_80/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_62_80/Q0                     tco                   0.289       4.956 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.802       5.758         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_116/B4                                                            r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.758         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.489%), Route: 0.802ns(73.511%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.768      29.062         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.609                          
 clock uncertainty                                      -0.050      29.559                          

 Setup time                                             -0.080      29.479                          

 Data required time                                                 29.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.479                          
 Data arrival time                                                   5.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.721                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.728
  Launch Clock Delay      :  3.954
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.768       3.954         ntclkbufg_1      
 CLMA_70_120/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_70_120/Q0                    tco                   0.222       4.176 f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=92)       0.370       4.546         u_CORES/u_debug_core_0/conf_rst
 CLMA_74_129/D4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.546         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.500%), Route: 0.370ns(62.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.105       4.728         ntclkbufg_1      
 CLMA_74_129/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.291                          
 clock uncertainty                                       0.000       4.291                          

 Hold time                                              -0.034       4.257                          

 Data required time                                                  4.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.257                          
 Data arrival time                                                   4.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.739
  Launch Clock Delay      :  3.952
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.766       3.952         ntclkbufg_1      
 CLMS_50_129/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_50_129/Q1                    tco                   0.224       4.176 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.315       4.491         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5]
 CLMS_50_125/B1                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.491         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.558%), Route: 0.315ns(58.442%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.116       4.739         ntclkbufg_1      
 CLMS_50_125/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.302                          
 clock uncertainty                                       0.000       4.302                          

 Hold time                                              -0.106       4.196                          

 Data required time                                                  4.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.196                          
 Data arrival time                                                   4.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/ADB0[7]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.725
  Launch Clock Delay      :  3.947
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.761       3.947         ntclkbufg_1      
 CLMA_62_120/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/CLK

 CLMA_62_120/Q3                    tco                   0.226       4.173 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.490       4.663         u_CORES/u_debug_core_0/ram_radr [4]
 DRM_54_128/ADB0[7]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/ADB0[7]

 Data arrival time                                                   4.663         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.564%), Route: 0.490ns(68.436%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.102       4.725         ntclkbufg_1      
 DRM_54_128/CLKB[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.437       4.288                          
 clock uncertainty                                       0.000       4.288                          

 Hold time                                               0.079       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                   4.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.942
  Launch Clock Delay      :  3.262
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.262      28.262         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_70_132/Q0                    tco                   0.289      28.551 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.426      28.977         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_70_124/Y2                    td                    0.492      29.469 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.262      29.731         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_66_124/Y3                    td                    0.287      30.018 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.129      30.147         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_66_124/Y2                    td                    0.322      30.469 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.607      31.076         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1621
 CLMS_66_121/Y0                    td                    0.210      31.286 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.122      31.408         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_66_121/Y1                    td                    0.212      31.620 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.133      31.753         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMS_66_121/Y2                    td                    0.210      31.963 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.587      32.550         u_CORES/u_debug_core_0/u_rd_addr_gen/_N341
 CLMA_62_129/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.550         Logic Levels: 6  
                                                                                   Logic: 2.022ns(47.155%), Route: 2.266ns(52.845%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.756      53.942         ntclkbufg_1      
 CLMA_62_129/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.942                          
 clock uncertainty                                      -0.050      53.892                          

 Setup time                                             -0.120      53.772                          

 Data required time                                                 53.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.772                          
 Data arrival time                                                  32.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.680  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.942
  Launch Clock Delay      :  3.262
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.262      28.262         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_70_132/Q0                    tco                   0.289      28.551 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.426      28.977         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_70_124/Y2                    td                    0.492      29.469 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.262      29.731         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_66_124/Y3                    td                    0.287      30.018 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.129      30.147         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_66_124/Y2                    td                    0.322      30.469 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.607      31.076         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1621
 CLMS_66_121/Y0                    td                    0.210      31.286 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.122      31.408         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_66_121/Y1                    td                    0.212      31.620 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.703      32.323         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_62_129/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  32.323         Logic Levels: 5  
                                                                                   Logic: 1.812ns(44.620%), Route: 2.249ns(55.380%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.756      53.942         ntclkbufg_1      
 CLMA_62_129/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.942                          
 clock uncertainty                                      -0.050      53.892                          

 Setup time                                             -0.121      53.771                          

 Data required time                                                 53.771                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.771                          
 Data arrival time                                                  32.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.951
  Launch Clock Delay      :  3.262
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.262      28.262         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_70_132/Q0                    tco                   0.289      28.551 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.426      28.977         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_70_124/Y2                    td                    0.492      29.469 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.262      29.731         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_66_124/Y3                    td                    0.287      30.018 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.129      30.147         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_66_124/Y2                    td                    0.322      30.469 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.607      31.076         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1621
 CLMS_66_121/Y0                    td                    0.210      31.286 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.122      31.408         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_66_121/Y1                    td                    0.212      31.620 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.133      31.753         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMS_66_121/Y3                    td                    0.315      32.068 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.102      32.170         u_CORES/u_debug_core_0/u_rd_addr_gen/_N339
 CLMA_66_120/C1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  32.170         Logic Levels: 6  
                                                                                   Logic: 2.127ns(54.427%), Route: 1.781ns(45.573%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.765      53.951         ntclkbufg_1      
 CLMA_66_120/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.951                          
 clock uncertainty                                      -0.050      53.901                          

 Setup time                                             -0.247      53.654                          

 Data required time                                                 53.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.654                          
 Data arrival time                                                  32.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.730
  Launch Clock Delay      :  2.472
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.472      27.472         u_CORES/capt_o   
 CLMS_70_121/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_70_121/Q0                    tco                   0.222      27.694 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.091      27.785         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_70_120/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.785         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.107       4.730         ntclkbufg_1      
 CLMA_70_120/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.730                          
 clock uncertainty                                       0.050       4.780                          

 Hold time                                              -0.094       4.686                          

 Data required time                                                  4.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.686                          
 Data arrival time                                                  27.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.730
  Launch Clock Delay      :  2.472
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.472      27.472         u_CORES/capt_o   
 CLMS_70_121/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_70_121/Q2                    tco                   0.224      27.696 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.086      27.782         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_70_120/B1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.782         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.107       4.730         ntclkbufg_1      
 CLMA_70_120/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.730                          
 clock uncertainty                                       0.050       4.780                          

 Hold time                                              -0.106       4.674                          

 Data required time                                                  4.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.674                          
 Data arrival time                                                  27.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.730
  Launch Clock Delay      :  2.472
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.472      27.472         u_CORES/capt_o   
 CLMS_70_121/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMS_70_121/Y0                    tco                   0.284      27.756 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.095      27.851         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_70_120/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.851         Logic Levels: 0  
                                                                                   Logic: 0.284ns(74.934%), Route: 0.095ns(25.066%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.107       4.730         ntclkbufg_1      
 CLMA_70_120/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.730                          
 clock uncertainty                                       0.050       4.780                          

 Hold time                                              -0.121       4.659                          

 Data required time                                                  4.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.659                          
 Data arrival time                                                  27.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.738
  Launch Clock Delay      :  4.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.097      79.788         ntclkbufg_1      
 CLMS_66_109/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_109/Q0                    tco                   0.287      80.075 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.737      80.812         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  80.812         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.027%), Route: 0.737ns(71.973%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.738     127.738         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.738                          
 clock uncertainty                                      -0.050     127.688                          

 Setup time                                             -0.617     127.071                          

 Data required time                                                127.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.071                          
 Data arrival time                                                  80.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.598
  Launch Clock Delay      :  4.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.097      79.788         ntclkbufg_1      
 CLMS_66_109/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_109/Q0                    tco                   0.287      80.075 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.454      80.529         u_CORES/conf_sel [0]
 CLMS_66_125/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.529         Logic Levels: 0  
                                                                                   Logic: 0.287ns(38.731%), Route: 0.454ns(61.269%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.598     127.598         u_CORES/capt_o   
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.598                          
 clock uncertainty                                      -0.050     127.548                          

 Setup time                                             -0.617     126.931                          

 Data required time                                                126.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.931                          
 Data arrival time                                                  80.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.598
  Launch Clock Delay      :  4.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      2.097      79.788         ntclkbufg_1      
 CLMS_66_109/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_109/Q0                    tco                   0.287      80.075 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.454      80.529         u_CORES/conf_sel [0]
 CLMS_66_125/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.529         Logic Levels: 0  
                                                                                   Logic: 0.287ns(38.731%), Route: 0.454ns(61.269%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.598     127.598         u_CORES/capt_o   
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.598                          
 clock uncertainty                                      -0.050     127.548                          

 Setup time                                             -0.617     126.931                          

 Data required time                                                126.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.931                          
 Data arrival time                                                  80.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.095
  Launch Clock Delay      :  4.047
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.753     129.047         ntclkbufg_1      
 CLMS_66_109/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_109/Q0                    tco                   0.249     129.296 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.250     129.546         u_CORES/conf_sel [0]
 CLMA_66_124/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.546         Logic Levels: 0  
                                                                                   Logic: 0.249ns(49.900%), Route: 0.250ns(50.100%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.095     128.095         u_CORES/capt_o   
 CLMA_66_124/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.095                          
 clock uncertainty                                       0.050     128.145                          

 Hold time                                              -0.014     128.131                          

 Data required time                                                128.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.131                          
 Data arrival time                                                 129.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.800  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.262
  Launch Clock Delay      :  4.062
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.768     129.062         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_116/Q1                    tco                   0.224     129.286 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.505     129.791         u_CORES/id_o [4] 
 CLMA_70_132/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 129.791         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.727%), Route: 0.505ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.262     128.262         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.262                          
 clock uncertainty                                       0.050     128.312                          

 Hold time                                              -0.024     128.288                          

 Data required time                                                128.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.288                          
 Data arrival time                                                 129.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.967  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.095
  Launch Clock Delay      :  4.062
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.768     129.062         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_116/Q3                    tco                   0.250     129.312 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.333     129.645         u_CORES/id_o [2] 
 CLMS_66_125/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.645         Logic Levels: 0  
                                                                                   Logic: 0.250ns(42.882%), Route: 0.333ns(57.118%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.095     128.095         u_CORES/capt_o   
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.095                          
 clock uncertainty                                       0.050     128.145                          

 Hold time                                              -0.014     128.131                          

 Data required time                                                128.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.131                          
 Data arrival time                                                 129.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.644
  Launch Clock Delay      :  4.533
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.127       4.533         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.289       4.822 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      1.178       6.000         u_CORES/u_debug_core_0/resetn
 CLMS_82_117/RSCO                  td                    0.147       6.147 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.147         ntR106           
 CLMS_82_121/RSCO                  td                    0.147       6.294 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.294         ntR105           
 CLMS_82_125/RSCO                  td                    0.147       6.441 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.441         ntR104           
 CLMS_82_129/RSCO                  td                    0.147       6.588 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.588         ntR103           
 CLMS_82_133/RSCO                  td                    0.147       6.735 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.735         ntR102           
 CLMS_82_137/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RS

 Data arrival time                                                   6.735         Logic Levels: 5  
                                                                                   Logic: 1.024ns(46.503%), Route: 1.178ns(53.497%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048    1001.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000    1001.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.761    1003.644         ntclkbufg_0      
 CLMS_82_137/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK
 clock pessimism                                         0.523    1004.167                          
 clock uncertainty                                      -0.050    1004.117                          

 Recovery time                                           0.000    1004.117                          

 Data required time                                               1004.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.117                          
 Data arrival time                                                   6.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.644
  Launch Clock Delay      :  4.533
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.127       4.533         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.289       4.822 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      1.178       6.000         u_CORES/u_debug_core_0/resetn
 CLMS_82_117/RSCO                  td                    0.147       6.147 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.147         ntR106           
 CLMS_82_121/RSCO                  td                    0.147       6.294 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.294         ntR105           
 CLMS_82_125/RSCO                  td                    0.147       6.441 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.441         ntR104           
 CLMS_82_129/RSCO                  td                    0.147       6.588 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.588         ntR103           
 CLMS_82_133/RSCO                  td                    0.147       6.735 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.735         ntR102           
 CLMS_82_137/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RS

 Data arrival time                                                   6.735         Logic Levels: 5  
                                                                                   Logic: 1.024ns(46.503%), Route: 1.178ns(53.497%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048    1001.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000    1001.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.761    1003.644         ntclkbufg_0      
 CLMS_82_137/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK
 clock pessimism                                         0.523    1004.167                          
 clock uncertainty                                      -0.050    1004.117                          

 Recovery time                                           0.000    1004.117                          

 Data required time                                               1004.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.117                          
 Data arrival time                                                   6.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.644
  Launch Clock Delay      :  4.533
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.127       4.533         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.289       4.822 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      1.178       6.000         u_CORES/u_debug_core_0/resetn
 CLMS_82_117/RSCO                  td                    0.147       6.147 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.147         ntR106           
 CLMS_82_121/RSCO                  td                    0.147       6.294 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.294         ntR105           
 CLMS_82_125/RSCO                  td                    0.147       6.441 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.441         ntR104           
 CLMS_82_129/RSCO                  td                    0.147       6.588 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.588         ntR103           
 CLMS_82_133/RSCO                  td                    0.147       6.735 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.735         ntR102           
 CLMS_82_137/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS

 Data arrival time                                                   6.735         Logic Levels: 5  
                                                                                   Logic: 1.024ns(46.503%), Route: 1.178ns(53.497%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048    1001.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000    1001.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.761    1003.644         ntclkbufg_0      
 CLMS_82_137/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK
 clock pessimism                                         0.523    1004.167                          
 clock uncertainty                                      -0.050    1004.117                          

 Recovery time                                           0.000    1004.117                          

 Data required time                                               1004.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.117                          
 Data arrival time                                                   6.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.518
  Launch Clock Delay      :  3.670
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.787       3.670         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.222       3.892 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.326       4.218         u_CORES/u_debug_core_0/resetn
 CLMA_42_125/RSCO                  td                    0.105       4.323 r       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.323         ntR46            
 CLMA_42_129/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.323         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.077%), Route: 0.326ns(49.923%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.112       4.518         ntclkbufg_0      
 CLMA_42_129/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.995                          
 clock uncertainty                                       0.000       3.995                          

 Removal time                                            0.000       3.995                          

 Data required time                                                  3.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.995                          
 Data arrival time                                                   4.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.518
  Launch Clock Delay      :  3.670
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.787       3.670         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.222       3.892 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.326       4.218         u_CORES/u_debug_core_0/resetn
 CLMA_42_125/RSCO                  td                    0.105       4.323 r       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.323         ntR46            
 CLMA_42_129/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.323         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.077%), Route: 0.326ns(49.923%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.112       4.518         ntclkbufg_0      
 CLMA_42_129/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.995                          
 clock uncertainty                                       0.000       3.995                          

 Removal time                                            0.000       3.995                          

 Data required time                                                  3.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.995                          
 Data arrival time                                                   4.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.518
  Launch Clock Delay      :  3.670
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.787       3.670         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.222       3.892 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.326       4.218         u_CORES/u_debug_core_0/resetn
 CLMA_42_125/RSCO                  td                    0.105       4.323 r       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.323         ntR46            
 CLMA_42_129/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.323         Logic Levels: 1  
                                                                                   Logic: 0.327ns(50.077%), Route: 0.326ns(49.923%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.112       4.518         ntclkbufg_0      
 CLMA_42_129/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.995                          
 clock uncertainty                                       0.000       3.995                          

 Removal time                                            0.000       3.995                          

 Data required time                                                  3.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.995                          
 Data arrival time                                                   4.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.122       4.528         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_141/Q2                    tco                   0.290       4.818 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.548       5.366         u_lcd_rgb_char/lcd_id [4]
 CLMA_14_141/Y0                    td                    0.294       5.660 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.099       5.759         u_lcd_rgb_char/u_clk_div/_N1697
 CLMA_14_140/Y2                    td                    0.492       6.251 f       u_lcd_rgb_char/u_clk_div/N42_4/gateop_perm/Z
                                   net (fanout=1)        0.680       6.931         u_lcd_rgb_char/u_clk_div/_N2072
 CLMA_14_141/Y2                    td                    0.492       7.423 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_and[0][1]_4/gateop_perm/Z
                                   net (fanout=1)        0.401       7.824         u_lcd_rgb_char/u_clk_div/_N1289
 CLMA_22_136/Y0                    td                    0.490       8.314 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.589       8.903         nt_lcd_clk       
 IOL_7_133/DO                      td                    0.139       9.042 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.042         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    3.056      12.098 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046      12.144         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                  12.144         Logic Levels: 6  
                                                                                   Logic: 5.253ns(68.973%), Route: 2.363ns(31.027%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/led/opit_0_inv_L5Q_perm/CLK
Endpoint    : led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      2.070       4.476         ntclkbufg_0      
 CLMA_18_172/CLK                                                           r       u_led_ctrl/led/opit_0_inv_L5Q_perm/CLK

 CLMA_18_172/Q0                    tco                   0.287       4.763 f       u_led_ctrl/led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        3.272       8.035         nt_led           
 IOL_243_42/DO                     td                    0.139       8.174 f       led_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.174         led_obuf/ntO     
 IOBS_244_41/PAD                   td                    3.153      11.327 f       led_obuf/opit_0/O
                                   net (fanout=1)        0.064      11.391         led              
 M14                                                                       f       led (port)       

 Data arrival time                                                  11.391         Logic Levels: 2  
                                                                                   Logic: 3.579ns(51.757%), Route: 3.336ns(48.243%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.546       3.970         nt_sys_clk       
 CLMA_22_136/Y0                    td                    0.487       4.457 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.688       5.145         nt_lcd_clk       
 CLMA_38_140/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_38_140/Q0                    tco                   0.289       5.434 r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.791       6.225         u_lcd_rgb_char/pixel_data [0]
 CLMA_10_144/Y0                    td                    0.196       6.421 f       u_lcd_rgb_char/u_lcd_driver/N0/gateop_perm/Z
                                   net (fanout=24)       1.152       7.573         u_lcd_rgb_char/lcd_rgb_o [0]
 IOL_7_210/DO                      td                    0.139       7.712 f       u_lcd_rgb_char.lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000       7.712         u_lcd_rgb_char.lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    3.056      10.768 f       u_lcd_rgb_char.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063      10.831         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                  10.831         Logic Levels: 3  
                                                                                   Logic: 3.680ns(64.720%), Route: 2.006ns(35.280%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L7                                                      0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.059       0.059         nt_lcd_rgb[15]   
 IOBS_0_140/DIN                    td                    0.913       0.972 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_0/O
                                   net (fanout=1)        0.000       0.972         u_lcd_rgb_char.lcd_rgb_tri[15]/ntI
 IOL_7_141/RX_DATA_DD              td                    0.082       1.054 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_1/OUT
                                   net (fanout=9)        0.319       1.373         _N1              
 CLMS_10_141/A0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.373         Logic Levels: 2  
                                                                                   Logic: 0.995ns(72.469%), Route: 0.378ns(27.531%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L7                                                      0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.059       0.059         nt_lcd_rgb[15]   
 IOBS_0_140/DIN                    td                    0.913       0.972 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_0/O
                                   net (fanout=1)        0.000       0.972         u_lcd_rgb_char.lcd_rgb_tri[15]/ntI
 IOL_7_141/RX_DATA_DD              td                    0.082       1.054 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_1/OUT
                                   net (fanout=9)        0.319       1.373         _N1              
 CLMS_10_141/B0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.373         Logic Levels: 2  
                                                                                   Logic: 0.995ns(72.469%), Route: 0.378ns(27.531%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L7                                                      0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.059       0.059         nt_lcd_rgb[15]   
 IOBS_0_140/DIN                    td                    0.913       0.972 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_0/O
                                   net (fanout=1)        0.000       0.972         u_lcd_rgb_char.lcd_rgb_tri[15]/ntI
 IOL_7_141/RX_DATA_DD              td                    0.082       1.054 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_1/OUT
                                   net (fanout=9)        0.319       1.373         _N1              
 CLMA_10_140/A0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.373         Logic Levels: 2  
                                                                                   Logic: 0.995ns(72.469%), Route: 0.378ns(27.531%)
====================================================================================================

{top_remote_rcvr|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_54_128/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_54_128/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_54_108/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_54_128/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_54_128/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_54_108/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_66_125/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_66_125/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_66_125/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/Cin
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.926
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.142       2.722         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_141/Q2                    tco                   0.224       2.946 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.325       3.271         u_lcd_rgb_char/lcd_id [4]
 CLMA_14_141/Y0                    td                    0.226       3.497 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.156       3.653         u_lcd_rgb_char/u_clk_div/_N1697
 CLMA_14_140/Y3                    td                    0.222       3.875 f       u_lcd_rgb_char/u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.254       4.129         u_lcd_rgb_char/u_clk_div/_N1857_2
 CLMA_18_140/Y1                    td                    0.244       4.373 f       u_lcd_rgb_char/u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=27)       0.653       5.026         u_lcd_rgb_char/u_lcd_driver/h_disp [9]
                                   td                    0.250       5.276 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.276         u_lcd_rgb_char/u_lcd_driver/_N434
 CLMS_38_113/COUT                  td                    0.044       5.320 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.320         u_lcd_rgb_char/u_lcd_driver/_N436
 CLMS_38_117/Y1                    td                    0.383       5.703 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.294       5.997         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_30_116/COUT                  td                    0.387       6.384 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.384         u_lcd_rgb_char/u_lcd_driver/_N444
 CLMA_30_120/Y0                    td                    0.206       6.590 f       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.261       6.851         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_26_116/COUT                  td                    0.391       7.242 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.242         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_26_120/Y1                    td                    0.383       7.625 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.298       7.923         u_lcd_rgb_char/u_lcd_driver/N17
 CLMS_38_121/Y1                    td                    0.151       8.074 f       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.263       8.337         u_lcd_rgb_char/u_lcd_driver/N18
                                   td                    0.368       8.705 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.705         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMA_38_116/COUT                  td                    0.044       8.749 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.749         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.044       8.793 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.793         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
 CLMA_38_120/COUT                  td                    0.044       8.837 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.837         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                   td                    0.044       8.881 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.881         u_lcd_rgb_char/u_lcd_driver/N25.co [9]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.881         Logic Levels: 12 
                                                                                   Logic: 3.655ns(59.344%), Route: 2.504ns(40.656%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066    1000.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.393    1002.237         nt_sys_clk       
 CLMA_22_136/Y0                    td                    0.279    1002.516 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.410    1002.926         nt_lcd_clk       
 CLMA_38_124/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.234    1003.160                          
 clock uncertainty                                      -0.050    1003.110                          

 Setup time                                             -0.128    1002.982                          

 Data required time                                               1002.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.982                          
 Data arrival time                                                   8.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.101                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cin
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.845
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.142       2.722         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_141/Q2                    tco                   0.224       2.946 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.325       3.271         u_lcd_rgb_char/lcd_id [4]
 CLMA_14_141/Y0                    td                    0.226       3.497 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.156       3.653         u_lcd_rgb_char/u_clk_div/_N1697
 CLMA_14_140/Y3                    td                    0.222       3.875 f       u_lcd_rgb_char/u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.254       4.129         u_lcd_rgb_char/u_clk_div/_N1857_2
 CLMA_18_140/Y1                    td                    0.244       4.373 f       u_lcd_rgb_char/u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=27)       0.653       5.026         u_lcd_rgb_char/u_lcd_driver/h_disp [9]
                                   td                    0.250       5.276 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.276         u_lcd_rgb_char/u_lcd_driver/_N434
 CLMS_38_113/COUT                  td                    0.044       5.320 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.320         u_lcd_rgb_char/u_lcd_driver/_N436
 CLMS_38_117/Y1                    td                    0.383       5.703 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.294       5.997         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_30_116/COUT                  td                    0.387       6.384 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.384         u_lcd_rgb_char/u_lcd_driver/_N444
 CLMA_30_120/Y0                    td                    0.206       6.590 f       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.261       6.851         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_26_116/COUT                  td                    0.391       7.242 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.242         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_26_120/Y1                    td                    0.383       7.625 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.298       7.923         u_lcd_rgb_char/u_lcd_driver/N17
 CLMS_38_121/Y1                    td                    0.151       8.074 f       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.263       8.337         u_lcd_rgb_char/u_lcd_driver/N18
                                   td                    0.368       8.705 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.705         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMA_38_116/COUT                  td                    0.044       8.749 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.749         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.044       8.793 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.793         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.793         Logic Levels: 11 
                                                                                   Logic: 3.567ns(58.755%), Route: 2.504ns(41.245%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066    1000.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.393    1002.237         nt_sys_clk       
 CLMA_22_136/Y0                    td                    0.279    1002.516 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.329    1002.845         nt_lcd_clk       
 CLMA_38_120/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.234    1003.079                          
 clock uncertainty                                      -0.050    1003.029                          

 Setup time                                             -0.128    1002.901                          

 Data required time                                               1002.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.901                          
 Data arrival time                                                   8.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cin
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.438  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.926
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.142       2.722         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_141/Q2                    tco                   0.224       2.946 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.325       3.271         u_lcd_rgb_char/lcd_id [4]
 CLMA_14_141/Y0                    td                    0.226       3.497 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.156       3.653         u_lcd_rgb_char/u_clk_div/_N1697
 CLMA_14_140/Y3                    td                    0.222       3.875 f       u_lcd_rgb_char/u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.254       4.129         u_lcd_rgb_char/u_clk_div/_N1857_2
 CLMA_18_140/Y1                    td                    0.244       4.373 f       u_lcd_rgb_char/u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=27)       0.653       5.026         u_lcd_rgb_char/u_lcd_driver/h_disp [9]
                                   td                    0.250       5.276 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.276         u_lcd_rgb_char/u_lcd_driver/_N434
 CLMS_38_113/COUT                  td                    0.044       5.320 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.320         u_lcd_rgb_char/u_lcd_driver/_N436
 CLMS_38_117/Y1                    td                    0.383       5.703 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.294       5.997         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_30_116/COUT                  td                    0.387       6.384 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.384         u_lcd_rgb_char/u_lcd_driver/_N444
 CLMA_30_120/Y0                    td                    0.206       6.590 f       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.261       6.851         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_26_116/COUT                  td                    0.391       7.242 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.242         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_26_120/Y1                    td                    0.383       7.625 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.298       7.923         u_lcd_rgb_char/u_lcd_driver/N17
 CLMS_38_121/Y1                    td                    0.151       8.074 f       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.263       8.337         u_lcd_rgb_char/u_lcd_driver/N18
                                   td                    0.368       8.705 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[0]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       8.705         u_lcd_rgb_char/u_lcd_driver/N25.co [1]
 CLMA_38_116/COUT                  td                    0.044       8.749 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.749         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.044       8.793 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.793         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
 CLMA_38_120/COUT                  td                    0.044       8.837 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.837         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
 CLMA_38_124/CIN                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.837         Logic Levels: 12 
                                                                                   Logic: 3.611ns(59.052%), Route: 2.504ns(40.948%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066    1000.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.393    1002.237         nt_sys_clk       
 CLMA_22_136/Y0                    td                    0.279    1002.516 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.410    1002.926         nt_lcd_clk       
 CLMA_38_124/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.234    1003.160                          
 clock uncertainty                                      -0.050    1003.110                          

 Setup time                                             -0.132    1002.978                          

 Data required time                                               1002.978                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.978                          
 Data arrival time                                                   8.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[3]
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.704
  Launch Clock Delay      :  2.279
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      0.993       2.279         ntclkbufg_0      
 CLMA_62_117/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK

 CLMA_62_117/Q0                    tco                   0.179       2.458 f       u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/Q
                                   net (fanout=1)        0.259       2.717         u_CORES/u_debug_core_0/DATA_ff[0] [10]
 DRM_54_108/DA0[3]                                                         f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/DA0[3]

 Data arrival time                                                   2.717         Logic Levels: 0  
                                                                                   Logic: 0.179ns(40.868%), Route: 0.259ns(59.132%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.124       2.704         ntclkbufg_0      
 DRM_54_108/CLKA[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.358       2.346                          
 clock uncertainty                                       0.000       2.346                          

 Hold time                                               0.119       2.465                          

 Data required time                                                  2.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.465                          
 Data arrival time                                                   2.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/D
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.680
  Launch Clock Delay      :  2.266
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      0.980       2.266         ntclkbufg_0      
 CLMA_46_152/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK

 CLMA_46_152/Q0                    tco                   0.179       2.445 f       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/Q
                                   net (fanout=1)        0.130       2.575         u_CORES/u_debug_core_0/trig0_d1 [21]
 CLMS_46_153/CD                                                            f       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/D

 Data arrival time                                                   2.575         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.100       2.680         ntclkbufg_0      
 CLMS_46_153/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK
 clock pessimism                                        -0.398       2.282                          
 clock uncertainty                                       0.000       2.282                          

 Hold time                                               0.040       2.322                          

 Data required time                                                  2.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.322                          
 Data arrival time                                                   2.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_binary2bcd/cnt_shift[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_binary2bcd/data_shift[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.729
  Launch Clock Delay      :  2.315
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.029       2.315         ntclkbufg_0      
 CLMS_18_129/CLK                                                           r       u_lcd_rgb_char/u_binary2bcd/cnt_shift[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_18_129/Q2                    tco                   0.180       2.495 f       u_lcd_rgb_char/u_binary2bcd/cnt_shift[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.065       2.560         u_lcd_rgb_char/u_binary2bcd/cnt_shift [2]
 CLMA_18_128/A4                                                            f       u_lcd_rgb_char/u_binary2bcd/data_shift[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.560         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.469%), Route: 0.065ns(26.531%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.149       2.729         ntclkbufg_0      
 CLMA_18_128/CLK                                                           r       u_lcd_rgb_char/u_binary2bcd/data_shift[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.399       2.330                          
 clock uncertainty                                       0.000       2.330                          

 Hold time                                              -0.029       2.301                          

 Data required time                                                  2.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.301                          
 Data arrival time                                                   2.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.564
  Launch Clock Delay      :  2.599
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.073       2.599         ntclkbufg_1      
 CLMA_62_80/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_62_80/Q0                     tco                   0.221       2.820 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.551       3.371         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_116/A1                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.371         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.627%), Route: 0.551ns(71.373%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.008      27.564         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.593                          
 clock uncertainty                                      -0.050      27.543                          

 Setup time                                             -0.171      27.372                          

 Data required time                                                 27.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.372                          
 Data arrival time                                                   3.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.564
  Launch Clock Delay      :  2.599
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.073       2.599         ntclkbufg_1      
 CLMA_62_80/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_62_80/Q0                     tco                   0.221       2.820 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.551       3.371         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_116/C0                                                            f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.371         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.627%), Route: 0.551ns(71.373%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.008      27.564         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.593                          
 clock uncertainty                                      -0.050      27.543                          

 Setup time                                             -0.134      27.409                          

 Data required time                                                 27.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.409                          
 Data arrival time                                                   3.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.564
  Launch Clock Delay      :  2.599
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.073       2.599         ntclkbufg_1      
 CLMA_62_80/CLK                                                            r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_62_80/Q0                     tco                   0.221       2.820 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.551       3.371         u_CORES/u_jtag_hub/data_ctrl
 CLMA_70_116/B4                                                            f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.371         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.627%), Route: 0.551ns(71.373%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.008      27.564         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.593                          
 clock uncertainty                                      -0.050      27.543                          

 Setup time                                             -0.058      27.485                          

 Data required time                                                 27.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.485                          
 Data arrival time                                                   3.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.649
  Launch Clock Delay      :  2.348
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.003       2.348         ntclkbufg_1      
 CLMA_50_128/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_128/Q2                    tco                   0.180       2.528 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.587         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38]
 CLMS_50_129/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.587         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.123       2.649         ntclkbufg_1      
 CLMS_50_129/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.285       2.364                          
 clock uncertainty                                       0.000       2.364                          

 Hold time                                              -0.029       2.335                          

 Data required time                                                  2.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.335                          
 Data arrival time                                                   2.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.641
  Launch Clock Delay      :  2.340
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      0.995       2.340         ntclkbufg_1      
 CLMA_70_112/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK

 CLMA_70_112/Q1                    tco                   0.180       2.520 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.579         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_70_112/C4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.579         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.115       2.641         ntclkbufg_1      
 CLMA_70_112/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.341                          
 clock uncertainty                                       0.000       2.341                          

 Hold time                                              -0.028       2.313                          

 Data required time                                                  2.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.313                          
 Data arrival time                                                   2.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.641
  Launch Clock Delay      :  2.340
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      0.995       2.340         ntclkbufg_1      
 CLMA_70_112/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK

 CLMA_70_112/Q0                    tco                   0.179       2.519 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.578         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_70_112/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.578         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.115       2.641         ntclkbufg_1      
 CLMA_70_112/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.341                          
 clock uncertainty                                       0.000       2.341                          

 Hold time                                              -0.029       2.312                          

 Data required time                                                  2.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.312                          
 Data arrival time                                                   2.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.338
  Launch Clock Delay      :  2.018
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.018      27.018         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_70_132/Q0                    tco                   0.221      27.239 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.277      27.516         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_70_124/Y2                    td                    0.379      27.895 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.176      28.071         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_66_124/Y3                    td                    0.221      28.292 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.079      28.371         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_66_124/Y2                    td                    0.264      28.635 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.384      29.019         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1621
 CLMS_66_121/Y0                    td                    0.162      29.181 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.074      29.255         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_66_121/Y1                    td                    0.162      29.417 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.082      29.499         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMS_66_121/Y2                    td                    0.162      29.661 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.355      30.016         u_CORES/u_debug_core_0/u_rd_addr_gen/_N341
 CLMA_62_129/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.016         Logic Levels: 6  
                                                                                   Logic: 1.571ns(52.402%), Route: 1.427ns(47.598%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      0.993      52.338         ntclkbufg_1      
 CLMA_62_129/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.338                          
 clock uncertainty                                      -0.050      52.288                          

 Setup time                                             -0.092      52.196                          

 Data required time                                                 52.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.196                          
 Data arrival time                                                  30.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.346
  Launch Clock Delay      :  2.018
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.018      27.018         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_70_132/Q0                    tco                   0.221      27.239 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.277      27.516         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_70_124/Y2                    td                    0.379      27.895 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.176      28.071         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_66_124/Y3                    td                    0.221      28.292 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.079      28.371         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_66_124/Y2                    td                    0.264      28.635 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.384      29.019         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1621
 CLMS_66_121/Y0                    td                    0.162      29.181 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.074      29.255         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMS_66_121/Y1                    td                    0.162      29.417 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.082      29.499         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMS_66_121/Y3                    td                    0.243      29.742 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.071      29.813         u_CORES/u_debug_core_0/u_rd_addr_gen/_N339
 CLMA_66_120/C1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  29.813         Logic Levels: 6  
                                                                                   Logic: 1.652ns(59.106%), Route: 1.143ns(40.894%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.001      52.346         ntclkbufg_1      
 CLMA_66_120/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.346                          
 clock uncertainty                                      -0.050      52.296                          

 Setup time                                             -0.190      52.106                          

 Data required time                                                 52.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.106                          
 Data arrival time                                                  29.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.413  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.328
  Launch Clock Delay      :  1.915
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915      26.915         u_CORES/capt_o   
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_66_125/Q0                    tco                   0.221      27.136 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=12)       0.515      27.651         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_70_132/Y0                    td                    0.380      28.031 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=8)        0.382      28.413         u_CORES/u_debug_core_0/_N1655
 CLMS_66_145/Y2                    td                    0.150      28.563 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/Z
                                   net (fanout=2)        0.260      28.823         u_CORES/u_debug_core_0/_N1664
 CLMA_66_140/Y1                    td                    0.151      28.974 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403_inv/gateop_perm/Z
                                   net (fanout=2)        0.257      29.231         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403
 CLMS_66_137/CECO                  td                    0.132      29.363 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q1/CEOUT
                                   net (fanout=4)        0.000      29.363         ntR118           
 CLMS_66_141/CECI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  29.363         Logic Levels: 4  
                                                                                   Logic: 1.034ns(42.239%), Route: 1.414ns(57.761%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      0.983      52.328         ntclkbufg_1      
 CLMS_66_141/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.328                          
 clock uncertainty                                      -0.050      52.278                          

 Setup time                                             -0.576      51.702                          

 Data required time                                                 51.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.702                          
 Data arrival time                                                  29.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.650
  Launch Clock Delay      :  1.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.605      26.605         u_CORES/capt_o   
 CLMS_70_121/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_70_121/Q0                    tco                   0.179      26.784 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.064      26.848         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_70_120/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.848         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.663%), Route: 0.064ns(26.337%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.124       2.650         ntclkbufg_1      
 CLMA_70_120/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.650                          
 clock uncertainty                                       0.050       2.700                          

 Hold time                                              -0.078       2.622                          

 Data required time                                                  2.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.622                          
 Data arrival time                                                  26.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.650
  Launch Clock Delay      :  1.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.605      26.605         u_CORES/capt_o   
 CLMS_70_121/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_70_121/Q2                    tco                   0.180      26.785 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.061      26.846         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_70_120/B1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.846         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.124       2.650         ntclkbufg_1      
 CLMA_70_120/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.650                          
 clock uncertainty                                       0.050       2.700                          

 Hold time                                              -0.087       2.613                          

 Data required time                                                  2.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.613                          
 Data arrival time                                                  26.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.650
  Launch Clock Delay      :  1.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.605      26.605         u_CORES/capt_o   
 CLMS_70_121/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK

 CLMS_70_121/Y0                    tco                   0.228      26.833 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/Q
                                   net (fanout=4)        0.068      26.901         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]
 CLMA_70_120/A1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.901         Logic Levels: 0  
                                                                                   Logic: 0.228ns(77.027%), Route: 0.068ns(22.973%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.124       2.650         ntclkbufg_1      
 CLMA_70_120/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.650                          
 clock uncertainty                                       0.050       2.700                          

 Hold time                                              -0.099       2.601                          

 Data required time                                                  2.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.601                          
 Data arrival time                                                  26.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.771
  Launch Clock Delay      :  2.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.122      77.849         ntclkbufg_1      
 CLMS_66_109/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_109/Q0                    tco                   0.221      78.070 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.500      78.570         u_CORES/conf_sel [0]
 CLMA_70_132/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  78.570         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.652%), Route: 0.500ns(69.348%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.771     126.771         u_CORES/capt_o   
 CLMA_70_132/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.771                          
 clock uncertainty                                      -0.050     126.721                          

 Setup time                                             -0.476     126.245                          

 Data required time                                                126.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.245                          
 Data arrival time                                                  78.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.675                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.681
  Launch Clock Delay      :  2.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.122      77.849         ntclkbufg_1      
 CLMS_66_109/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_109/Q0                    tco                   0.221      78.070 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.299      78.369         u_CORES/conf_sel [0]
 CLMS_66_125/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.369         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.500%), Route: 0.299ns(57.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.681     126.681         u_CORES/capt_o   
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.681                          
 clock uncertainty                                      -0.050     126.631                          

 Setup time                                             -0.476     126.155                          

 Data required time                                                126.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.155                          
 Data arrival time                                                  78.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.681
  Launch Clock Delay      :  2.849
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.122      77.849         ntclkbufg_1      
 CLMS_66_109/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_109/Q0                    tco                   0.221      78.070 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.299      78.369         u_CORES/conf_sel [0]
 CLMS_66_125/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.369         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.500%), Route: 0.299ns(57.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.681     126.681         u_CORES/capt_o   
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.681                          
 clock uncertainty                                      -0.050     126.631                          

 Setup time                                             -0.476     126.155                          

 Data required time                                                126.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.155                          
 Data arrival time                                                  78.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.786                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.638  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  2.553
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      0.997     127.553         ntclkbufg_1      
 CLMS_66_109/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_109/Q0                    tco                   0.200     127.753 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.157     127.910         u_CORES/conf_sel [0]
 CLMA_66_124/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 127.910         Logic Levels: 0  
                                                                                   Logic: 0.200ns(56.022%), Route: 0.157ns(43.978%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915     126.915         u_CORES/capt_o   
 CLMA_66_124/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     126.915                          
 clock uncertainty                                       0.050     126.965                          

 Hold time                                              -0.011     126.954                          

 Data required time                                                126.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.954                          
 Data arrival time                                                 127.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.956                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  2.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.008     127.564         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_116/Q0                    tco                   0.200     127.764 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.210     127.974         u_CORES/id_o [0] 
 CLMS_66_125/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.974         Logic Levels: 0  
                                                                                   Logic: 0.200ns(48.780%), Route: 0.210ns(51.220%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915     126.915         u_CORES/capt_o   
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.915                          
 clock uncertainty                                       0.050     126.965                          

 Hold time                                              -0.011     126.954                          

 Data required time                                                126.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.954                          
 Data arrival time                                                 127.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.915
  Launch Clock Delay      :  2.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=155)      1.008     127.564         ntclkbufg_1      
 CLMA_70_116/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_116/Q3                    tco                   0.201     127.765 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.212     127.977         u_CORES/id_o [2] 
 CLMS_66_125/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 127.977         Logic Levels: 0  
                                                                                   Logic: 0.201ns(48.668%), Route: 0.212ns(51.332%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915     126.915         u_CORES/capt_o   
 CLMS_66_125/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.915                          
 clock uncertainty                                       0.050     126.965                          

 Hold time                                              -0.011     126.954                          

 Data required time                                                126.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.954                          
 Data arrival time                                                 127.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.141       2.721         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.223       2.944 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.721       3.665         u_CORES/u_debug_core_0/resetn
 CLMS_82_117/RSCO                  td                    0.113       3.778 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.778         ntR106           
 CLMS_82_121/RSCO                  td                    0.113       3.891 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.891         ntR105           
 CLMS_82_125/RSCO                  td                    0.113       4.004 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.004         ntR104           
 CLMS_82_129/RSCO                  td                    0.113       4.117 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.117         ntR103           
 CLMS_82_133/RSCO                  td                    0.113       4.230 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.230         ntR102           
 CLMS_82_137/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/RS

 Data arrival time                                                   4.230         Logic Levels: 5  
                                                                                   Logic: 0.788ns(52.220%), Route: 0.721ns(47.780%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038    1000.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000    1001.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.001    1002.287         ntclkbufg_0      
 CLMS_82_137/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK
 clock pessimism                                         0.294    1002.581                          
 clock uncertainty                                      -0.050    1002.531                          

 Recovery time                                           0.000    1002.531                          

 Data required time                                               1002.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.531                          
 Data arrival time                                                   4.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.141       2.721         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.223       2.944 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.721       3.665         u_CORES/u_debug_core_0/resetn
 CLMS_82_117/RSCO                  td                    0.113       3.778 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.778         ntR106           
 CLMS_82_121/RSCO                  td                    0.113       3.891 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.891         ntR105           
 CLMS_82_125/RSCO                  td                    0.113       4.004 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.004         ntR104           
 CLMS_82_129/RSCO                  td                    0.113       4.117 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.117         ntR103           
 CLMS_82_133/RSCO                  td                    0.113       4.230 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.230         ntR102           
 CLMS_82_137/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RS

 Data arrival time                                                   4.230         Logic Levels: 5  
                                                                                   Logic: 0.788ns(52.220%), Route: 0.721ns(47.780%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038    1000.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000    1001.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.001    1002.287         ntclkbufg_0      
 CLMS_82_137/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK
 clock pessimism                                         0.294    1002.581                          
 clock uncertainty                                      -0.050    1002.531                          

 Recovery time                                           0.000    1002.531                          

 Data required time                                               1002.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.531                          
 Data arrival time                                                   4.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.141       2.721         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.223       2.944 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.721       3.665         u_CORES/u_debug_core_0/resetn
 CLMS_82_117/RSCO                  td                    0.113       3.778 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.778         ntR106           
 CLMS_82_121/RSCO                  td                    0.113       3.891 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.891         ntR105           
 CLMS_82_125/RSCO                  td                    0.113       4.004 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.004         ntR104           
 CLMS_82_129/RSCO                  td                    0.113       4.117 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.117         ntR103           
 CLMS_82_133/RSCO                  td                    0.113       4.230 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.230         ntR102           
 CLMS_82_137/RSCI                                                          f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS

 Data arrival time                                                   4.230         Logic Levels: 5  
                                                                                   Logic: 0.788ns(52.220%), Route: 0.721ns(47.780%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038    1000.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000    1001.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.001    1002.287         ntclkbufg_0      
 CLMS_82_137/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK
 clock pessimism                                         0.294    1002.581                          
 clock uncertainty                                      -0.050    1002.531                          

 Recovery time                                           0.000    1002.531                          

 Data required time                                               1002.531                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.531                          
 Data arrival time                                                   4.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.709
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.021       2.307         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.182       2.489 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.210       2.699         u_CORES/u_debug_core_0/resetn
 CLMA_42_125/RSCO                  td                    0.092       2.791 f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.791         ntR46            
 CLMA_42_129/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.791         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.612%), Route: 0.210ns(43.388%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.129       2.709         ntclkbufg_0      
 CLMA_42_129/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.294       2.415                          
 clock uncertainty                                       0.000       2.415                          

 Removal time                                            0.000       2.415                          

 Data required time                                                  2.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.415                          
 Data arrival time                                                   2.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.709
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.021       2.307         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.182       2.489 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.210       2.699         u_CORES/u_debug_core_0/resetn
 CLMA_42_125/RSCO                  td                    0.092       2.791 f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.791         ntR46            
 CLMA_42_129/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.791         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.612%), Route: 0.210ns(43.388%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.129       2.709         ntclkbufg_0      
 CLMA_42_129/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.294       2.415                          
 clock uncertainty                                       0.000       2.415                          

 Removal time                                            0.000       2.415                          

 Data required time                                                  2.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.415                          
 Data arrival time                                                   2.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/RS
Path Group  : top_remote_rcvr|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.709
  Launch Clock Delay      :  2.307
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.021       2.307         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_38_125/Q0                    tco                   0.182       2.489 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=128)      0.210       2.699         u_CORES/u_debug_core_0/resetn
 CLMA_42_125/RSCO                  td                    0.092       2.791 f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.791         ntR46            
 CLMA_42_129/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.791         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.612%), Route: 0.210ns(43.388%)
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.129       2.709         ntclkbufg_0      
 CLMA_42_129/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.294       2.415                          
 clock uncertainty                                       0.000       2.415                          

 Removal time                                            0.000       2.415                          

 Data required time                                                  2.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.415                          
 Data arrival time                                                   2.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.142       2.722         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_141/Q2                    tco                   0.224       2.946 r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.325       3.271         u_lcd_rgb_char/lcd_id [4]
 CLMA_14_141/Y0                    td                    0.226       3.497 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.068       3.565         u_lcd_rgb_char/u_clk_div/_N1697
 CLMA_14_140/Y2                    td                    0.379       3.944 f       u_lcd_rgb_char/u_clk_div/N42_4/gateop_perm/Z
                                   net (fanout=1)        0.447       4.391         u_lcd_rgb_char/u_clk_div/_N2072
 CLMA_14_141/Y2                    td                    0.379       4.770 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_and[0][1]_4/gateop_perm/Z
                                   net (fanout=1)        0.268       5.038         u_lcd_rgb_char/u_clk_div/_N1289
 CLMA_22_136/Y0                    td                    0.378       5.416 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.407       5.823         nt_lcd_clk       
 IOL_7_133/DO                      td                    0.106       5.929 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.929         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    2.358       8.287 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       8.333         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                   8.333         Logic Levels: 6  
                                                                                   Logic: 4.050ns(72.180%), Route: 1.561ns(27.820%)
====================================================================================================

====================================================================================================

Startpoint  : u_led_ctrl/led/opit_0_inv_L5Q_perm/CLK
Endpoint    : led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=512)      1.101       2.681         ntclkbufg_0      
 CLMA_18_172/CLK                                                           r       u_led_ctrl/led/opit_0_inv_L5Q_perm/CLK

 CLMA_18_172/Q0                    tco                   0.221       2.902 f       u_led_ctrl/led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.246       5.148         nt_led           
 IOL_243_42/DO                     td                    0.106       5.254 f       led_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.254         led_obuf/ntO     
 IOBS_244_41/PAD                   td                    2.433       7.687 f       led_obuf/opit_0/O
                                   net (fanout=1)        0.064       7.751         led              
 M14                                                                       f       led (port)       

 Data arrival time                                                   7.751         Logic Levels: 2  
                                                                                   Logic: 2.760ns(54.438%), Route: 2.310ns(45.562%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_remote_rcvr|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.576       2.684         nt_sys_clk       
 CLMA_22_136/Y0                    td                    0.376       3.060 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.421       3.481         nt_lcd_clk       
 CLMA_38_140/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_38_140/Q0                    tco                   0.221       3.702 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.513       4.215         u_lcd_rgb_char/pixel_data [0]
 CLMA_10_144/Y0                    td                    0.150       4.365 f       u_lcd_rgb_char/u_lcd_driver/N0/gateop_perm/Z
                                   net (fanout=24)       0.795       5.160         u_lcd_rgb_char/lcd_rgb_o [0]
 IOL_7_210/DO                      td                    0.106       5.266 f       u_lcd_rgb_char.lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000       5.266         u_lcd_rgb_char.lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    2.358       7.624 f       u_lcd_rgb_char.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063       7.687         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                   7.687         Logic Levels: 3  
                                                                                   Logic: 2.835ns(67.404%), Route: 1.371ns(32.596%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L7                                                      0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.059       0.059         nt_lcd_rgb[15]   
 IOBS_0_140/DIN                    td                    0.734       0.793 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_0/O
                                   net (fanout=1)        0.000       0.793         u_lcd_rgb_char.lcd_rgb_tri[15]/ntI
 IOL_7_141/RX_DATA_DD              td                    0.066       0.859 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_1/OUT
                                   net (fanout=9)        0.189       1.048         _N1              
 CLMS_10_141/A0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.048         Logic Levels: 2  
                                                                                   Logic: 0.800ns(76.336%), Route: 0.248ns(23.664%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L7                                                      0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.059       0.059         nt_lcd_rgb[15]   
 IOBS_0_140/DIN                    td                    0.734       0.793 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_0/O
                                   net (fanout=1)        0.000       0.793         u_lcd_rgb_char.lcd_rgb_tri[15]/ntI
 IOL_7_141/RX_DATA_DD              td                    0.066       0.859 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_1/OUT
                                   net (fanout=9)        0.189       1.048         _N1              
 CLMS_10_141/B0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.048         Logic Levels: 2  
                                                                                   Logic: 0.800ns(76.336%), Route: 0.248ns(23.664%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L7                                                      0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.059       0.059         nt_lcd_rgb[15]   
 IOBS_0_140/DIN                    td                    0.734       0.793 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_0/O
                                   net (fanout=1)        0.000       0.793         u_lcd_rgb_char.lcd_rgb_tri[15]/ntI
 IOL_7_141/RX_DATA_DD              td                    0.066       0.859 r       u_lcd_rgb_char.lcd_rgb_tri[15]/opit_1/OUT
                                   net (fanout=9)        0.189       1.048         _N1              
 CLMA_10_140/A0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[13]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.048         Logic Levels: 2  
                                                                                   Logic: 0.800ns(76.336%), Route: 0.248ns(23.664%)
====================================================================================================

{top_remote_rcvr|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_54_128/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_54_128/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_54_108/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_54_128/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_54_128/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_54_108/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_66_125/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_66_125/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_66_125/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------+
| Type       | File Name                                                                 
+-----------------------------------------------------------------------------------------+
| Input      | D:/ywd/dmpds/top_remote_rcv/prj/place_route/top_remote_rcvr_pnr.adf       
| Output     | D:/ywd/dmpds/top_remote_rcv/prj/report_timing/top_remote_rcvr_rtp.adf     
|            | D:/ywd/dmpds/top_remote_rcv/prj/report_timing/top_remote_rcvr.rtr         
|            | D:/ywd/dmpds/top_remote_rcv/prj/report_timing/rtr.db                      
+-----------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 838 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:9s
