// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_cnn_Pipeline_pad_for_rows_pad_for_cols (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_in_0_address0,
        img_in_0_ce0,
        img_in_0_q0,
        img_in_1_address0,
        img_in_1_ce0,
        img_in_1_q0,
        img_in_2_address0,
        img_in_2_ce0,
        img_in_2_q0,
        img_in_3_address0,
        img_in_3_ce0,
        img_in_3_q0,
        pad_img0_27_address0,
        pad_img0_27_ce0,
        pad_img0_27_we0,
        pad_img0_27_d0,
        pad_img0_26_address0,
        pad_img0_26_ce0,
        pad_img0_26_we0,
        pad_img0_26_d0,
        pad_img0_25_address0,
        pad_img0_25_ce0,
        pad_img0_25_we0,
        pad_img0_25_d0,
        pad_img0_24_address0,
        pad_img0_24_ce0,
        pad_img0_24_we0,
        pad_img0_24_d0,
        pad_img0_23_address0,
        pad_img0_23_ce0,
        pad_img0_23_we0,
        pad_img0_23_d0,
        pad_img0_22_address0,
        pad_img0_22_ce0,
        pad_img0_22_we0,
        pad_img0_22_d0,
        pad_img0_21_address0,
        pad_img0_21_ce0,
        pad_img0_21_we0,
        pad_img0_21_d0,
        pad_img0_20_address0,
        pad_img0_20_ce0,
        pad_img0_20_we0,
        pad_img0_20_d0,
        pad_img0_19_address0,
        pad_img0_19_ce0,
        pad_img0_19_we0,
        pad_img0_19_d0,
        pad_img0_18_address0,
        pad_img0_18_ce0,
        pad_img0_18_we0,
        pad_img0_18_d0,
        pad_img0_17_address0,
        pad_img0_17_ce0,
        pad_img0_17_we0,
        pad_img0_17_d0,
        pad_img0_16_address0,
        pad_img0_16_ce0,
        pad_img0_16_we0,
        pad_img0_16_d0,
        pad_img0_15_address0,
        pad_img0_15_ce0,
        pad_img0_15_we0,
        pad_img0_15_d0,
        pad_img0_14_address0,
        pad_img0_14_ce0,
        pad_img0_14_we0,
        pad_img0_14_d0,
        pad_img0_13_address0,
        pad_img0_13_ce0,
        pad_img0_13_we0,
        pad_img0_13_d0,
        pad_img0_12_address0,
        pad_img0_12_ce0,
        pad_img0_12_we0,
        pad_img0_12_d0,
        pad_img0_11_address0,
        pad_img0_11_ce0,
        pad_img0_11_we0,
        pad_img0_11_d0,
        pad_img0_10_address0,
        pad_img0_10_ce0,
        pad_img0_10_we0,
        pad_img0_10_d0,
        pad_img0_9_address0,
        pad_img0_9_ce0,
        pad_img0_9_we0,
        pad_img0_9_d0,
        pad_img0_8_address0,
        pad_img0_8_ce0,
        pad_img0_8_we0,
        pad_img0_8_d0,
        pad_img0_7_address0,
        pad_img0_7_ce0,
        pad_img0_7_we0,
        pad_img0_7_d0,
        pad_img0_6_address0,
        pad_img0_6_ce0,
        pad_img0_6_we0,
        pad_img0_6_d0,
        pad_img0_5_address0,
        pad_img0_5_ce0,
        pad_img0_5_we0,
        pad_img0_5_d0,
        pad_img0_4_address0,
        pad_img0_4_ce0,
        pad_img0_4_we0,
        pad_img0_4_d0,
        pad_img0_3_address0,
        pad_img0_3_ce0,
        pad_img0_3_we0,
        pad_img0_3_d0,
        pad_img0_2_address0,
        pad_img0_2_ce0,
        pad_img0_2_we0,
        pad_img0_2_d0,
        pad_img0_1_address0,
        pad_img0_1_ce0,
        pad_img0_1_we0,
        pad_img0_1_d0,
        pad_img0_address0,
        pad_img0_ce0,
        pad_img0_we0,
        pad_img0_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] img_in_0_address0;
output   img_in_0_ce0;
input  [31:0] img_in_0_q0;
output  [7:0] img_in_1_address0;
output   img_in_1_ce0;
input  [31:0] img_in_1_q0;
output  [7:0] img_in_2_address0;
output   img_in_2_ce0;
input  [31:0] img_in_2_q0;
output  [7:0] img_in_3_address0;
output   img_in_3_ce0;
input  [31:0] img_in_3_q0;
output  [5:0] pad_img0_27_address0;
output   pad_img0_27_ce0;
output   pad_img0_27_we0;
output  [31:0] pad_img0_27_d0;
output  [5:0] pad_img0_26_address0;
output   pad_img0_26_ce0;
output   pad_img0_26_we0;
output  [31:0] pad_img0_26_d0;
output  [5:0] pad_img0_25_address0;
output   pad_img0_25_ce0;
output   pad_img0_25_we0;
output  [31:0] pad_img0_25_d0;
output  [5:0] pad_img0_24_address0;
output   pad_img0_24_ce0;
output   pad_img0_24_we0;
output  [31:0] pad_img0_24_d0;
output  [5:0] pad_img0_23_address0;
output   pad_img0_23_ce0;
output   pad_img0_23_we0;
output  [31:0] pad_img0_23_d0;
output  [5:0] pad_img0_22_address0;
output   pad_img0_22_ce0;
output   pad_img0_22_we0;
output  [31:0] pad_img0_22_d0;
output  [5:0] pad_img0_21_address0;
output   pad_img0_21_ce0;
output   pad_img0_21_we0;
output  [31:0] pad_img0_21_d0;
output  [5:0] pad_img0_20_address0;
output   pad_img0_20_ce0;
output   pad_img0_20_we0;
output  [31:0] pad_img0_20_d0;
output  [5:0] pad_img0_19_address0;
output   pad_img0_19_ce0;
output   pad_img0_19_we0;
output  [31:0] pad_img0_19_d0;
output  [5:0] pad_img0_18_address0;
output   pad_img0_18_ce0;
output   pad_img0_18_we0;
output  [31:0] pad_img0_18_d0;
output  [5:0] pad_img0_17_address0;
output   pad_img0_17_ce0;
output   pad_img0_17_we0;
output  [31:0] pad_img0_17_d0;
output  [5:0] pad_img0_16_address0;
output   pad_img0_16_ce0;
output   pad_img0_16_we0;
output  [31:0] pad_img0_16_d0;
output  [5:0] pad_img0_15_address0;
output   pad_img0_15_ce0;
output   pad_img0_15_we0;
output  [31:0] pad_img0_15_d0;
output  [5:0] pad_img0_14_address0;
output   pad_img0_14_ce0;
output   pad_img0_14_we0;
output  [31:0] pad_img0_14_d0;
output  [5:0] pad_img0_13_address0;
output   pad_img0_13_ce0;
output   pad_img0_13_we0;
output  [31:0] pad_img0_13_d0;
output  [5:0] pad_img0_12_address0;
output   pad_img0_12_ce0;
output   pad_img0_12_we0;
output  [31:0] pad_img0_12_d0;
output  [5:0] pad_img0_11_address0;
output   pad_img0_11_ce0;
output   pad_img0_11_we0;
output  [31:0] pad_img0_11_d0;
output  [5:0] pad_img0_10_address0;
output   pad_img0_10_ce0;
output   pad_img0_10_we0;
output  [31:0] pad_img0_10_d0;
output  [5:0] pad_img0_9_address0;
output   pad_img0_9_ce0;
output   pad_img0_9_we0;
output  [31:0] pad_img0_9_d0;
output  [5:0] pad_img0_8_address0;
output   pad_img0_8_ce0;
output   pad_img0_8_we0;
output  [31:0] pad_img0_8_d0;
output  [5:0] pad_img0_7_address0;
output   pad_img0_7_ce0;
output   pad_img0_7_we0;
output  [31:0] pad_img0_7_d0;
output  [5:0] pad_img0_6_address0;
output   pad_img0_6_ce0;
output   pad_img0_6_we0;
output  [31:0] pad_img0_6_d0;
output  [5:0] pad_img0_5_address0;
output   pad_img0_5_ce0;
output   pad_img0_5_we0;
output  [31:0] pad_img0_5_d0;
output  [5:0] pad_img0_4_address0;
output   pad_img0_4_ce0;
output   pad_img0_4_we0;
output  [31:0] pad_img0_4_d0;
output  [5:0] pad_img0_3_address0;
output   pad_img0_3_ce0;
output   pad_img0_3_we0;
output  [31:0] pad_img0_3_d0;
output  [5:0] pad_img0_2_address0;
output   pad_img0_2_ce0;
output   pad_img0_2_we0;
output  [31:0] pad_img0_2_d0;
output  [5:0] pad_img0_1_address0;
output   pad_img0_1_ce0;
output   pad_img0_1_we0;
output  [31:0] pad_img0_1_d0;
output  [5:0] pad_img0_address0;
output   pad_img0_ce0;
output   pad_img0_we0;
output  [31:0] pad_img0_d0;

reg ap_idle;
reg img_in_0_ce0;
reg img_in_1_ce0;
reg img_in_2_ce0;
reg img_in_3_ce0;
reg pad_img0_27_ce0;
reg pad_img0_27_we0;
reg pad_img0_26_ce0;
reg pad_img0_26_we0;
reg pad_img0_25_ce0;
reg pad_img0_25_we0;
reg pad_img0_24_ce0;
reg pad_img0_24_we0;
reg pad_img0_23_ce0;
reg pad_img0_23_we0;
reg pad_img0_22_ce0;
reg pad_img0_22_we0;
reg pad_img0_21_ce0;
reg pad_img0_21_we0;
reg pad_img0_20_ce0;
reg pad_img0_20_we0;
reg pad_img0_19_ce0;
reg pad_img0_19_we0;
reg pad_img0_18_ce0;
reg pad_img0_18_we0;
reg pad_img0_17_ce0;
reg pad_img0_17_we0;
reg pad_img0_16_ce0;
reg pad_img0_16_we0;
reg pad_img0_15_ce0;
reg pad_img0_15_we0;
reg pad_img0_14_ce0;
reg pad_img0_14_we0;
reg pad_img0_13_ce0;
reg pad_img0_13_we0;
reg pad_img0_12_ce0;
reg pad_img0_12_we0;
reg pad_img0_11_ce0;
reg pad_img0_11_we0;
reg pad_img0_10_ce0;
reg pad_img0_10_we0;
reg pad_img0_9_ce0;
reg pad_img0_9_we0;
reg pad_img0_8_ce0;
reg pad_img0_8_we0;
reg pad_img0_7_ce0;
reg pad_img0_7_we0;
reg pad_img0_6_ce0;
reg pad_img0_6_we0;
reg pad_img0_5_ce0;
reg pad_img0_5_we0;
reg pad_img0_4_ce0;
reg pad_img0_4_we0;
reg pad_img0_3_ce0;
reg pad_img0_3_we0;
reg pad_img0_2_ce0;
reg pad_img0_2_we0;
reg pad_img0_1_ce0;
reg pad_img0_1_we0;
reg pad_img0_ce0;
reg pad_img0_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln13_fu_603_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln13_fu_633_p3;
reg   [4:0] select_ln13_reg_931;
reg   [4:0] select_ln13_reg_931_pp0_iter1_reg;
reg   [4:0] select_ln13_reg_931_pp0_iter2_reg;
reg   [4:0] select_ln13_reg_931_pp0_iter3_reg;
reg   [4:0] select_ln13_reg_931_pp0_iter4_reg;
reg   [4:0] select_ln13_reg_931_pp0_iter5_reg;
reg   [4:0] select_ln13_reg_931_pp0_iter6_reg;
reg   [4:0] select_ln13_reg_931_pp0_iter7_reg;
wire   [4:0] select_ln13_1_fu_641_p3;
reg   [1:0] trunc_ln_reg_943;
reg   [1:0] trunc_ln_reg_943_pp0_iter1_reg;
reg   [1:0] trunc_ln_reg_943_pp0_iter2_reg;
reg   [1:0] trunc_ln_reg_943_pp0_iter3_reg;
reg   [1:0] trunc_ln_reg_943_pp0_iter4_reg;
reg   [1:0] trunc_ln_reg_943_pp0_iter5_reg;
reg   [1:0] trunc_ln_reg_943_pp0_iter6_reg;
reg   [1:0] trunc_ln_reg_943_pp0_iter7_reg;
reg   [1:0] trunc_ln_reg_943_pp0_iter8_reg;
reg   [1:0] trunc_ln_reg_943_pp0_iter9_reg;
wire   [4:0] empty_fu_675_p2;
reg   [4:0] empty_reg_948;
reg   [1:0] trunc_ln2_reg_954;
reg   [1:0] trunc_ln2_reg_954_pp0_iter2_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter3_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter4_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter5_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter6_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter7_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter8_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter9_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter10_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter11_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter12_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter13_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter14_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter15_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter16_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter17_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter18_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter19_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter20_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter21_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter22_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter23_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter24_reg;
reg   [1:0] trunc_ln2_reg_954_pp0_iter25_reg;
wire   [7:0] add_ln19_1_fu_763_p2;
reg   [7:0] add_ln19_1_reg_958;
reg   [2:0] tmp_550_reg_963;
wire   [2:0] trunc_ln19_1_fu_794_p1;
reg   [2:0] trunc_ln19_1_reg_968;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter9_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter10_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter11_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter12_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter13_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter14_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter15_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter16_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter17_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter18_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter19_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter20_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter21_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter22_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter23_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter24_reg;
reg   [2:0] trunc_ln19_1_reg_968_pp0_iter25_reg;
wire   [5:0] add_ln19_2_fu_830_p2;
reg   [5:0] add_ln19_2_reg_992;
reg   [5:0] add_ln19_2_reg_992_pp0_iter10_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter11_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter12_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter13_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter14_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter15_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter16_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter17_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter18_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter19_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter20_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter21_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter22_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter23_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter24_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter25_reg;
reg   [5:0] add_ln19_2_reg_992_pp0_iter26_reg;
wire   [31:0] tmp_fu_852_p11;
reg   [31:0] tmp_reg_997;
wire   [31:0] grp_fu_580_p2;
reg   [31:0] conv7_i_reg_1002;
wire   [63:0] zext_ln19_3_fu_820_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln19_6_fu_875_p1;
reg   [4:0] c_fu_152;
wire   [4:0] add_ln15_1_fu_687_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_c_load;
reg   [4:0] r_fu_156;
reg   [4:0] ap_sig_allocacmp_r_load;
reg   [9:0] indvar_flatten_fu_160;
wire   [9:0] add_ln13_1_fu_609_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_predicate_pred1017_state28;
reg    ap_predicate_pred1023_state28;
reg    ap_predicate_pred1029_state28;
reg    ap_predicate_pred1035_state28;
reg    ap_predicate_pred1041_state28;
reg    ap_predicate_pred1047_state28;
reg    ap_predicate_pred1057_state28;
reg    ap_predicate_pred1062_state28;
reg    ap_predicate_pred1066_state28;
reg    ap_predicate_pred1070_state28;
reg    ap_predicate_pred1074_state28;
reg    ap_predicate_pred1078_state28;
reg    ap_predicate_pred1082_state28;
reg    ap_predicate_pred1088_state28;
reg    ap_predicate_pred1093_state28;
reg    ap_predicate_pred1097_state28;
reg    ap_predicate_pred1101_state28;
reg    ap_predicate_pred1105_state28;
reg    ap_predicate_pred1109_state28;
reg    ap_predicate_pred1113_state28;
reg    ap_predicate_pred1119_state28;
reg    ap_predicate_pred1124_state28;
reg    ap_predicate_pred1128_state28;
reg    ap_predicate_pred1132_state28;
reg    ap_predicate_pred1136_state28;
reg    ap_predicate_pred1140_state28;
reg    ap_predicate_pred1144_state28;
reg    ap_predicate_pred1150_state28;
wire   [0:0] icmp_ln15_fu_627_p2;
wire   [4:0] add_ln13_fu_621_p2;
wire   [3:0] grp_fu_649_p1;
wire   [4:0] mul_ln13_fu_659_p0;
wire   [6:0] mul_ln13_fu_659_p1;
wire   [10:0] mul_ln13_fu_659_p2;
wire   [3:0] grp_fu_681_p1;
wire   [4:0] mul_ln15_fu_716_p0;
wire   [6:0] mul_ln15_fu_716_p1;
wire   [10:0] mul_ln15_fu_716_p2;
wire   [4:0] grp_fu_649_p2;
wire   [2:0] trunc_ln19_fu_732_p1;
wire   [4:0] shl_ln19_fu_744_p2;
wire   [7:0] tmp_s_fu_736_p3;
wire   [7:0] zext_ln19_fu_750_p1;
wire   [7:0] sub_ln19_fu_754_p2;
wire   [7:0] zext_ln19_2_fu_760_p1;
wire   [4:0] add_ln15_fu_769_p2;
wire   [4:0] mul_ln19_fu_778_p0;
wire   [6:0] mul_ln19_fu_778_p1;
wire   [10:0] mul_ln19_fu_778_p2;
wire   [2:0] grp_fu_681_p2;
wire   [4:0] grp_fu_708_p2;
wire   [3:0] trunc_ln15_fu_798_p1;
wire   [5:0] tmp_544_fu_806_p3;
wire   [5:0] zext_ln19_1_fu_802_p1;
wire   [5:0] add_ln19_fu_814_p2;
wire   [5:0] zext_ln19_5_fu_827_p1;
wire   [31:0] tmp_fu_852_p2;
wire   [31:0] tmp_fu_852_p4;
wire   [31:0] tmp_fu_852_p6;
wire   [31:0] tmp_fu_852_p8;
wire   [31:0] tmp_fu_852_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [10:0] mul_ln13_fu_659_p00;
wire   [10:0] mul_ln15_fu_716_p00;
wire   [10:0] mul_ln19_fu_778_p00;
wire   [1:0] tmp_fu_852_p1;
wire   [1:0] tmp_fu_852_p3;
wire  signed [1:0] tmp_fu_852_p5;
wire  signed [1:0] tmp_fu_852_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 c_fu_152 = 5'd0;
#0 r_fu_156 = 5'd0;
#0 indvar_flatten_fu_160 = 10'd0;
#0 ap_done_reg = 1'b0;
end

cnn_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_997),
    .din1(32'd1132396544),
    .ce(1'b1),
    .dout(grp_fu_580_p2)
);

cnn_urem_5ns_4ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
urem_5ns_4ns_5_9_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln13_1_fu_641_p3),
    .din1(grp_fu_649_p1),
    .ce(1'b1),
    .dout(grp_fu_649_p2)
);

cnn_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U37(
    .din0(mul_ln13_fu_659_p0),
    .din1(mul_ln13_fu_659_p1),
    .dout(mul_ln13_fu_659_p2)
);

cnn_urem_5ns_4ns_3_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 3 ))
urem_5ns_4ns_3_9_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln13_fu_633_p3),
    .din1(grp_fu_681_p1),
    .ce(1'b1),
    .dout(grp_fu_681_p2)
);

cnn_urem_5ns_5ns_5_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
urem_5ns_5ns_5_9_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(empty_reg_948),
    .din1(5'd9),
    .ce(1'b1),
    .dout(grp_fu_708_p2)
);

cnn_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U40(
    .din0(mul_ln15_fu_716_p0),
    .din1(mul_ln15_fu_716_p1),
    .dout(mul_ln15_fu_716_p2)
);

cnn_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U41(
    .din0(mul_ln19_fu_778_p0),
    .din1(mul_ln19_fu_778_p1),
    .dout(mul_ln19_fu_778_p2)
);

cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U42(
    .din0(tmp_fu_852_p2),
    .din1(tmp_fu_852_p4),
    .din2(tmp_fu_852_p6),
    .din3(tmp_fu_852_p8),
    .def(tmp_fu_852_p9),
    .sel(trunc_ln_reg_943_pp0_iter9_reg),
    .dout(tmp_fu_852_p11)
);

cnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter26_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln13_fu_603_p2 == 1'd0))) begin
            c_fu_152 <= add_ln15_1_fu_687_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c_fu_152 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln13_fu_603_p2 == 1'd0))) begin
            indvar_flatten_fu_160 <= add_ln13_1_fu_609_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_160 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln13_fu_603_p2 == 1'd0))) begin
            r_fu_156 <= select_ln13_1_fu_641_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            r_fu_156 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln19_1_reg_958 <= add_ln19_1_fu_763_p2;
        add_ln19_2_reg_992 <= add_ln19_2_fu_830_p2;
        add_ln19_2_reg_992_pp0_iter10_reg <= add_ln19_2_reg_992;
        add_ln19_2_reg_992_pp0_iter11_reg <= add_ln19_2_reg_992_pp0_iter10_reg;
        add_ln19_2_reg_992_pp0_iter12_reg <= add_ln19_2_reg_992_pp0_iter11_reg;
        add_ln19_2_reg_992_pp0_iter13_reg <= add_ln19_2_reg_992_pp0_iter12_reg;
        add_ln19_2_reg_992_pp0_iter14_reg <= add_ln19_2_reg_992_pp0_iter13_reg;
        add_ln19_2_reg_992_pp0_iter15_reg <= add_ln19_2_reg_992_pp0_iter14_reg;
        add_ln19_2_reg_992_pp0_iter16_reg <= add_ln19_2_reg_992_pp0_iter15_reg;
        add_ln19_2_reg_992_pp0_iter17_reg <= add_ln19_2_reg_992_pp0_iter16_reg;
        add_ln19_2_reg_992_pp0_iter18_reg <= add_ln19_2_reg_992_pp0_iter17_reg;
        add_ln19_2_reg_992_pp0_iter19_reg <= add_ln19_2_reg_992_pp0_iter18_reg;
        add_ln19_2_reg_992_pp0_iter20_reg <= add_ln19_2_reg_992_pp0_iter19_reg;
        add_ln19_2_reg_992_pp0_iter21_reg <= add_ln19_2_reg_992_pp0_iter20_reg;
        add_ln19_2_reg_992_pp0_iter22_reg <= add_ln19_2_reg_992_pp0_iter21_reg;
        add_ln19_2_reg_992_pp0_iter23_reg <= add_ln19_2_reg_992_pp0_iter22_reg;
        add_ln19_2_reg_992_pp0_iter24_reg <= add_ln19_2_reg_992_pp0_iter23_reg;
        add_ln19_2_reg_992_pp0_iter25_reg <= add_ln19_2_reg_992_pp0_iter24_reg;
        add_ln19_2_reg_992_pp0_iter26_reg <= add_ln19_2_reg_992_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1017_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd2) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd2));
        ap_predicate_pred1023_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd1) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd2));
        ap_predicate_pred1029_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd0) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd2));
        ap_predicate_pred1035_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd3) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd2));
        ap_predicate_pred1041_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd5) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd2));
        ap_predicate_pred1047_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd4) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd2));
        ap_predicate_pred1057_state28 <= (((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd6) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd2)) | ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd7) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd2)));
        ap_predicate_pred1062_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd2) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd1));
        ap_predicate_pred1066_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd1) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd1));
        ap_predicate_pred1070_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd0) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd1));
        ap_predicate_pred1074_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd3) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd1));
        ap_predicate_pred1078_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd5) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd1));
        ap_predicate_pred1082_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd4) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd1));
        ap_predicate_pred1088_state28 <= (((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd6) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd1)) | ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd7) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd1)));
        ap_predicate_pred1093_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd2) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd0));
        ap_predicate_pred1097_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd1) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd0));
        ap_predicate_pred1101_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd0) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd0));
        ap_predicate_pred1105_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd3) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd0));
        ap_predicate_pred1109_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd5) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd0));
        ap_predicate_pred1113_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd4) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd0));
        ap_predicate_pred1119_state28 <= (((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd6) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd0)) | ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd7) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd0)));
        ap_predicate_pred1124_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd2) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd3));
        ap_predicate_pred1128_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd1) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd3));
        ap_predicate_pred1132_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd0) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd3));
        ap_predicate_pred1136_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd3) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd3));
        ap_predicate_pred1140_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd5) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd3));
        ap_predicate_pred1144_state28 <= ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd4) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd3));
        ap_predicate_pred1150_state28 <= (((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd6) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd3)) | ((trunc_ln19_1_reg_968_pp0_iter25_reg == 3'd7) & (trunc_ln2_reg_954_pp0_iter25_reg == 2'd3)));
        conv7_i_reg_1002 <= grp_fu_580_p2;
        select_ln13_reg_931_pp0_iter2_reg <= select_ln13_reg_931_pp0_iter1_reg;
        select_ln13_reg_931_pp0_iter3_reg <= select_ln13_reg_931_pp0_iter2_reg;
        select_ln13_reg_931_pp0_iter4_reg <= select_ln13_reg_931_pp0_iter3_reg;
        select_ln13_reg_931_pp0_iter5_reg <= select_ln13_reg_931_pp0_iter4_reg;
        select_ln13_reg_931_pp0_iter6_reg <= select_ln13_reg_931_pp0_iter5_reg;
        select_ln13_reg_931_pp0_iter7_reg <= select_ln13_reg_931_pp0_iter6_reg;
        tmp_550_reg_963 <= {{mul_ln19_fu_778_p2[10:8]}};
        tmp_reg_997 <= tmp_fu_852_p11;
        trunc_ln19_1_reg_968 <= trunc_ln19_1_fu_794_p1;
        trunc_ln19_1_reg_968_pp0_iter10_reg <= trunc_ln19_1_reg_968_pp0_iter9_reg;
        trunc_ln19_1_reg_968_pp0_iter11_reg <= trunc_ln19_1_reg_968_pp0_iter10_reg;
        trunc_ln19_1_reg_968_pp0_iter12_reg <= trunc_ln19_1_reg_968_pp0_iter11_reg;
        trunc_ln19_1_reg_968_pp0_iter13_reg <= trunc_ln19_1_reg_968_pp0_iter12_reg;
        trunc_ln19_1_reg_968_pp0_iter14_reg <= trunc_ln19_1_reg_968_pp0_iter13_reg;
        trunc_ln19_1_reg_968_pp0_iter15_reg <= trunc_ln19_1_reg_968_pp0_iter14_reg;
        trunc_ln19_1_reg_968_pp0_iter16_reg <= trunc_ln19_1_reg_968_pp0_iter15_reg;
        trunc_ln19_1_reg_968_pp0_iter17_reg <= trunc_ln19_1_reg_968_pp0_iter16_reg;
        trunc_ln19_1_reg_968_pp0_iter18_reg <= trunc_ln19_1_reg_968_pp0_iter17_reg;
        trunc_ln19_1_reg_968_pp0_iter19_reg <= trunc_ln19_1_reg_968_pp0_iter18_reg;
        trunc_ln19_1_reg_968_pp0_iter20_reg <= trunc_ln19_1_reg_968_pp0_iter19_reg;
        trunc_ln19_1_reg_968_pp0_iter21_reg <= trunc_ln19_1_reg_968_pp0_iter20_reg;
        trunc_ln19_1_reg_968_pp0_iter22_reg <= trunc_ln19_1_reg_968_pp0_iter21_reg;
        trunc_ln19_1_reg_968_pp0_iter23_reg <= trunc_ln19_1_reg_968_pp0_iter22_reg;
        trunc_ln19_1_reg_968_pp0_iter24_reg <= trunc_ln19_1_reg_968_pp0_iter23_reg;
        trunc_ln19_1_reg_968_pp0_iter25_reg <= trunc_ln19_1_reg_968_pp0_iter24_reg;
        trunc_ln19_1_reg_968_pp0_iter9_reg <= trunc_ln19_1_reg_968;
        trunc_ln2_reg_954_pp0_iter10_reg <= trunc_ln2_reg_954_pp0_iter9_reg;
        trunc_ln2_reg_954_pp0_iter11_reg <= trunc_ln2_reg_954_pp0_iter10_reg;
        trunc_ln2_reg_954_pp0_iter12_reg <= trunc_ln2_reg_954_pp0_iter11_reg;
        trunc_ln2_reg_954_pp0_iter13_reg <= trunc_ln2_reg_954_pp0_iter12_reg;
        trunc_ln2_reg_954_pp0_iter14_reg <= trunc_ln2_reg_954_pp0_iter13_reg;
        trunc_ln2_reg_954_pp0_iter15_reg <= trunc_ln2_reg_954_pp0_iter14_reg;
        trunc_ln2_reg_954_pp0_iter16_reg <= trunc_ln2_reg_954_pp0_iter15_reg;
        trunc_ln2_reg_954_pp0_iter17_reg <= trunc_ln2_reg_954_pp0_iter16_reg;
        trunc_ln2_reg_954_pp0_iter18_reg <= trunc_ln2_reg_954_pp0_iter17_reg;
        trunc_ln2_reg_954_pp0_iter19_reg <= trunc_ln2_reg_954_pp0_iter18_reg;
        trunc_ln2_reg_954_pp0_iter20_reg <= trunc_ln2_reg_954_pp0_iter19_reg;
        trunc_ln2_reg_954_pp0_iter21_reg <= trunc_ln2_reg_954_pp0_iter20_reg;
        trunc_ln2_reg_954_pp0_iter22_reg <= trunc_ln2_reg_954_pp0_iter21_reg;
        trunc_ln2_reg_954_pp0_iter23_reg <= trunc_ln2_reg_954_pp0_iter22_reg;
        trunc_ln2_reg_954_pp0_iter24_reg <= trunc_ln2_reg_954_pp0_iter23_reg;
        trunc_ln2_reg_954_pp0_iter25_reg <= trunc_ln2_reg_954_pp0_iter24_reg;
        trunc_ln2_reg_954_pp0_iter2_reg <= trunc_ln2_reg_954;
        trunc_ln2_reg_954_pp0_iter3_reg <= trunc_ln2_reg_954_pp0_iter2_reg;
        trunc_ln2_reg_954_pp0_iter4_reg <= trunc_ln2_reg_954_pp0_iter3_reg;
        trunc_ln2_reg_954_pp0_iter5_reg <= trunc_ln2_reg_954_pp0_iter4_reg;
        trunc_ln2_reg_954_pp0_iter6_reg <= trunc_ln2_reg_954_pp0_iter5_reg;
        trunc_ln2_reg_954_pp0_iter7_reg <= trunc_ln2_reg_954_pp0_iter6_reg;
        trunc_ln2_reg_954_pp0_iter8_reg <= trunc_ln2_reg_954_pp0_iter7_reg;
        trunc_ln2_reg_954_pp0_iter9_reg <= trunc_ln2_reg_954_pp0_iter8_reg;
        trunc_ln_reg_943_pp0_iter2_reg <= trunc_ln_reg_943_pp0_iter1_reg;
        trunc_ln_reg_943_pp0_iter3_reg <= trunc_ln_reg_943_pp0_iter2_reg;
        trunc_ln_reg_943_pp0_iter4_reg <= trunc_ln_reg_943_pp0_iter3_reg;
        trunc_ln_reg_943_pp0_iter5_reg <= trunc_ln_reg_943_pp0_iter4_reg;
        trunc_ln_reg_943_pp0_iter6_reg <= trunc_ln_reg_943_pp0_iter5_reg;
        trunc_ln_reg_943_pp0_iter7_reg <= trunc_ln_reg_943_pp0_iter6_reg;
        trunc_ln_reg_943_pp0_iter8_reg <= trunc_ln_reg_943_pp0_iter7_reg;
        trunc_ln_reg_943_pp0_iter9_reg <= trunc_ln_reg_943_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_reg_948 <= empty_fu_675_p2;
        select_ln13_reg_931 <= select_ln13_fu_633_p3;
        select_ln13_reg_931_pp0_iter1_reg <= select_ln13_reg_931;
        trunc_ln2_reg_954 <= {{mul_ln15_fu_716_p2[10:9]}};
        trunc_ln_reg_943 <= {{mul_ln13_fu_659_p2[9:8]}};
        trunc_ln_reg_943_pp0_iter1_reg <= trunc_ln_reg_943;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln13_fu_603_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter26_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_c_load = 5'd0;
    end else begin
        ap_sig_allocacmp_c_load = c_fu_152;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_160;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_r_load = 5'd0;
    end else begin
        ap_sig_allocacmp_r_load = r_fu_156;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_in_0_ce0 = 1'b1;
    end else begin
        img_in_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_in_1_ce0 = 1'b1;
    end else begin
        img_in_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_in_2_ce0 = 1'b1;
    end else begin
        img_in_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img_in_3_ce0 = 1'b1;
    end else begin
        img_in_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_10_ce0 = 1'b1;
    end else begin
        pad_img0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1070_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_10_we0 = 1'b1;
    end else begin
        pad_img0_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_11_ce0 = 1'b1;
    end else begin
        pad_img0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1066_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_11_we0 = 1'b1;
    end else begin
        pad_img0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_12_ce0 = 1'b1;
    end else begin
        pad_img0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1062_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_12_we0 = 1'b1;
    end else begin
        pad_img0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_13_ce0 = 1'b1;
    end else begin
        pad_img0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1074_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_13_we0 = 1'b1;
    end else begin
        pad_img0_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_14_ce0 = 1'b1;
    end else begin
        pad_img0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1047_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_14_we0 = 1'b1;
    end else begin
        pad_img0_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_15_ce0 = 1'b1;
    end else begin
        pad_img0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1041_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_15_we0 = 1'b1;
    end else begin
        pad_img0_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_16_ce0 = 1'b1;
    end else begin
        pad_img0_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1057_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_16_we0 = 1'b1;
    end else begin
        pad_img0_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_17_ce0 = 1'b1;
    end else begin
        pad_img0_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1029_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_17_we0 = 1'b1;
    end else begin
        pad_img0_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_18_ce0 = 1'b1;
    end else begin
        pad_img0_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1023_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_18_we0 = 1'b1;
    end else begin
        pad_img0_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_19_ce0 = 1'b1;
    end else begin
        pad_img0_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1017_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_19_we0 = 1'b1;
    end else begin
        pad_img0_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_1_ce0 = 1'b1;
    end else begin
        pad_img0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1109_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_1_we0 = 1'b1;
    end else begin
        pad_img0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_20_ce0 = 1'b1;
    end else begin
        pad_img0_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1035_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_20_we0 = 1'b1;
    end else begin
        pad_img0_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_21_ce0 = 1'b1;
    end else begin
        pad_img0_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1144_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_21_we0 = 1'b1;
    end else begin
        pad_img0_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_22_ce0 = 1'b1;
    end else begin
        pad_img0_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1140_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_22_we0 = 1'b1;
    end else begin
        pad_img0_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_23_ce0 = 1'b1;
    end else begin
        pad_img0_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1150_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_23_we0 = 1'b1;
    end else begin
        pad_img0_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_24_ce0 = 1'b1;
    end else begin
        pad_img0_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1132_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_24_we0 = 1'b1;
    end else begin
        pad_img0_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_25_ce0 = 1'b1;
    end else begin
        pad_img0_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1128_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_25_we0 = 1'b1;
    end else begin
        pad_img0_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_26_ce0 = 1'b1;
    end else begin
        pad_img0_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1124_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_26_we0 = 1'b1;
    end else begin
        pad_img0_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_27_ce0 = 1'b1;
    end else begin
        pad_img0_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1136_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_27_we0 = 1'b1;
    end else begin
        pad_img0_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_2_ce0 = 1'b1;
    end else begin
        pad_img0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1119_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_2_we0 = 1'b1;
    end else begin
        pad_img0_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_3_ce0 = 1'b1;
    end else begin
        pad_img0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1101_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_3_we0 = 1'b1;
    end else begin
        pad_img0_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_4_ce0 = 1'b1;
    end else begin
        pad_img0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1097_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_4_we0 = 1'b1;
    end else begin
        pad_img0_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_5_ce0 = 1'b1;
    end else begin
        pad_img0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1093_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_5_we0 = 1'b1;
    end else begin
        pad_img0_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_6_ce0 = 1'b1;
    end else begin
        pad_img0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1105_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_6_we0 = 1'b1;
    end else begin
        pad_img0_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_7_ce0 = 1'b1;
    end else begin
        pad_img0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1082_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_7_we0 = 1'b1;
    end else begin
        pad_img0_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_8_ce0 = 1'b1;
    end else begin
        pad_img0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1078_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_8_we0 = 1'b1;
    end else begin
        pad_img0_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_9_ce0 = 1'b1;
    end else begin
        pad_img0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_pred1088_state28 == 1'b1) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_9_we0 = 1'b1;
    end else begin
        pad_img0_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_ce0 = 1'b1;
    end else begin
        pad_img0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_pred1113_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        pad_img0_we0 = 1'b1;
    end else begin
        pad_img0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_1_fu_609_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln13_fu_621_p2 = (ap_sig_allocacmp_r_load + 5'd1);

assign add_ln15_1_fu_687_p2 = (select_ln13_fu_633_p3 + 5'd1);

assign add_ln15_fu_769_p2 = (select_ln13_reg_931_pp0_iter7_reg + 5'd3);

assign add_ln19_1_fu_763_p2 = (sub_ln19_fu_754_p2 + zext_ln19_2_fu_760_p1);

assign add_ln19_2_fu_830_p2 = (add_ln19_fu_814_p2 + zext_ln19_5_fu_827_p1);

assign add_ln19_fu_814_p2 = (tmp_544_fu_806_p3 + zext_ln19_1_fu_802_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_fu_675_p2 = (select_ln13_1_fu_641_p3 + 5'd3);

assign grp_fu_649_p1 = 5'd7;

assign grp_fu_681_p1 = 5'd7;

assign icmp_ln13_fu_603_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_627_p2 = ((ap_sig_allocacmp_c_load == 5'd28) ? 1'b1 : 1'b0);

assign img_in_0_address0 = zext_ln19_3_fu_820_p1;

assign img_in_1_address0 = zext_ln19_3_fu_820_p1;

assign img_in_2_address0 = zext_ln19_3_fu_820_p1;

assign img_in_3_address0 = zext_ln19_3_fu_820_p1;

assign mul_ln13_fu_659_p0 = mul_ln13_fu_659_p00;

assign mul_ln13_fu_659_p00 = select_ln13_1_fu_641_p3;

assign mul_ln13_fu_659_p1 = 11'd37;

assign mul_ln15_fu_716_p0 = mul_ln15_fu_716_p00;

assign mul_ln15_fu_716_p00 = empty_reg_948;

assign mul_ln15_fu_716_p1 = 11'd57;

assign mul_ln19_fu_778_p0 = mul_ln19_fu_778_p00;

assign mul_ln19_fu_778_p00 = add_ln15_fu_769_p2;

assign mul_ln19_fu_778_p1 = 11'd37;

assign pad_img0_10_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_10_d0 = conv7_i_reg_1002;

assign pad_img0_11_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_11_d0 = conv7_i_reg_1002;

assign pad_img0_12_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_12_d0 = conv7_i_reg_1002;

assign pad_img0_13_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_13_d0 = conv7_i_reg_1002;

assign pad_img0_14_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_14_d0 = conv7_i_reg_1002;

assign pad_img0_15_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_15_d0 = conv7_i_reg_1002;

assign pad_img0_16_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_16_d0 = conv7_i_reg_1002;

assign pad_img0_17_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_17_d0 = conv7_i_reg_1002;

assign pad_img0_18_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_18_d0 = conv7_i_reg_1002;

assign pad_img0_19_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_19_d0 = conv7_i_reg_1002;

assign pad_img0_1_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_1_d0 = conv7_i_reg_1002;

assign pad_img0_20_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_20_d0 = conv7_i_reg_1002;

assign pad_img0_21_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_21_d0 = conv7_i_reg_1002;

assign pad_img0_22_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_22_d0 = conv7_i_reg_1002;

assign pad_img0_23_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_23_d0 = conv7_i_reg_1002;

assign pad_img0_24_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_24_d0 = conv7_i_reg_1002;

assign pad_img0_25_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_25_d0 = conv7_i_reg_1002;

assign pad_img0_26_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_26_d0 = conv7_i_reg_1002;

assign pad_img0_27_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_27_d0 = conv7_i_reg_1002;

assign pad_img0_2_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_2_d0 = conv7_i_reg_1002;

assign pad_img0_3_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_3_d0 = conv7_i_reg_1002;

assign pad_img0_4_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_4_d0 = conv7_i_reg_1002;

assign pad_img0_5_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_5_d0 = conv7_i_reg_1002;

assign pad_img0_6_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_6_d0 = conv7_i_reg_1002;

assign pad_img0_7_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_7_d0 = conv7_i_reg_1002;

assign pad_img0_8_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_8_d0 = conv7_i_reg_1002;

assign pad_img0_9_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_9_d0 = conv7_i_reg_1002;

assign pad_img0_address0 = zext_ln19_6_fu_875_p1;

assign pad_img0_d0 = conv7_i_reg_1002;

assign select_ln13_1_fu_641_p3 = ((icmp_ln15_fu_627_p2[0:0] == 1'b1) ? add_ln13_fu_621_p2 : ap_sig_allocacmp_r_load);

assign select_ln13_fu_633_p3 = ((icmp_ln15_fu_627_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_c_load);

assign shl_ln19_fu_744_p2 = grp_fu_649_p2 << 5'd2;

assign sub_ln19_fu_754_p2 = (tmp_s_fu_736_p3 - zext_ln19_fu_750_p1);

assign tmp_544_fu_806_p3 = {{trunc_ln15_fu_798_p1}, {2'd0}};

assign tmp_fu_852_p2 = img_in_0_q0;

assign tmp_fu_852_p4 = img_in_1_q0;

assign tmp_fu_852_p6 = img_in_2_q0;

assign tmp_fu_852_p8 = img_in_3_q0;

assign tmp_fu_852_p9 = 'bx;

assign tmp_s_fu_736_p3 = {{trunc_ln19_fu_732_p1}, {5'd0}};

assign trunc_ln15_fu_798_p1 = grp_fu_708_p2[3:0];

assign trunc_ln19_1_fu_794_p1 = grp_fu_681_p2[2:0];

assign trunc_ln19_fu_732_p1 = grp_fu_649_p2[2:0];

assign zext_ln19_1_fu_802_p1 = grp_fu_708_p2;

assign zext_ln19_2_fu_760_p1 = select_ln13_reg_931_pp0_iter7_reg;

assign zext_ln19_3_fu_820_p1 = add_ln19_1_reg_958;

assign zext_ln19_5_fu_827_p1 = tmp_550_reg_963;

assign zext_ln19_6_fu_875_p1 = add_ln19_2_reg_992_pp0_iter26_reg;

assign zext_ln19_fu_750_p1 = shl_ln19_fu_744_p2;

endmodule //cnn_cnn_Pipeline_pad_for_rows_pad_for_cols
