Alfred V. Aho , John E. Hopcroft, The Design and Analysis of Computer Algorithms, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1974
ALON, N., AND CHUNG, F. R.K. Explicit constructions of linear-sized fault-tolerant networks. Typescript, Massachusetts Institute of Technology, Cambridge, Mass., 1985.
BHATT, S. N., CHUNG, F. R. K., LEIGHTON, F. T., AND ROSENBERG, A.L. Optimal simulations of tree machines. In Proceedings of the 27th IEEE Symposium on Foundations of Computer Science. IEEE, New York, 1986, pp. 274-282.
CHUNG, F. R. K., LEIGHTON, F. T., AND ROSENBERG, A.L. DIOGENESmA methodology for designing fault-tolerant processor arrays. In Proceedings of the 13th International Conference on Fault-Tolerant Computing. IEEE, New York, 1983, pp. 26-32.
Fan R. K. Chung , Frank Thomson Leighton , Arnold L. Rosenberg, Embedding graphs in books: a layout problem with applications to VLSI design, SIAM Journal on Algebraic and Discrete Methods, v.8 n.1, p.33-58, January 2, 1987[doi>10.1137/0608002]
GAREY, M. R., AND JOHNSON, D.S. Computers and Intractability. Freeman, San Francisco, Calif., 1979.
David S. Greenberg , Lenwood S. Heath , Arnold L. Rosenberg, Optimal Embeddings of the FFT Graph in the Hypercube, University of Massachusetts, Amherst, MA, 1988
Jonathan W. Greene , Abbas El Gamal, Configuration of VLSI Arrays in the Presence of Defects, Journal of the ACM (JACM), v.31 n.4, p.694-717, Oct. 1984[doi>10.1145/1634.2377]
HASTAD, J., LEIGHTON, F. T., AND NEWMAN, M. Reconfiguring a hypercube in the presence of faults. Typescript, Massachusetts Institute of Technology, Cambridge, Mass., 1986.
Lenwood S. Heath , Arnold L. Rosenberg , Bruce T. Smith, The Diogenes Design Methodolog: From Embedding to Layout, University of Massachusetts, Amherst, MA, 1987
S.-Y. Lee , J. K. Aggarwal, A mapping strategy for parallel processing, IEEE Transactions on Computers, v.36 n.4, p.433-442, April 1987[doi>10.1109/TC.1987.1676925]
LEIGHTON, F. T., AND LEISERSON, C.E. Wafer-scale integration of systolic arrays. IEEE Trans. Comput. C-34 (1985), 448-461.
ROSENaERG, A.L. The Diogenes approach to testable fault-tolerant arrays of processors. IEEE Trans. Comput. C-32 (1983), 902-910.
ROSENBERG, A.L. On designing fault-tolerant VLSI processor arrays. In Advances in Computing Research, vol. 2. F. P. Preparata, Ed. JAI Press, Greenwich, Conn., 1984, pp. 181-204.
Robert E. Tarjan , Jan van Leeuwen, Worst-case Analysis of Set Union Algorithms, Journal of the ACM (JACM), v.31 n.2, p.245-281, April 1984[doi>10.1145/62.2160]
