0.6
2018.3
Dec  7 2018
00:33:28
D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/imports/new/Bram.v,1572395968,verilog,,D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/imports/new/Sprites.v,,Bram,,,,,,,,
D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/imports/new/Sprites.v,1572400880,verilog,,D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/imports/new/Top.v,,Sprites,,,,,,,,
D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/imports/new/Top.v,1574105411,verilog,,D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/imports/new/VGA_Controller.v,,Top,,,,,,,,
D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/imports/new/VGA_Controller.v,1571846301,verilog,,D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/new/Top_tb.v,,VGA_Controller,,,,,,,,
D:/1. Fall 2019/Project Lab IV/VIvado Files/MainProject_V4/MainProject_V4.srcs/sources_1/new/Top_tb.v,1574106064,verilog,,,,Top_tb,,,,,,,,
