TimeQuest Timing Analyzer report for nios2_camera_sdram_lcd
Sat May 22 19:58:10 2021
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'cmos_pclk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'cmos_pclk'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Recovery: 'cmos_pclk'
 19. Slow 1200mV 85C Model Recovery: 'clk'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'clk'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'cmos_pclk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 67. Slow 1200mV 0C Model Fmax Summary
 68. Slow 1200mV 0C Model Setup Summary
 69. Slow 1200mV 0C Model Hold Summary
 70. Slow 1200mV 0C Model Recovery Summary
 71. Slow 1200mV 0C Model Removal Summary
 72. Slow 1200mV 0C Model Minimum Pulse Width Summary
 73. Slow 1200mV 0C Model Setup: 'cmos_pclk'
 74. Slow 1200mV 0C Model Setup: 'clk'
 75. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 76. Slow 1200mV 0C Model Hold: 'clk'
 77. Slow 1200mV 0C Model Hold: 'cmos_pclk'
 78. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 79. Slow 1200mV 0C Model Recovery: 'cmos_pclk'
 80. Slow 1200mV 0C Model Recovery: 'clk'
 81. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 82. Slow 1200mV 0C Model Removal: 'clk'
 83. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Slow 1200mV 0C Model Removal: 'cmos_pclk'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Output Enable Times
 93. Minimum Output Enable Times
 94. Output Disable Times
 95. Minimum Output Disable Times
 96. MTBF Summary
 97. Synchronizer Summary
 98. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
128. Fast 1200mV 0C Model Setup Summary
129. Fast 1200mV 0C Model Hold Summary
130. Fast 1200mV 0C Model Recovery Summary
131. Fast 1200mV 0C Model Removal Summary
132. Fast 1200mV 0C Model Minimum Pulse Width Summary
133. Fast 1200mV 0C Model Setup: 'clk'
134. Fast 1200mV 0C Model Setup: 'cmos_pclk'
135. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
136. Fast 1200mV 0C Model Hold: 'clk'
137. Fast 1200mV 0C Model Hold: 'cmos_pclk'
138. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
139. Fast 1200mV 0C Model Recovery: 'cmos_pclk'
140. Fast 1200mV 0C Model Recovery: 'clk'
141. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
142. Fast 1200mV 0C Model Removal: 'clk'
143. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
144. Fast 1200mV 0C Model Removal: 'cmos_pclk'
145. Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'
146. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
148. Setup Times
149. Hold Times
150. Clock to Output Times
151. Minimum Clock to Output Times
152. Output Enable Times
153. Minimum Output Enable Times
154. Output Disable Times
155. Minimum Output Disable Times
156. MTBF Summary
157. Synchronizer Summary
158. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
188. Multicorner Timing Analysis Summary
189. Setup Times
190. Hold Times
191. Clock to Output Times
192. Minimum Clock to Output Times
193. Board Trace Model Assignments
194. Input Transition Times
195. Signal Integrity Metrics (Slow 1200mv 0c Model)
196. Signal Integrity Metrics (Slow 1200mv 85c Model)
197. Signal Integrity Metrics (Fast 1200mv 0c Model)
198. Setup Transfers
199. Hold Transfers
200. Recovery Transfers
201. Removal Transfers
202. Report TCCS
203. Report RSKM
204. Unconstrained Paths
205. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; nios2_camera_sdram_lcd                            ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  42.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                              ;
+----------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                          ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------+--------+--------------------------+
; nios2_camera_sdram_lcd.sdc                                                             ; OK     ; Sat May 22 19:58:04 2021 ;
; ../prj_qsys/nios2_camera_sdram_lcd/synthesis/submodules/nios2_camera_sdram_lcd_cpu.sdc ; OK     ; Sat May 22 19:58:04 2021 ;
; ../prj_qsys/nios2_camera_sdram_lcd/synthesis/submodules/altera_reset_controller.sdc    ; OK     ; Sat May 22 19:58:04 2021 ;
+----------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                 ;
; cmos_pclk           ; Base ; 17.857  ; 56.0 MHz  ; 0.000 ; 8.928  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cmos_pclk }           ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 50.54 MHz  ; 50.54 MHz       ; clk                 ;      ;
; 58.04 MHz  ; 58.04 MHz       ; cmos_pclk           ;      ;
; 111.51 MHz ; 111.51 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 0.107  ; 0.000         ;
; cmos_pclk           ; 0.314  ; 0.000         ;
; altera_reserved_tck ; 45.516 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.430 ; 0.000         ;
; cmos_pclk           ; 0.432 ; 0.000         ;
; altera_reserved_tck ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cmos_pclk           ; 6.539  ; 0.000         ;
; clk                 ; 6.968  ; 0.000         ;
; altera_reserved_tck ; 45.599 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.773 ; 0.000         ;
; altera_reserved_tck ; 1.087 ; 0.000         ;
; cmos_pclk           ; 1.537 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; cmos_pclk           ; 8.350  ; 0.000              ;
; clk                 ; 9.502  ; 0.000              ;
; altera_reserved_tck ; 49.652 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.107 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.112     ; 4.802      ;
; 0.107 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 4.802      ;
; 0.206 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.109     ; 4.706      ;
; 0.206 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.109     ; 4.706      ;
; 0.330 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.106     ; 4.585      ;
; 0.429 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.103     ; 4.489      ;
; 0.529 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 4.380      ;
; 0.541 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.112     ; 4.368      ;
; 0.541 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 4.368      ;
; 0.628 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.109     ; 4.284      ;
; 0.764 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.106     ; 4.151      ;
; 0.897 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.112     ; 4.012      ;
; 0.897 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 4.012      ;
; 0.963 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 3.946      ;
; 0.971 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.675     ; 4.375      ;
; 1.070 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.672     ; 4.279      ;
; 1.120 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.106     ; 3.795      ;
; 1.256 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.112     ; 3.653      ;
; 1.256 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 3.653      ;
; 1.319 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 3.590      ;
; 1.338 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.112     ; 3.571      ;
; 1.338 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 3.571      ;
; 1.385 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.675     ; 3.961      ;
; 1.461 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.208      ; 9.815      ;
; 1.465 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.185      ; 9.788      ;
; 1.478 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.106     ; 3.437      ;
; 1.514 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.184      ; 9.738      ;
; 1.561 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.106     ; 3.354      ;
; 1.585 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0             ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.466     ; 2.970      ;
; 1.585 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.466     ; 2.970      ;
; 1.623 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.183      ; 9.628      ;
; 1.629 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.200      ; 9.639      ;
; 1.669 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; 0.784      ; 9.136      ;
; 1.673 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.184      ; 9.579      ;
; 1.678 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 3.231      ;
; 1.697 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.207      ; 9.578      ;
; 1.718 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; 0.783      ; 9.086      ;
; 1.731 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.209      ; 9.546      ;
; 1.752 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.112     ; 3.157      ;
; 1.752 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 3.157      ;
; 1.760 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 3.149      ;
; 1.761 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.675     ; 3.585      ;
; 1.773 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.200      ; 9.495      ;
; 1.805 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.184      ; 9.447      ;
; 1.812 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.200      ; 9.456      ;
; 1.823 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.112     ; 3.086      ;
; 1.823 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.112     ; 3.086      ;
; 1.832 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.460     ; 2.729      ;
; 1.838 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.184      ; 9.414      ;
; 1.844 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.201      ; 9.425      ;
; 1.845 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.200      ; 9.423      ;
; 1.860 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                  ; clk          ; clk         ; 10.000       ; 0.784      ; 8.945      ;
; 1.894 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.206      ; 9.380      ;
; 1.901 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|isp_gamma_lut_y:lut_y|altsyncram:Ram0_rtl_0|altsyncram_3991:auto_generated|ram_block1a0~porta_address_reg0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.784      ; 8.951      ;
; 1.904 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_b[4]                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[4]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -5.097     ; 3.020      ;
; 1.909 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                  ; clk          ; clk         ; 10.000       ; 0.783      ; 8.895      ;
; 1.912 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_g[4]                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[4]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -5.097     ; 3.012      ;
; 1.915 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.209      ; 9.362      ;
; 1.934 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.204      ; 9.338      ;
; 1.935 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.185      ; 9.318      ;
; 1.945 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.184      ; 9.307      ;
; 1.957 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.207      ; 9.318      ;
; 1.958 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.185      ; 9.295      ;
; 1.960 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.185      ; 9.293      ;
; 1.966 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.201      ; 9.303      ;
; 1.975 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.106     ; 2.940      ;
; 2.007 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.466     ; 2.548      ;
; 2.010 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.210      ; 9.268      ;
; 2.037 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.183      ; 9.214      ;
; 2.042 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|prev_vsync                                                                                                                                                               ; clk          ; clk         ; 10.000       ; -4.675     ; 3.304      ;
; 2.044 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.106     ; 2.871      ;
; 2.046 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.184      ; 9.206      ;
; 2.056 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.675     ; 3.290      ;
; 2.057 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.201      ; 9.212      ;
; 2.060 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_r[2]                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[2]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -5.114     ; 2.847      ;
; 2.060 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[0]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[0]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -5.116     ; 2.845      ;
; 2.061 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.200      ; 9.207      ;
; 2.069 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|pix_sum[0]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[0]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -5.116     ; 2.836      ;
; 2.086 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_r[7]                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[7]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -5.130     ; 2.805      ;
; 2.087 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.184      ; 9.165      ;
; 2.095 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                   ; clk          ; clk         ; 10.000       ; 0.784      ; 8.710      ;
; 2.095 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                   ; clk          ; clk         ; 10.000       ; 0.784      ; 8.710      ;
; 2.095 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.183      ; 9.156      ;
; 2.110 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_b[0]                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[0]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -5.113     ; 2.798      ;
; 2.116 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.208      ; 9.160      ;
; 2.119 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[2]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.201      ; 9.150      ;
; 2.124 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_b[1]                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[1]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -5.112     ; 2.785      ;
; 2.128 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|int_frame_done                                                                                                                                                          ; clk          ; clk         ; 10.000       ; -5.135     ; 2.758      ;
; 2.131 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; 0.807      ; 8.697      ;
; 2.141 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|prev_vsync                                                                                                                                                               ; clk          ; clk         ; 10.000       ; -4.672     ; 3.208      ;
; 2.144 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                   ; clk          ; clk         ; 10.000       ; 0.783      ; 8.660      ;
; 2.144 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                   ; clk          ; clk         ; 10.000       ; 0.783      ; 8.660      ;
; 2.146 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.182      ; 9.104      ;
; 2.154 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                      ; clk          ; clk         ; 10.000       ; 0.783      ; 8.650      ;
; 2.154 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                   ; clk          ; clk         ; 10.000       ; 0.783      ; 8.650      ;
; 2.154 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                               ; clk          ; clk         ; 10.000       ; 0.783      ; 8.650      ;
; 2.154 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                               ; clk          ; clk         ; 10.000       ; 0.783      ; 8.650      ;
; 2.154 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                               ; clk          ; clk         ; 10.000       ; 0.783      ; 8.650      ;
; 2.154 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                               ; clk          ; clk         ; 10.000       ; 0.783      ; 8.650      ;
; 2.154 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                               ; clk          ; clk         ; 10.000       ; 0.783      ; 8.650      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.314 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.133      ; 9.815      ;
; 0.318 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 9.788      ;
; 0.367 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 9.738      ;
; 0.476 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.108      ; 9.628      ;
; 0.482 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 9.639      ;
; 0.522 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.709      ; 9.136      ;
; 0.526 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 9.579      ;
; 0.550 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.132      ; 9.578      ;
; 0.571 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 9.086      ;
; 0.584 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.134      ; 9.546      ;
; 0.626 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 9.495      ;
; 0.658 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 9.447      ;
; 0.665 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 9.456      ;
; 0.691 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 9.414      ;
; 0.697 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.126      ; 9.425      ;
; 0.698 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 9.423      ;
; 0.713 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.709      ; 8.945      ;
; 0.747 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.131      ; 9.380      ;
; 0.754 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|isp_gamma_lut_y:lut_y|altsyncram:Ram0_rtl_0|altsyncram_3991:auto_generated|ram_block1a0~porta_address_reg0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.709      ; 8.951      ;
; 0.762 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.895      ;
; 0.768 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.134      ; 9.362      ;
; 0.787 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.129      ; 9.338      ;
; 0.788 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 9.318      ;
; 0.798 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 9.307      ;
; 0.810 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.132      ; 9.318      ;
; 0.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 9.295      ;
; 0.813 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 9.293      ;
; 0.819 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.126      ; 9.303      ;
; 0.863 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.135      ; 9.268      ;
; 0.890 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.108      ; 9.214      ;
; 0.899 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 9.206      ;
; 0.910 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.126      ; 9.212      ;
; 0.914 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 9.207      ;
; 0.940 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 9.165      ;
; 0.948 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.709      ; 8.710      ;
; 0.948 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.709      ; 8.710      ;
; 0.948 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.108      ; 9.156      ;
; 0.969 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.133      ; 9.160      ;
; 0.972 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[2]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.126      ; 9.150      ;
; 0.984 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.732      ; 8.697      ;
; 0.997 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.660      ;
; 0.997 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.660      ;
; 0.999 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.107      ; 9.104      ;
; 1.007 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.650      ;
; 1.007 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.650      ;
; 1.007 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.650      ;
; 1.007 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.650      ;
; 1.007 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.650      ;
; 1.007 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.650      ;
; 1.007 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.650      ;
; 1.007 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.650      ;
; 1.016 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.135      ; 9.115      ;
; 1.017 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.709      ; 8.641      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.130      ; 9.070      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.600      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.600      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.600      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.600      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.600      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.600      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.600      ;
; 1.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.600      ;
; 1.062 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.126      ; 9.060      ;
; 1.066 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.591      ;
; 1.099 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[7]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.128      ; 9.025      ;
; 1.104 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[3]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.142      ; 9.034      ;
; 1.113 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.106      ; 8.989      ;
; 1.153 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.105      ; 8.948      ;
; 1.154 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.132      ; 8.974      ;
; 1.175 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.732      ; 8.506      ;
; 1.180 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.477      ;
; 1.185 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.126      ; 8.937      ;
; 1.190 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.467      ;
; 1.197 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[2]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.143      ; 8.942      ;
; 1.199 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.458      ;
; 1.202 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.709      ; 8.456      ;
; 1.239 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.417      ;
; 1.248 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.108      ; 8.856      ;
; 1.248 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.408      ;
; 1.249 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.106      ; 8.853      ;
; 1.251 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.406      ;
; 1.258 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.107      ; 8.845      ;
; 1.258 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[2]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 8.848      ;
; 1.260 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[7]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.128      ; 8.864      ;
; 1.260 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[2]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.106      ; 8.842      ;
; 1.267 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.102      ; 8.831      ;
; 1.267 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.102      ; 8.831      ;
; 1.296 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.361      ;
; 1.305 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[3]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.108      ; 8.799      ;
; 1.309 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.133      ; 8.820      ;
; 1.315 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[7]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 8.790      ;
; 1.316 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.101      ; 8.781      ;
; 1.316 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.101      ; 8.781      ;
; 1.326 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[7]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.105      ; 8.775      ;
; 1.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|href_dly[3]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 8.772      ;
; 1.366 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.291      ;
; 1.371 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.708      ; 8.286      ;
; 1.410 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.732      ; 8.271      ;
; 1.410 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.732      ; 8.271      ;
; 1.415 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.707      ; 8.241      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 4.550      ;
; 45.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 4.135      ;
; 46.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.909      ;
; 46.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 3.832      ;
; 46.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 3.743      ;
; 46.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.692      ;
; 46.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.675      ;
; 46.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.615      ;
; 46.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 3.590      ;
; 46.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 3.414      ;
; 46.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 3.405      ;
; 46.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 3.280      ;
; 46.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 3.185      ;
; 46.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 3.176      ;
; 46.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 3.119      ;
; 47.323 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 2.748      ;
; 47.328 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 2.742      ;
; 47.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 2.624      ;
; 92.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.272      ;
; 92.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.272      ;
; 92.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.272      ;
; 92.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.272      ;
; 92.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.272      ;
; 92.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.272      ;
; 93.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.878      ;
; 93.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.878      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.857      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.857      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.857      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.857      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.857      ;
; 93.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 6.857      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.566      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.566      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.566      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.566      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.566      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.566      ;
; 93.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.463      ;
; 93.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.463      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.172      ;
; 93.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.172      ;
; 94.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.738      ;
; 94.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.738      ;
; 94.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.738      ;
; 94.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.738      ;
; 94.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.738      ;
; 94.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.696      ;
; 94.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.696      ;
; 94.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.696      ;
; 94.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.696      ;
; 94.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.696      ;
; 94.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.696      ;
; 94.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.429      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.405      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.405      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.405      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.405      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.405      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.405      ;
; 94.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.405      ;
; 94.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.323      ;
; 94.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.323      ;
; 94.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.323      ;
; 94.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.323      ;
; 94.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.323      ;
; 94.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.302      ;
; 94.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.302      ;
; 94.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.220      ;
; 94.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.220      ;
; 94.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.078      ;
; 94.908 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.022      ;
; 94.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.014      ;
; 95.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.892      ;
; 95.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.892      ;
; 95.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.892      ;
; 95.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.892      ;
; 95.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.892      ;
; 95.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.892      ;
; 95.036 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.892      ;
; 95.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.889      ;
; 95.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.889      ;
; 95.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.889      ;
; 95.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.889      ;
; 95.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.889      ;
; 95.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.853      ;
; 95.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.853      ;
; 95.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.853      ;
; 95.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.853      ;
; 95.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.853      ;
; 95.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.848      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.811      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[0]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.166      ;
; 0.431 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[5]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.474      ; 1.159      ;
; 0.432 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[4]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.474      ; 1.160      ;
; 0.432 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 1.248      ; 1.934      ;
; 0.434 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[14]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.483      ; 1.171      ;
; 0.435 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[26]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.171      ;
; 0.436 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[16]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.172      ;
; 0.438 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.478      ; 1.170      ;
; 0.438 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[15]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.174      ;
; 0.438 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[18]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.174      ;
; 0.438 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[20]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.174      ;
; 0.439 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[24]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.483      ; 1.176      ;
; 0.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[6]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.474      ; 1.167      ;
; 0.440 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[19]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.482      ; 1.176      ;
; 0.448 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|D_iw[28]                                                                                                                                                                                             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_a_module:nios2_camera_sdram_lcd_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.479      ; 1.181      ;
; 0.450 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[27]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.185      ;
; 0.450 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[31]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.481      ; 1.185      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_awb_done                                                                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_awb_done                                                                                                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_ae_done                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_ae_done                                                                                                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|burst_stalled                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|burst_stalled                                                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|end_begintransfer                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|burstcount_register[1]                                                                                                                                             ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|burstcount_register[1]                                                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                                                                             ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                              ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[0]                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[1]                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_next.010                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_next.010                                                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[2]                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_next.101                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_state.101                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_state.000100000                                                                                                                                                                                ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_count[0]                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_count[2]                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_state.000000100                                                                                                                                                                                ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_next.010000000                                                                                                                                                                                 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[11]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[8]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[8]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                            ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:lcd_controller_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                    ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:lcd_controller_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:lcd_controller_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                    ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:lcd_controller_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_translator:pio_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_translator:pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:isp_as_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:isp_as_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                    ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|int_mask_frame_done                                                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|int_mask_frame_done                                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:vip_as_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:vip_as_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_mask_ae_done                                                                                                                                                                                                ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_mask_ae_done                                                                                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_mask_frame_done                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_mask_frame_done                                                                                                                                                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|module_reset                                                                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|module_reset                                                                                                                                                                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.248      ; 1.934      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_line                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_line                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[1]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[1]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[2]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_line                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_line                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_line                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_line                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[22]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.248      ; 1.957      ;
; 0.465 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_pix                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_pix                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_pix                                                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_pix                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[0]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[0]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|dvp_frame_cnt[0]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|dvp_frame_cnt[0]                                                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_pix                                                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_pix                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.758      ;
; 0.481 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.489      ; 1.224      ;
; 0.485 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[1]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[1]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[2]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[2]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.486 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.489      ; 1.229      ;
; 0.495 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|pos_r[9]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.477      ; 1.226      ;
; 0.495 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.480      ; 1.229      ;
; 0.495 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.479      ; 1.228      ;
; 0.497 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[0]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[0]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.049      ; 0.758      ;
; 0.500 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[2]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[2]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[5]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[5]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p32[5]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p31[5]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[6]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[6]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[6]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p42[6]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p54[0]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p53[0]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p32[3]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p31[3]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[4]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[4]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[1]                                                                                                ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[2]                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|in_raw_r[1]                                                                                                ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[1]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[2]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[2]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.489      ; 1.249      ;
; 0.508 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[23]                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[23]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[2]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[2]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[1]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[1]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.805      ;
; 0.517 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.810      ;
; 0.517 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.810      ;
; 0.518 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.811      ;
; 0.521 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.480      ; 1.255      ;
; 0.521 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.479      ; 1.254      ;
; 0.525 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p23[2]                                                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p22[2]                                                                                                                                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.818      ;
; 0.525 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[1]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[2]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[2]                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p23[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p22[4]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[7]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.821      ;
; 0.530 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[6]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.822      ;
; 0.532 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[13]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[6]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.825      ;
; 0.534 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_g[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_g_1[6]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.828      ;
; 0.539 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.489      ; 1.282      ;
; 0.539 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.489      ; 1.282      ;
; 0.544 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.837      ;
; 0.544 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.837      ;
; 0.544 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.837      ;
; 0.545 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[8]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.838      ;
; 0.546 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[8]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.839      ;
; 0.549 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[4]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.501      ; 1.304      ;
; 0.551 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[2]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.501      ; 1.306      ;
; 0.551 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.844      ;
; 0.551 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.844      ;
; 0.552 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[5]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.844      ;
; 0.552 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[6]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.844      ;
; 0.553 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[1]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.845      ;
; 0.553 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.846      ;
; 0.560 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.411      ; 1.225      ;
; 0.562 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 0.856      ;
; 0.563 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[20]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 0.857      ;
; 0.565 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.411      ; 1.230      ;
; 0.566 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[23]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 0.860      ;
; 0.568 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[22]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 0.862      ;
; 0.569 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[3]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.279      ; 2.102      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.489      ; 1.313      ;
; 0.574 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|pos_r[9]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.399      ; 1.227      ;
; 0.585 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.411      ; 1.250      ;
; 0.594 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[4]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.279      ; 2.127      ;
; 0.618 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.411      ; 1.283      ;
; 0.618 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.411      ; 1.283      ;
; 0.626 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[1]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.501      ; 1.381      ;
; 0.637 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r_1[5]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|v_r[12]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.930      ;
; 0.640 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[6]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.493      ; 1.387      ;
; 0.641 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|vsync_r[0]                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|vsync_r[1]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[3]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[3]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[3]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.501      ; 1.398      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[4]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[4]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.936      ;
; 0.645 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r[3]                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r_1[3]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[3]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.939      ;
; 0.646 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r[1]                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r_1[1]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.080      ; 0.938      ;
; 0.647 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[5]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.940      ;
; 0.647 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[2]                                                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.940      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[3]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 0.941      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[31]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.788      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.805      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.810      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.811      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[33]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.850      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.852      ;
; 0.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.861      ;
; 0.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.927      ;
; 0.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.930      ;
; 0.644 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.938      ;
; 0.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.939      ;
; 0.650 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.943      ;
; 0.666 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.959      ;
; 0.667 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[18]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[22]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[19]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[13]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.961      ;
; 0.671 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.964      ;
; 0.674 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.967      ;
; 0.677 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[35]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.970      ;
; 0.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.981      ;
; 0.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.987      ;
; 0.695 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.988      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.989      ;
; 0.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.989      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.994      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.998      ;
; 0.709 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.002      ;
; 0.709 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.002      ;
; 0.712 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[4]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.006      ;
; 0.717 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.010      ;
; 0.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.013      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.016      ;
; 0.723 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[8]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.017      ;
; 0.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.026      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.035      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.539  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.051      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.578  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.360     ; 2.012      ;
; 6.583  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.359     ; 2.008      ;
; 6.583  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.359     ; 2.008      ;
; 6.583  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.359     ; 2.008      ;
; 6.583  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.359     ; 2.008      ;
; 6.583  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.359     ; 2.008      ;
; 6.583  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.359     ; 2.008      ;
; 6.583  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.359     ; 2.008      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.878  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.051      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.917  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.020     ; 2.012      ;
; 6.922  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.019     ; 2.008      ;
; 6.922  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.019     ; 2.008      ;
; 6.922  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.019     ; 2.008      ;
; 6.922  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.019     ; 2.008      ;
; 6.922  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.019     ; 2.008      ;
; 6.922  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.019     ; 2.008      ;
; 6.922  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.019     ; 2.008      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a17                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a16                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a15                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a14                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a13                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a12                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a11                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a10                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a9                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a8                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a7                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.576 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.278      ; 2.495      ;
; 15.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.081     ; 2.051      ;
; 15.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.081     ; 2.051      ;
; 15.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.081     ; 2.051      ;
; 15.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.081     ; 2.051      ;
; 15.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.081     ; 2.051      ;
; 15.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.081     ; 2.051      ;
; 15.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.081     ; 2.051      ;
; 15.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.081     ; 2.051      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.968 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                ; clk          ; clk         ; 10.000       ; 5.194      ; 8.247      ;
; 7.276 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                ; clk          ; clk         ; 10.000       ; 5.183      ; 7.928      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.530 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.051      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.569 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; clk          ; clk         ; 10.000       ; -0.440     ; 2.012      ;
; 7.574 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk          ; clk         ; 10.000       ; -0.439     ; 2.008      ;
; 7.574 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk          ; clk         ; 10.000       ; -0.439     ; 2.008      ;
; 7.574 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk          ; clk         ; 10.000       ; -0.439     ; 2.008      ;
; 7.574 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk          ; clk         ; 10.000       ; -0.439     ; 2.008      ;
; 7.574 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk          ; clk         ; 10.000       ; -0.439     ; 2.008      ;
; 7.574 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk          ; clk         ; 10.000       ; -0.439     ; 2.008      ;
; 7.574 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; clk          ; clk         ; 10.000       ; -0.439     ; 2.008      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.025 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.051      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.064 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; clk          ; clk         ; 10.000       ; 0.055      ; 2.012      ;
; 8.069 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk          ; clk         ; 10.000       ; 0.056      ; 2.008      ;
; 8.069 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk          ; clk         ; 10.000       ; 0.056      ; 2.008      ;
; 8.069 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk          ; clk         ; 10.000       ; 0.056      ; 2.008      ;
; 8.069 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk          ; clk         ; 10.000       ; 0.056      ; 2.008      ;
; 8.069 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk          ; clk         ; 10.000       ; 0.056      ; 2.008      ;
; 8.069 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk          ; clk         ; 10.000       ; 0.056      ; 2.008      ;
; 8.069 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; clk          ; clk         ; 10.000       ; 0.056      ; 2.008      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[1]~_Duplicate_1                                                                                                     ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[2]~_Duplicate_1                                                                                                     ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[3]~_Duplicate_1                                                                                                     ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[4]~_Duplicate_1                                                                                                     ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[5]~_Duplicate_1                                                                                                     ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[6]~_Duplicate_1                                                                                                     ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[7]~_Duplicate_1                                                                                                     ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[0]~_Duplicate_1                                                                                                     ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[0]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[1]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[2]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[3]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[4]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[5]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[6]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[7]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[8]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[9]                                                                                                                 ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[10]                                                                                                                ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[11]                                                                                                                ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[12]                                                                                                                ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[13]                                                                                                                ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[14]                                                                                                                ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
; 8.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gg[15]                                                                                                                ; clk          ; clk         ; 10.000       ; 4.308      ; 5.894      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 4.467      ;
; 47.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 2.794      ;
; 48.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 1.591      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 5.205      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 5.205      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 5.205      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 5.205      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 5.205      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 5.205      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.808      ;
; 95.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.592      ;
; 95.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.592      ;
; 95.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.467      ;
; 95.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.467      ;
; 95.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.467      ;
; 95.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.467      ;
; 95.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.467      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 95.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.241      ;
; 97.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.868      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.320      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.320      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.320      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.320      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.320      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.320      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.320      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.320      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.313      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.206      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.017      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.984      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.984      ;
; 98.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.512      ;
; 98.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.512      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                                 ; clk          ; clk         ; 0.000        ; 6.086      ; 7.071      ;
; 0.898 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.577      ; 1.687      ;
; 0.945 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.733      ;
; 0.945 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.733      ;
; 0.945 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.733      ;
; 0.945 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; clk          ; clk         ; 0.000        ; 0.576      ; 1.733      ;
; 1.030 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                 ; clk          ; clk         ; 0.000        ; 6.097      ; 7.339      ;
; 1.150 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[0]                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.155 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.449      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.480      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[3]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_translator:pll_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.687      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.439 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 1.733      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[0]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[1]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[2]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[3]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[4]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[5]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[6]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[7]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[8]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.521 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|timing_reset                                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|reads_pending[9]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 1.838      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
; 1.537 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.830      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.087  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.380      ;
; 1.087  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.380      ;
; 1.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.901      ;
; 1.610  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.901      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.621  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.914      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.051      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.176      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.187      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.187      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.187      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.187      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.187      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.187      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.187      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.187      ;
; 2.333  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.621      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.583  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.866      ;
; 3.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.045      ;
; 3.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.045      ;
; 3.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.045      ;
; 3.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.045      ;
; 3.762  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.045      ;
; 3.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.178      ;
; 3.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.178      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.050  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.333      ;
; 4.424  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.691      ;
; 4.424  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.691      ;
; 4.424  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.691      ;
; 4.424  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.691      ;
; 4.424  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.691      ;
; 4.424  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.691      ;
; 51.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.213      ; 1.432      ;
; 52.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.205      ; 2.600      ;
; 53.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.212      ; 4.045      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.537  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.081      ; 1.830      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.545  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.839      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.603  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.082      ; 1.897      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a17                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a16                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a15                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a14                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a13                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a12                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a11                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a10                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a8                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a7                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 1.637  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.436      ; 2.284      ;
; 10.187 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.360      ; 1.830      ;
; 10.187 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.360      ; 1.830      ;
; 10.187 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.360      ; 1.830      ;
; 10.187 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.360      ; 1.830      ;
; 10.187 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.360      ; 1.830      ;
; 10.187 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.360      ; 1.830      ;
; 10.187 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.360      ; 1.830      ;
; 10.187 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.360      ; 1.830      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[0]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[10]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[11]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[12]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[13]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[14]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[15]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[16]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[1]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[2]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[3]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[4]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[5]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[6]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[7]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[8]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[9]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[0]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[10]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[11]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[12]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[13]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[14]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[15]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[16]            ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[1]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[2]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[3]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[4]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[5]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[6]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[7]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[8]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[9]             ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[0]              ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[0]~_Duplicate_2 ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[1]              ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[1]~_Duplicate_2 ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[2]              ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[2]~_Duplicate_2 ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[3]              ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[3]~_Duplicate_2 ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[4]              ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[4]~_Duplicate_2 ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[5]              ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[5]~_Duplicate_2 ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[6]              ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[6]~_Duplicate_2 ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[7]              ;
; 8.350 ; 8.751        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[7]~_Duplicate_2 ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[0]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[10]            ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[11]            ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[12]            ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[13]            ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[14]            ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[15]            ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[16]            ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[1]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[2]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[3]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[4]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[5]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[6]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[7]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[8]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[9]             ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[0]~_Duplicate_1 ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[1]~_Duplicate_1 ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[2]~_Duplicate_1 ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[3]~_Duplicate_1 ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[4]~_Duplicate_1 ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[5]~_Duplicate_1 ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[6]~_Duplicate_1 ;
; 8.353 ; 8.754        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[7]~_Duplicate_1 ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[10]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[11]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[12]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[13]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[14]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[15]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[4]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[5]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[6]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[7]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[8]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[9]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[10]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[11]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[12]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[13]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[14]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[15]               ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[4]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[5]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[6]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[7]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[8]                ;
; 8.354 ; 8.755        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[9]                ;
; 8.355 ; 8.756        ; 0.401          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[0]             ;
+-------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[0]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[10]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[11]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[12]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[13]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[14]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[15]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[16]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[1]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[2]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[3]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[4]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[5]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[6]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[7]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[8]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[9]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[0]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[10]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[11]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[12]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[13]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[14]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[15]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[16]            ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[1]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[2]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[3]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[4]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[5]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[6]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[7]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[8]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[9]             ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[0]              ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[0]~_Duplicate_2 ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[1]              ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[1]~_Duplicate_2 ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[2]              ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[2]~_Duplicate_2 ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[3]              ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[3]~_Duplicate_2 ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[4]              ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[4]~_Duplicate_2 ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[5]              ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[5]~_Duplicate_2 ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[6]              ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[6]~_Duplicate_2 ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[7]              ;
; 9.502 ; 9.903        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[7]~_Duplicate_2 ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[0]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[10]            ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[11]            ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[12]            ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[13]            ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[14]            ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[15]            ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[16]            ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[1]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[2]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[3]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[4]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[5]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[6]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[7]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[8]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[9]             ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[0]~_Duplicate_1 ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[1]~_Duplicate_1 ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[2]~_Duplicate_1 ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[3]~_Duplicate_1 ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[4]~_Duplicate_1 ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[5]~_Duplicate_1 ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[6]~_Duplicate_1 ;
; 9.505 ; 9.906        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[7]~_Duplicate_1 ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[10]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[11]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[12]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[13]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[14]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[15]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[4]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[5]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[6]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[7]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[8]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_g[9]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[10]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[11]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[12]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[13]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[14]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[15]               ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[4]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[5]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[6]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[7]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[8]                ;
; 9.506 ; 9.907        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_r[9]                ;
; 9.507 ; 9.908        ; 0.401          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[0]             ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.652 ; 49.872       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ;
; 49.661 ; 49.881       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ;
; 49.664 ; 49.884       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                               ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                            ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                             ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[3]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[4]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[5]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[6]  ;
; 49.717 ; 49.905       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ;
; 49.717 ; 49.905       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ;
; 49.717 ; 49.905       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ;
; 49.717 ; 49.905       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ;
; 49.717 ; 49.905       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ;
; 49.717 ; 49.905       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                  ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                               ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                    ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                    ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                    ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                    ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                  ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                  ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                  ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                  ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                           ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                           ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                    ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                   ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                   ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[10] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[11] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[12] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[13] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[14] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[1]  ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[27] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[28] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[29] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[2]  ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[30] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[31] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37] ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]  ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[8]  ;
; 49.721 ; 49.909       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[9]  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.584  ; 2.736  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.937  ; 6.787  ; Rise       ; altera_reserved_tck ;
; cmos_scl            ; clk                 ; 5.699  ; 5.901  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 5.410  ; 5.662  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 1.360  ; 1.404  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 1.294  ; 1.337  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 1.357  ; 1.401  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 1.349  ; 1.393  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 1.326  ; 1.370  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 1.339  ; 1.383  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 1.340  ; 1.384  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 1.284  ; 1.327  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 1.346  ; 1.390  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 1.343  ; 1.387  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 1.350  ; 1.394  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 1.360  ; 1.404  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 1.339  ; 1.383  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 1.360  ; 1.404  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 1.350  ; 1.394  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 1.349  ; 1.393  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 1.349  ; 1.393  ; Rise       ; clk                 ;
; cmos_db[*]          ; clk                 ; 2.289  ; 2.531  ; Fall       ; clk                 ;
;  cmos_db[0]         ; clk                 ; 0.445  ; 0.704  ; Fall       ; clk                 ;
;  cmos_db[1]         ; clk                 ; 1.605  ; 1.944  ; Fall       ; clk                 ;
;  cmos_db[2]         ; clk                 ; 1.986  ; 2.222  ; Fall       ; clk                 ;
;  cmos_db[3]         ; clk                 ; -2.163 ; -2.022 ; Fall       ; clk                 ;
;  cmos_db[4]         ; clk                 ; 2.289  ; 2.531  ; Fall       ; clk                 ;
;  cmos_db[5]         ; clk                 ; 0.636  ; 0.906  ; Fall       ; clk                 ;
;  cmos_db[6]         ; clk                 ; 1.730  ; 1.900  ; Fall       ; clk                 ;
;  cmos_db[7]         ; clk                 ; 1.125  ; 1.307  ; Fall       ; clk                 ;
; cmos_href           ; clk                 ; 0.364  ; 0.619  ; Fall       ; clk                 ;
; cmos_vsync          ; clk                 ; 0.984  ; 1.253  ; Fall       ; clk                 ;
; cmos_db[*]          ; cmos_pclk           ; -0.725 ; -0.483 ; Rise       ; cmos_pclk           ;
;  cmos_db[0]         ; cmos_pclk           ; -2.569 ; -2.310 ; Rise       ; cmos_pclk           ;
;  cmos_db[1]         ; cmos_pclk           ; -1.409 ; -1.070 ; Rise       ; cmos_pclk           ;
;  cmos_db[2]         ; cmos_pclk           ; -1.028 ; -0.792 ; Rise       ; cmos_pclk           ;
;  cmos_db[3]         ; cmos_pclk           ; -5.177 ; -5.036 ; Rise       ; cmos_pclk           ;
;  cmos_db[4]         ; cmos_pclk           ; -0.725 ; -0.483 ; Rise       ; cmos_pclk           ;
;  cmos_db[5]         ; cmos_pclk           ; -2.378 ; -2.108 ; Rise       ; cmos_pclk           ;
;  cmos_db[6]         ; cmos_pclk           ; -1.284 ; -1.114 ; Rise       ; cmos_pclk           ;
;  cmos_db[7]         ; cmos_pclk           ; -1.889 ; -1.707 ; Rise       ; cmos_pclk           ;
; cmos_href           ; cmos_pclk           ; -2.650 ; -2.395 ; Rise       ; cmos_pclk           ;
; cmos_vsync          ; cmos_pclk           ; -2.030 ; -1.761 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.770  ; 1.740  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.498 ; -0.570 ; Rise       ; altera_reserved_tck ;
; cmos_scl            ; clk                 ; -4.866 ; -5.046 ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; -4.524 ; -4.729 ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; -0.699 ; -0.741 ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; -0.709 ; -0.751 ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; -0.766 ; -0.810 ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; -0.757 ; -0.801 ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; -0.733 ; -0.777 ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; -0.747 ; -0.791 ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; -0.748 ; -0.792 ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; -0.699 ; -0.741 ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; -0.753 ; -0.797 ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; -0.751 ; -0.795 ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; -0.759 ; -0.803 ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; -0.769 ; -0.813 ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; -0.746 ; -0.790 ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; -0.769 ; -0.813 ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; -0.759 ; -0.803 ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; -0.757 ; -0.801 ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; -0.757 ; -0.801 ; Rise       ; clk                 ;
; cmos_db[*]          ; clk                 ; 3.143  ; 3.043  ; Fall       ; clk                 ;
;  cmos_db[0]         ; clk                 ; 0.612  ; 0.379  ; Fall       ; clk                 ;
;  cmos_db[1]         ; clk                 ; -0.462 ; -0.750 ; Fall       ; clk                 ;
;  cmos_db[2]         ; clk                 ; -0.834 ; -1.020 ; Fall       ; clk                 ;
;  cmos_db[3]         ; clk                 ; 3.143  ; 3.043  ; Fall       ; clk                 ;
;  cmos_db[4]         ; clk                 ; -1.144 ; -1.346 ; Fall       ; clk                 ;
;  cmos_db[5]         ; clk                 ; 0.468  ; 0.246  ; Fall       ; clk                 ;
;  cmos_db[6]         ; clk                 ; -0.559 ; -0.684 ; Fall       ; clk                 ;
;  cmos_db[7]         ; clk                 ; -0.007 ; -0.141 ; Fall       ; clk                 ;
; cmos_href           ; clk                 ; 0.691  ; 0.460  ; Fall       ; clk                 ;
; cmos_vsync          ; clk                 ; 0.133  ; -0.090 ; Fall       ; clk                 ;
; cmos_db[*]          ; cmos_pclk           ; 5.825  ; 5.725  ; Rise       ; cmos_pclk           ;
;  cmos_db[0]         ; cmos_pclk           ; 3.294  ; 3.061  ; Rise       ; cmos_pclk           ;
;  cmos_db[1]         ; cmos_pclk           ; 2.220  ; 1.932  ; Rise       ; cmos_pclk           ;
;  cmos_db[2]         ; cmos_pclk           ; 1.848  ; 1.662  ; Rise       ; cmos_pclk           ;
;  cmos_db[3]         ; cmos_pclk           ; 5.825  ; 5.725  ; Rise       ; cmos_pclk           ;
;  cmos_db[4]         ; cmos_pclk           ; 1.538  ; 1.336  ; Rise       ; cmos_pclk           ;
;  cmos_db[5]         ; cmos_pclk           ; 3.150  ; 2.928  ; Rise       ; cmos_pclk           ;
;  cmos_db[6]         ; cmos_pclk           ; 2.123  ; 1.998  ; Rise       ; cmos_pclk           ;
;  cmos_db[7]         ; cmos_pclk           ; 2.675  ; 2.541  ; Rise       ; cmos_pclk           ;
; cmos_href           ; cmos_pclk           ; 3.373  ; 3.142  ; Rise       ; cmos_pclk           ;
; cmos_vsync          ; cmos_pclk           ; 2.815  ; 2.592  ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.733 ; 13.443 ; Fall       ; altera_reserved_tck ;
; cmos_pwdn           ; clk                 ; 7.081  ; 6.797  ; Rise       ; clk                 ;
; cmos_rst_n          ; clk                 ; 6.282  ; 6.042  ; Rise       ; clk                 ;
; cmos_scl            ; clk                 ; 5.839  ; 5.696  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 8.218  ; 8.067  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 3.195  ; 3.218  ; Rise       ; clk                 ;
; lcd_b[*]            ; clk                 ; 13.065 ; 12.696 ; Rise       ; clk                 ;
;  lcd_b[3]           ; clk                 ; 9.802  ; 9.486  ; Rise       ; clk                 ;
;  lcd_b[4]           ; clk                 ; 13.065 ; 12.696 ; Rise       ; clk                 ;
;  lcd_b[5]           ; clk                 ; 10.092 ; 9.836  ; Rise       ; clk                 ;
;  lcd_b[6]           ; clk                 ; 10.158 ; 9.829  ; Rise       ; clk                 ;
;  lcd_b[7]           ; clk                 ; 9.910  ; 9.637  ; Rise       ; clk                 ;
; lcd_dclk            ; clk                 ; 3.226  ; 3.270  ; Rise       ; clk                 ;
; lcd_de              ; clk                 ; 5.522  ; 5.335  ; Rise       ; clk                 ;
; lcd_g[*]            ; clk                 ; 9.879  ; 9.577  ; Rise       ; clk                 ;
;  lcd_g[2]           ; clk                 ; 9.623  ; 9.323  ; Rise       ; clk                 ;
;  lcd_g[3]           ; clk                 ; 9.701  ; 9.400  ; Rise       ; clk                 ;
;  lcd_g[4]           ; clk                 ; 9.879  ; 9.577  ; Rise       ; clk                 ;
;  lcd_g[5]           ; clk                 ; 9.490  ; 9.213  ; Rise       ; clk                 ;
;  lcd_g[6]           ; clk                 ; 9.279  ; 9.081  ; Rise       ; clk                 ;
;  lcd_g[7]           ; clk                 ; 9.276  ; 9.079  ; Rise       ; clk                 ;
; lcd_hs              ; clk                 ; 5.354  ; 5.529  ; Rise       ; clk                 ;
; lcd_r[*]            ; clk                 ; 12.266 ; 11.891 ; Rise       ; clk                 ;
;  lcd_r[3]           ; clk                 ; 12.266 ; 11.891 ; Rise       ; clk                 ;
;  lcd_r[4]           ; clk                 ; 10.247 ; 9.942  ; Rise       ; clk                 ;
;  lcd_r[5]           ; clk                 ; 10.074 ; 9.758  ; Rise       ; clk                 ;
;  lcd_r[6]           ; clk                 ; 10.237 ; 9.901  ; Rise       ; clk                 ;
;  lcd_r[7]           ; clk                 ; 9.962  ; 9.579  ; Rise       ; clk                 ;
; lcd_vs              ; clk                 ; 6.620  ; 6.664  ; Rise       ; clk                 ;
; led_pin[*]          ; clk                 ; 13.825 ; 13.400 ; Rise       ; clk                 ;
;  led_pin[0]         ; clk                 ; 5.969  ; 5.756  ; Rise       ; clk                 ;
;  led_pin[2]         ; clk                 ; 12.351 ; 11.903 ; Rise       ; clk                 ;
;  led_pin[3]         ; clk                 ; 13.825 ; 13.400 ; Rise       ; clk                 ;
; sdram_addr[*]       ; clk                 ; 5.080  ; 5.148  ; Rise       ; clk                 ;
;  sdram_addr[0]      ; clk                 ; 3.686  ; 3.643  ; Rise       ; clk                 ;
;  sdram_addr[1]      ; clk                 ; 3.649  ; 3.606  ; Rise       ; clk                 ;
;  sdram_addr[2]      ; clk                 ; 3.659  ; 3.616  ; Rise       ; clk                 ;
;  sdram_addr[3]      ; clk                 ; 3.659  ; 3.616  ; Rise       ; clk                 ;
;  sdram_addr[4]      ; clk                 ; 3.679  ; 3.636  ; Rise       ; clk                 ;
;  sdram_addr[5]      ; clk                 ; 3.705  ; 3.662  ; Rise       ; clk                 ;
;  sdram_addr[6]      ; clk                 ; 3.677  ; 3.639  ; Rise       ; clk                 ;
;  sdram_addr[7]      ; clk                 ; 3.741  ; 3.719  ; Rise       ; clk                 ;
;  sdram_addr[8]      ; clk                 ; 3.761  ; 3.739  ; Rise       ; clk                 ;
;  sdram_addr[9]      ; clk                 ; 3.750  ; 3.728  ; Rise       ; clk                 ;
;  sdram_addr[10]     ; clk                 ; 5.080  ; 5.148  ; Rise       ; clk                 ;
;  sdram_addr[11]     ; clk                 ; 3.750  ; 3.728  ; Rise       ; clk                 ;
;  sdram_addr[12]     ; clk                 ; 3.737  ; 3.715  ; Rise       ; clk                 ;
; sdram_ba[*]         ; clk                 ; 3.651  ; 3.613  ; Rise       ; clk                 ;
;  sdram_ba[0]        ; clk                 ; 3.651  ; 3.613  ; Rise       ; clk                 ;
;  sdram_ba[1]        ; clk                 ; 3.645  ; 3.607  ; Rise       ; clk                 ;
; sdram_cas_n         ; clk                 ; 3.730  ; 3.708  ; Rise       ; clk                 ;
; sdram_clk           ; clk                 ; 3.279  ; 3.237  ; Rise       ; clk                 ;
; sdram_cs_n          ; clk                 ; 3.658  ; 3.615  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 5.078  ; 5.146  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 3.660  ; 3.617  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 3.630  ; 3.592  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 3.619  ; 3.581  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 3.623  ; 3.585  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 3.629  ; 3.591  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 5.078  ; 5.146  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 3.650  ; 3.607  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 3.643  ; 3.605  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 3.735  ; 3.713  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 3.617  ; 3.579  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 3.717  ; 3.695  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 3.720  ; 3.698  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 3.717  ; 3.695  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 3.707  ; 3.685  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 3.729  ; 3.707  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 3.729  ; 3.707  ; Rise       ; clk                 ;
; sdram_dqm[*]        ; clk                 ; 3.725  ; 3.703  ; Rise       ; clk                 ;
;  sdram_dqm[0]       ; clk                 ; 3.720  ; 3.698  ; Rise       ; clk                 ;
;  sdram_dqm[1]       ; clk                 ; 3.725  ; 3.703  ; Rise       ; clk                 ;
; sdram_ras_n         ; clk                 ; 3.627  ; 3.589  ; Rise       ; clk                 ;
; sdram_we_n          ; clk                 ; 3.620  ; 3.582  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 3.195  ; 3.218  ; Fall       ; clk                 ;
; lcd_dclk            ; clk                 ; 3.226  ; 3.270  ; Fall       ; clk                 ;
; led_pin[*]          ; clk                 ; 16.512 ; 16.181 ; Fall       ; clk                 ;
;  led_pin[1]         ; clk                 ; 11.007 ; 10.824 ; Fall       ; clk                 ;
;  led_pin[2]         ; clk                 ; 15.038 ; 14.684 ; Fall       ; clk                 ;
;  led_pin[3]         ; clk                 ; 16.512 ; 16.181 ; Fall       ; clk                 ;
; sdram_clk           ; clk                 ; 3.279  ; 3.237  ; Fall       ; clk                 ;
; led_pin[*]          ; cmos_pclk           ; 19.194 ; 18.863 ; Rise       ; cmos_pclk           ;
;  led_pin[1]         ; cmos_pclk           ; 13.689 ; 13.506 ; Rise       ; cmos_pclk           ;
;  led_pin[2]         ; cmos_pclk           ; 17.720 ; 17.366 ; Rise       ; cmos_pclk           ;
;  led_pin[3]         ; cmos_pclk           ; 19.194 ; 18.863 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.392 ; 11.102 ; Fall       ; altera_reserved_tck ;
; cmos_pwdn           ; clk                 ; 6.420  ; 6.145  ; Rise       ; clk                 ;
; cmos_rst_n          ; clk                 ; 5.653  ; 5.420  ; Rise       ; clk                 ;
; cmos_scl            ; clk                 ; 5.225  ; 5.086  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 7.562  ; 7.420  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 2.700  ; 2.723  ; Rise       ; clk                 ;
; lcd_b[*]            ; clk                 ; 5.185  ; 5.065  ; Rise       ; clk                 ;
;  lcd_b[3]           ; clk                 ; 5.185  ; 5.065  ; Rise       ; clk                 ;
;  lcd_b[4]           ; clk                 ; 7.382  ; 7.166  ; Rise       ; clk                 ;
;  lcd_b[5]           ; clk                 ; 5.872  ; 5.674  ; Rise       ; clk                 ;
;  lcd_b[6]           ; clk                 ; 6.379  ; 6.154  ; Rise       ; clk                 ;
;  lcd_b[7]           ; clk                 ; 6.087  ; 5.922  ; Rise       ; clk                 ;
; lcd_dclk            ; clk                 ; 2.732  ; 2.773  ; Rise       ; clk                 ;
; lcd_de              ; clk                 ; 4.923  ; 4.741  ; Rise       ; clk                 ;
; lcd_g[*]            ; clk                 ; 4.679  ; 4.618  ; Rise       ; clk                 ;
;  lcd_g[2]           ; clk                 ; 6.034  ; 5.806  ; Rise       ; clk                 ;
;  lcd_g[3]           ; clk                 ; 5.680  ; 5.478  ; Rise       ; clk                 ;
;  lcd_g[4]           ; clk                 ; 6.341  ; 6.112  ; Rise       ; clk                 ;
;  lcd_g[5]           ; clk                 ; 5.383  ; 5.216  ; Rise       ; clk                 ;
;  lcd_g[6]           ; clk                 ; 5.147  ; 5.011  ; Rise       ; clk                 ;
;  lcd_g[7]           ; clk                 ; 4.679  ; 4.618  ; Rise       ; clk                 ;
; lcd_hs              ; clk                 ; 4.759  ; 4.929  ; Rise       ; clk                 ;
; lcd_r[*]            ; clk                 ; 5.565  ; 5.404  ; Rise       ; clk                 ;
;  lcd_r[3]           ; clk                 ; 7.477  ; 7.280  ; Rise       ; clk                 ;
;  lcd_r[4]           ; clk                 ; 5.565  ; 5.404  ; Rise       ; clk                 ;
;  lcd_r[5]           ; clk                 ; 6.426  ; 6.191  ; Rise       ; clk                 ;
;  lcd_r[6]           ; clk                 ; 6.110  ; 5.826  ; Rise       ; clk                 ;
;  lcd_r[7]           ; clk                 ; 5.961  ; 5.704  ; Rise       ; clk                 ;
; lcd_vs              ; clk                 ; 6.037  ; 6.078  ; Rise       ; clk                 ;
; led_pin[*]          ; clk                 ; 5.352  ; 5.146  ; Rise       ; clk                 ;
;  led_pin[0]         ; clk                 ; 5.352  ; 5.146  ; Rise       ; clk                 ;
;  led_pin[2]         ; clk                 ; 10.219 ; 9.810  ; Rise       ; clk                 ;
;  led_pin[3]         ; clk                 ; 11.307 ; 10.934 ; Rise       ; clk                 ;
; sdram_addr[*]       ; clk                 ; 3.227  ; 3.183  ; Rise       ; clk                 ;
;  sdram_addr[0]      ; clk                 ; 3.264  ; 3.220  ; Rise       ; clk                 ;
;  sdram_addr[1]      ; clk                 ; 3.227  ; 3.183  ; Rise       ; clk                 ;
;  sdram_addr[2]      ; clk                 ; 3.237  ; 3.193  ; Rise       ; clk                 ;
;  sdram_addr[3]      ; clk                 ; 3.237  ; 3.193  ; Rise       ; clk                 ;
;  sdram_addr[4]      ; clk                 ; 3.257  ; 3.213  ; Rise       ; clk                 ;
;  sdram_addr[5]      ; clk                 ; 3.283  ; 3.239  ; Rise       ; clk                 ;
;  sdram_addr[6]      ; clk                 ; 3.255  ; 3.217  ; Rise       ; clk                 ;
;  sdram_addr[7]      ; clk                 ; 3.320  ; 3.298  ; Rise       ; clk                 ;
;  sdram_addr[8]      ; clk                 ; 3.340  ; 3.318  ; Rise       ; clk                 ;
;  sdram_addr[9]      ; clk                 ; 3.328  ; 3.306  ; Rise       ; clk                 ;
;  sdram_addr[10]     ; clk                 ; 4.658  ; 4.726  ; Rise       ; clk                 ;
;  sdram_addr[11]     ; clk                 ; 3.328  ; 3.306  ; Rise       ; clk                 ;
;  sdram_addr[12]     ; clk                 ; 3.315  ; 3.293  ; Rise       ; clk                 ;
; sdram_ba[*]         ; clk                 ; 3.224  ; 3.186  ; Rise       ; clk                 ;
;  sdram_ba[0]        ; clk                 ; 3.230  ; 3.192  ; Rise       ; clk                 ;
;  sdram_ba[1]        ; clk                 ; 3.224  ; 3.186  ; Rise       ; clk                 ;
; sdram_cas_n         ; clk                 ; 3.308  ; 3.286  ; Rise       ; clk                 ;
; sdram_clk           ; clk                 ; 2.782  ; 2.744  ; Rise       ; clk                 ;
; sdram_cs_n          ; clk                 ; 3.237  ; 3.193  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 3.197  ; 3.159  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 3.239  ; 3.195  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 3.210  ; 3.172  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 3.198  ; 3.160  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 3.201  ; 3.163  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 3.208  ; 3.170  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 4.657  ; 4.725  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 3.229  ; 3.185  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 3.221  ; 3.183  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 3.314  ; 3.292  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 3.197  ; 3.159  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 3.297  ; 3.275  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 3.298  ; 3.276  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 3.297  ; 3.275  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 3.287  ; 3.265  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 3.308  ; 3.286  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 3.308  ; 3.286  ; Rise       ; clk                 ;
; sdram_dqm[*]        ; clk                 ; 3.298  ; 3.276  ; Rise       ; clk                 ;
;  sdram_dqm[0]       ; clk                 ; 3.298  ; 3.276  ; Rise       ; clk                 ;
;  sdram_dqm[1]       ; clk                 ; 3.304  ; 3.282  ; Rise       ; clk                 ;
; sdram_ras_n         ; clk                 ; 3.206  ; 3.168  ; Rise       ; clk                 ;
; sdram_we_n          ; clk                 ; 3.198  ; 3.160  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 2.700  ; 2.723  ; Fall       ; clk                 ;
; lcd_dclk            ; clk                 ; 2.732  ; 2.773  ; Fall       ; clk                 ;
; led_pin[*]          ; clk                 ; 10.139 ; 9.962  ; Fall       ; clk                 ;
;  led_pin[1]         ; clk                 ; 10.139 ; 9.962  ; Fall       ; clk                 ;
;  led_pin[2]         ; clk                 ; 12.298 ; 12.015 ; Fall       ; clk                 ;
;  led_pin[3]         ; clk                 ; 13.481 ; 13.195 ; Fall       ; clk                 ;
; sdram_clk           ; clk                 ; 2.782  ; 2.744  ; Fall       ; clk                 ;
; led_pin[*]          ; cmos_pclk           ; 13.153 ; 12.976 ; Rise       ; cmos_pclk           ;
;  led_pin[1]         ; cmos_pclk           ; 13.153 ; 12.976 ; Rise       ; cmos_pclk           ;
;  led_pin[2]         ; cmos_pclk           ; 15.312 ; 15.029 ; Rise       ; cmos_pclk           ;
;  led_pin[3]         ; cmos_pclk           ; 16.495 ; 16.209 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; cmos_pwdn     ; clk        ; 6.720 ; 6.606 ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 6.388 ; 6.274 ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 6.104 ; 6.027 ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 7.873 ; 7.875 ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 6.022 ; 5.908 ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 6.022 ; 5.908 ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 3.426 ; 3.328 ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 3.449 ; 3.335 ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 3.429 ; 3.331 ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 3.428 ; 3.330 ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 3.442 ; 3.344 ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 3.438 ; 3.340 ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 4.887 ; 4.889 ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 3.449 ; 3.335 ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 3.442 ; 3.344 ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 3.533 ; 3.456 ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 3.426 ; 3.328 ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 3.515 ; 3.438 ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 3.528 ; 3.451 ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 3.515 ; 3.438 ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 3.515 ; 3.438 ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 3.527 ; 3.450 ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 3.527 ; 3.450 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; cmos_pwdn     ; clk        ; 6.048 ; 5.934 ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 5.728 ; 5.614 ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 5.495 ; 5.418 ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 7.247 ; 7.249 ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 5.377 ; 5.263 ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 5.377 ; 5.263 ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 3.009 ; 2.911 ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 3.031 ; 2.917 ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 3.012 ; 2.914 ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 3.010 ; 2.912 ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 3.023 ; 2.925 ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 3.020 ; 2.922 ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 4.469 ; 4.471 ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 3.031 ; 2.917 ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 3.023 ; 2.925 ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 3.115 ; 3.038 ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 3.009 ; 2.911 ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 3.098 ; 3.021 ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 3.109 ; 3.032 ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 3.098 ; 3.021 ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 3.098 ; 3.021 ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 3.109 ; 3.032 ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 3.109 ; 3.032 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; cmos_pwdn     ; clk        ; 6.387     ; 6.501     ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 6.077     ; 6.191     ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 5.926     ; 6.003     ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 7.733     ; 7.731     ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 5.791     ; 5.905     ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 5.791     ; 5.905     ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 3.380     ; 3.494     ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 3.380     ; 3.494     ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 3.410     ; 3.508     ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 3.409     ; 3.507     ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 3.423     ; 3.521     ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 3.419     ; 3.517     ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 4.968     ; 4.966     ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 3.380     ; 3.494     ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 3.423     ; 3.521     ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 3.535     ; 3.612     ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 3.407     ; 3.505     ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 3.517     ; 3.594     ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 3.530     ; 3.607     ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 3.517     ; 3.594     ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 3.517     ; 3.594     ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 3.529     ; 3.606     ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 3.529     ; 3.606     ; Rise       ; clk             ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; cmos_pwdn     ; clk        ; 5.724     ; 5.838     ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 5.425     ; 5.539     ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 5.321     ; 5.398     ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 7.114     ; 7.112     ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 5.151     ; 5.265     ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 5.151     ; 5.265     ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 2.961     ; 3.075     ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 2.961     ; 3.075     ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 2.990     ; 3.088     ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 2.988     ; 3.086     ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 3.001     ; 3.099     ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 2.998     ; 3.096     ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 4.547     ; 4.545     ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 2.961     ; 3.075     ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 3.001     ; 3.099     ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 3.114     ; 3.191     ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 2.987     ; 3.085     ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 3.097     ; 3.174     ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 3.108     ; 3.185     ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 3.097     ; 3.174     ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 3.097     ; 3.174     ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 3.108     ; 3.185     ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 3.108     ; 3.185     ; Rise       ; clk             ;
+---------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.463 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                                              ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 33.463                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.060       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 14.403       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                  ; 34.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.849       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.441       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 35.318                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 18.563       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 16.755       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 35.486                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 18.560       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 16.926       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 35.556                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.059       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.497       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 35.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ;                        ;              ;                  ; 19.057       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ;                        ;              ;                  ; 16.524       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 35.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 18.562       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 17.187       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 35.805                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 19.058       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 16.747       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 35.823                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 19.059       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 16.764       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                  ; 35.938                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.829       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.109       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 35.961                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 18.564       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 17.397       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 35.995                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                    ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                         ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 19.058       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 16.937       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.003                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 19.059       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 16.944       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.032                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 19.059       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 16.973       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.032                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 18.859       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 17.173       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.075                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 18.404       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 17.671       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 18.830       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 17.320       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.201                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 18.354       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 17.847       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.215                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 18.566       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 17.649       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.410                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 18.568       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 17.842       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.465                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 19.041       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 17.424       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.648                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 18.356       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 18.292       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.664                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 18.566       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 18.098       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.817                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 18.565       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 18.252       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 37.380                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 18.829       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 18.551       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 37.467                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 19.042       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 18.425       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                     ; 37.682                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.847       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 18.835       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                     ; 37.894                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.058       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.836       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                              ; 196.601                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.056       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.545       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                         ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                               ; 196.866                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.846       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.020       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 54.16 MHz ; 54.16 MHz       ; clk                 ;      ;
; 58.75 MHz ; 58.75 MHz       ; cmos_pclk           ;      ;
; 120.8 MHz ; 120.8 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cmos_pclk           ; 0.418  ; 0.000         ;
; clk                 ; 0.768  ; 0.000         ;
; altera_reserved_tck ; 45.861 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.365 ; 0.000         ;
; cmos_pclk           ; 0.365 ; 0.000         ;
; altera_reserved_tck ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cmos_pclk           ; 6.761  ; 0.000         ;
; clk                 ; 6.923  ; 0.000         ;
; altera_reserved_tck ; 45.924 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.547 ; 0.000         ;
; altera_reserved_tck ; 0.986 ; 0.000         ;
; cmos_pclk           ; 1.369 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; cmos_pclk           ; 8.092  ; 0.000             ;
; clk                 ; 9.450  ; 0.000             ;
; altera_reserved_tck ; 49.579 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.418 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.806      ; 9.375      ;
; 0.448 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.784      ; 9.323      ;
; 0.512 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 9.258      ;
; 0.590 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.797      ; 9.194      ;
; 0.615 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.782      ; 9.154      ;
; 0.663 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 9.107      ;
; 0.681 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.805      ; 9.111      ;
; 0.682 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.431      ; 8.699      ;
; 0.718 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.797      ; 9.066      ;
; 0.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.634      ;
; 0.757 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.797      ; 9.027      ;
; 0.759 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 9.011      ;
; 0.773 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.797      ; 9.011      ;
; 0.773 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.798      ; 9.012      ;
; 0.791 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.806      ; 9.002      ;
; 0.798 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 8.972      ;
; 0.819 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.805      ; 8.973      ;
; 0.850 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.431      ; 8.531      ;
; 0.857 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.784      ; 8.914      ;
; 0.861 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.798      ; 8.924      ;
; 0.888 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.801      ; 8.900      ;
; 0.893 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.784      ; 8.878      ;
; 0.901 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 8.869      ;
; 0.906 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.784      ; 8.865      ;
; 0.914 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.466      ;
; 0.930 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.806      ; 8.863      ;
; 0.934 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.804      ; 8.857      ;
; 0.958 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.798      ; 8.827      ;
; 0.963 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.797      ; 8.821      ;
; 0.976 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.807      ; 8.818      ;
; 0.991 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 8.779      ;
; 1.005 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.782      ; 8.764      ;
; 1.019 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|isp_gamma_lut_y:lut_y|altsyncram:Ram0_rtl_0|altsyncram_3991:auto_generated|ram_block1a0~porta_address_reg0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.432      ; 8.400      ;
; 1.021 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 8.749      ;
; 1.033 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[2]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.798      ; 8.752      ;
; 1.055 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.782      ; 8.714      ;
; 1.059 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.805      ; 8.733      ;
; 1.084 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.431      ; 8.297      ;
; 1.085 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.431      ; 8.296      ;
; 1.093 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.798      ; 8.692      ;
; 1.109 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.270      ;
; 1.109 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.270      ;
; 1.109 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.270      ;
; 1.109 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.270      ;
; 1.109 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.270      ;
; 1.109 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.270      ;
; 1.109 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.270      ;
; 1.109 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.270      ;
; 1.115 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.807      ; 8.679      ;
; 1.117 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.802      ; 8.672      ;
; 1.124 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.781      ; 8.644      ;
; 1.130 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.453      ; 8.273      ;
; 1.140 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.431      ; 8.241      ;
; 1.148 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.232      ;
; 1.149 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.231      ;
; 1.161 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[3]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.815      ; 8.641      ;
; 1.173 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.428      ; 8.205      ;
; 1.173 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.428      ; 8.205      ;
; 1.173 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.428      ; 8.205      ;
; 1.173 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.428      ; 8.205      ;
; 1.173 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.428      ; 8.205      ;
; 1.173 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.428      ; 8.205      ;
; 1.173 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.428      ; 8.205      ;
; 1.173 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.428      ; 8.205      ;
; 1.175 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[7]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.800      ; 8.612      ;
; 1.203 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.782      ; 8.566      ;
; 1.204 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.176      ;
; 1.222 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.781      ; 8.546      ;
; 1.234 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.805      ; 8.558      ;
; 1.248 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.798      ; 8.537      ;
; 1.280 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[2]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.816      ; 8.523      ;
; 1.298 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.453      ; 8.105      ;
; 1.301 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.079      ;
; 1.303 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.431      ; 8.078      ;
; 1.311 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.069      ;
; 1.311 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[7]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.801      ; 8.477      ;
; 1.322 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.782      ; 8.447      ;
; 1.322 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.782      ; 8.447      ;
; 1.323 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.057      ;
; 1.331 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[2]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.782      ; 8.438      ;
; 1.334 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[2]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.784      ; 8.437      ;
; 1.355 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[3]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.782      ; 8.414      ;
; 1.366 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.781      ; 8.402      ;
; 1.367 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 8.013      ;
; 1.368 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.806      ; 8.425      ;
; 1.375 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 8.004      ;
; 1.377 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[7]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.781      ; 8.391      ;
; 1.387 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 7.992      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.778      ; 8.375      ;
; 1.390 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.778      ; 8.375      ;
; 1.391 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|href_dly[3]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 8.379      ;
; 1.395 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[7]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.783      ; 8.375      ;
; 1.420 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 7.960      ;
; 1.454 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.777      ; 8.310      ;
; 1.454 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.777      ; 8.310      ;
; 1.457 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|data_v[12]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.784      ; 8.314      ;
; 1.469 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.430      ; 7.911      ;
; 1.488 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.429      ; 7.891      ;
; 1.532 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.453      ; 7.871      ;
; 1.533 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.453      ; 7.870      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.768 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -4.709     ; 4.545      ;
; 0.768 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 4.545      ;
; 0.845 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -4.708     ; 4.469      ;
; 0.845 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.708     ; 4.469      ;
; 0.953 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -4.701     ; 4.368      ;
; 1.030 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -4.700     ; 4.292      ;
; 1.168 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 4.145      ;
; 1.185 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -4.709     ; 4.128      ;
; 1.185 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 4.128      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.708     ; 4.069      ;
; 1.370 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -4.701     ; 3.951      ;
; 1.529 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -4.709     ; 3.784      ;
; 1.529 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 3.784      ;
; 1.585 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 3.728      ;
; 1.612 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.302     ; 4.108      ;
; 1.689 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.301     ; 4.032      ;
; 1.714 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -4.701     ; 3.607      ;
; 1.776 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.092      ; 9.375      ;
; 1.806 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.070      ; 9.323      ;
; 1.859 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -4.709     ; 3.454      ;
; 1.859 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 3.454      ;
; 1.870 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.069      ; 9.258      ;
; 1.929 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 3.384      ;
; 1.945 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -4.709     ; 3.368      ;
; 1.945 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 3.368      ;
; 1.948 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.083      ; 9.194      ;
; 1.973 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.068      ; 9.154      ;
; 2.021 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.069      ; 9.107      ;
; 2.029 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.302     ; 3.691      ;
; 2.039 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.091      ; 9.111      ;
; 2.040 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; 0.717      ; 8.699      ;
; 2.043 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -4.701     ; 3.278      ;
; 2.076 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.083      ; 9.066      ;
; 2.104 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; 0.716      ; 8.634      ;
; 2.115 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.083      ; 9.027      ;
; 2.117 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.069      ; 9.011      ;
; 2.130 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -4.701     ; 3.191      ;
; 2.131 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.083      ; 9.011      ;
; 2.131 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.084      ; 9.012      ;
; 2.149 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.092      ; 9.002      ;
; 2.156 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.069      ; 8.972      ;
; 2.177 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.091      ; 8.973      ;
; 2.182 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0             ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -5.023     ; 2.817      ;
; 2.182 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -5.023     ; 2.817      ;
; 2.208 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                  ; clk          ; clk         ; 10.000       ; 0.717      ; 8.531      ;
; 2.215 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.070      ; 8.914      ;
; 2.219 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.084      ; 8.924      ;
; 2.246 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.087      ; 8.900      ;
; 2.251 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.070      ; 8.878      ;
; 2.259 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 3.054      ;
; 2.259 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.069      ; 8.869      ;
; 2.264 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.070      ; 8.865      ;
; 2.272 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                  ; clk          ; clk         ; 10.000       ; 0.716      ; 8.466      ;
; 2.288 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.092      ; 8.863      ;
; 2.292 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.090      ; 8.857      ;
; 2.316 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.084      ; 8.827      ;
; 2.321 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.083      ; 8.821      ;
; 2.334 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.093      ; 8.818      ;
; 2.338 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -4.709     ; 2.975      ;
; 2.338 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 2.975      ;
; 2.345 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 2.968      ;
; 2.349 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.069      ; 8.779      ;
; 2.363 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.068      ; 8.764      ;
; 2.373 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.302     ; 3.347      ;
; 2.377 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|isp_gamma_lut_y:lut_y|altsyncram:Ram0_rtl_0|altsyncram_3991:auto_generated|ram_block1a0~porta_address_reg0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.718      ; 8.400      ;
; 2.379 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.069      ; 8.749      ;
; 2.387 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -5.015     ; 2.620      ;
; 2.391 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -4.709     ; 2.922      ;
; 2.391 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -4.709     ; 2.922      ;
; 2.391 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[2]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.084      ; 8.752      ;
; 2.413 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.068      ; 8.714      ;
; 2.417 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.091      ; 8.733      ;
; 2.442 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                   ; clk          ; clk         ; 10.000       ; 0.717      ; 8.297      ;
; 2.443 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                   ; clk          ; clk         ; 10.000       ; 0.717      ; 8.296      ;
; 2.451 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.084      ; 8.692      ;
; 2.461 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_b[4]                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[4]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -4.696     ; 2.865      ;
; 2.467 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                      ; clk          ; clk         ; 10.000       ; 0.715      ; 8.270      ;
; 2.467 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                   ; clk          ; clk         ; 10.000       ; 0.715      ; 8.270      ;
; 2.467 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                               ; clk          ; clk         ; 10.000       ; 0.715      ; 8.270      ;
; 2.467 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                               ; clk          ; clk         ; 10.000       ; 0.715      ; 8.270      ;
; 2.467 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                               ; clk          ; clk         ; 10.000       ; 0.715      ; 8.270      ;
; 2.467 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                               ; clk          ; clk         ; 10.000       ; 0.715      ; 8.270      ;
; 2.467 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                               ; clk          ; clk         ; 10.000       ; 0.715      ; 8.270      ;
; 2.467 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                               ; clk          ; clk         ; 10.000       ; 0.715      ; 8.270      ;
; 2.473 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.093      ; 8.679      ;
; 2.475 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.088      ; 8.672      ;
; 2.482 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.067      ; 8.644      ;
; 2.488 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_g[4]                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[4]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -4.696     ; 2.838      ;
; 2.488 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; 0.739      ; 8.273      ;
; 2.498 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                   ; clk          ; clk         ; 10.000       ; 0.717      ; 8.241      ;
; 2.506 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                   ; clk          ; clk         ; 10.000       ; 0.716      ; 8.232      ;
; 2.507 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                   ; clk          ; clk         ; 10.000       ; 0.716      ; 8.231      ;
; 2.519 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[3]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 1.101      ; 8.641      ;
; 2.523 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -4.701     ; 2.798      ;
; 2.531 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                      ; clk          ; clk         ; 10.000       ; 0.714      ; 8.205      ;
; 2.531 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                   ; clk          ; clk         ; 10.000       ; 0.714      ; 8.205      ;
; 2.531 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                               ; clk          ; clk         ; 10.000       ; 0.714      ; 8.205      ;
; 2.531 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                               ; clk          ; clk         ; 10.000       ; 0.714      ; 8.205      ;
; 2.531 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                               ; clk          ; clk         ; 10.000       ; 0.714      ; 8.205      ;
; 2.531 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                               ; clk          ; clk         ; 10.000       ; 0.714      ; 8.205      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.296      ;
; 46.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 3.904      ;
; 46.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.753      ;
; 46.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.578      ;
; 46.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.561      ;
; 46.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.524      ;
; 46.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.461      ;
; 46.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.435      ;
; 46.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.417      ;
; 46.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.278      ;
; 46.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 3.240      ;
; 47.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 3.118      ;
; 47.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.043      ;
; 47.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 3.035      ;
; 47.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.961      ;
; 47.538 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.628      ;
; 47.544 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.620      ;
; 47.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.503      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.744      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.744      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.744      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.744      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.744      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.744      ;
; 93.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.391      ;
; 93.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.391      ;
; 93.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.352      ;
; 93.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.352      ;
; 93.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.352      ;
; 93.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.352      ;
; 93.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.352      ;
; 93.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.352      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.273      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.273      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.273      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.273      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.273      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.273      ;
; 93.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.999      ;
; 93.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.999      ;
; 94.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.897      ;
; 94.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.897      ;
; 94.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.446      ;
; 94.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.446      ;
; 94.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.446      ;
; 94.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.446      ;
; 94.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.446      ;
; 94.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.446      ;
; 94.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.386      ;
; 94.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.386      ;
; 94.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.386      ;
; 94.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.386      ;
; 94.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.386      ;
; 94.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.070      ;
; 94.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.070      ;
; 94.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.085      ;
; 94.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.085      ;
; 94.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.085      ;
; 94.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.085      ;
; 94.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.085      ;
; 94.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.085      ;
; 94.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.085      ;
; 94.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.079      ;
; 94.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.994      ;
; 94.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.994      ;
; 94.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.994      ;
; 94.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.994      ;
; 94.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.994      ;
; 95.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.877      ;
; 95.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.877      ;
; 95.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.766      ;
; 95.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.711      ;
; 95.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.687      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.638      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.638      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.638      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.638      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.638      ;
; 95.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.623      ;
; 95.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.623      ;
; 95.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.623      ;
; 95.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.623      ;
; 95.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.623      ;
; 95.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.542      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.532      ;
; 95.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.509      ;
; 95.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.509      ;
; 95.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.509      ;
; 95.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.509      ;
; 95.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.509      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; clk          ; clk         ; 0.000        ; 1.148      ; 1.743      ;
; 0.382 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[22]                                                                                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; clk          ; clk         ; 0.000        ; 1.148      ; 1.760      ;
; 0.385 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonRd            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonRd            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[13]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[14]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[9]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[8]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[8]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[6]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[7]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_awb_done                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_awb_done                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_mask_ae_done                                                                                                                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_mask_ae_done                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_ae_done                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_ae_done                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                                                ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|colorbar_en                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|colorbar_en                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[4]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[3]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_go ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_go ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][74]                                                                                                                      ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][74]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                                                                                                      ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                                                     ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]                                                                     ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                    ; nios2_camera_sdram_lcd:sopc|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                             ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|burst_stalled                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|burst_stalled                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|end_begintransfer                                                                                                                                ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|end_begintransfer                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[2]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[2]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|burstcount_register[1]                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_master_translator:dvp_wch_avalon_master_translator|burstcount_register[1]                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[3]                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[3]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                       ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][91]                                                                                                                      ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][91]                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[0]                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[0]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[1]                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_next.010                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_next.010                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[2]                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_count[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_next.101                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_next.101                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_state.101                                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_state.101                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_cmd[2]                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|i_cmd[2]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|ack_refresh_request                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|ack_refresh_request                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|refresh_request                                                                                                                                                                ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|refresh_request                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|nios2_camera_sdram_lcd_sdram_input_efifo_module:the_nios2_camera_sdram_lcd_sdram_input_efifo_module|wr_address                                                                 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|nios2_camera_sdram_lcd_sdram_input_efifo_module:the_nios2_camera_sdram_lcd_sdram_input_efifo_module|wr_address                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|active_cs_n                                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|active_cs_n                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_state.000100000                                                                                                                                                              ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_state.000100000                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_count[0]                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_count[0]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_count[2]                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|m_count[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.148      ; 1.743      ;
; 0.382 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[22]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.148      ; 1.760      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_line                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_line                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_line                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_line                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_line                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_line                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[1]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[1]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[2]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_pix                                                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_pix                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|dvp_frame_cnt[0]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|dvp_frame_cnt[0]                                                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_pix                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_pix                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_pix                                                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_pix                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[0]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[0]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.684      ;
; 0.430 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[1]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[1]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[2]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[2]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[0]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[0]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.044      ; 0.684      ;
; 0.454 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.434      ; 1.118      ;
; 0.461 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.123      ;
; 0.465 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 1.119      ;
; 0.465 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 1.119      ;
; 0.466 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|pos_r[9]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.422      ; 1.118      ;
; 0.470 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[2]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[2]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p32[5]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p31[5]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p32[3]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p31[3]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[5]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[5]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[6]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[6]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[6]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p42[6]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[1]                                                                                                ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[2]                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[4]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[4]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p54[0]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p53[0]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|in_raw_r[1]                                                                                                ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[1]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[2]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[2]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.741      ;
; 0.478 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[23]                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[23]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[2]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[2]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.748      ;
; 0.481 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[1]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[1]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.749      ;
; 0.481 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.143      ;
; 0.486 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 1.140      ;
; 0.486 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.424      ; 1.140      ;
; 0.488 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.755      ;
; 0.488 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.755      ;
; 0.489 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.756      ;
; 0.490 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p23[2]                                                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p22[2]                                                                                                                                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[1]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[2]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[2]                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p23[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p22[4]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[7]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[13]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[6]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.761      ;
; 0.495 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[6]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.762      ;
; 0.495 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_g[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_g_1[6]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.762      ;
; 0.496 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[3]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.176      ; 1.902      ;
; 0.502 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.770      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.771      ;
; 0.504 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.434      ; 1.168      ;
; 0.506 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.774      ;
; 0.506 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.774      ;
; 0.506 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.774      ;
; 0.509 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[4]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.448      ; 1.187      ;
; 0.509 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[5]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 0.775      ;
; 0.510 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.432      ; 1.172      ;
; 0.510 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[1]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 0.776      ;
; 0.510 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[6]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.071      ; 0.776      ;
; 0.511 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[2]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.448      ; 1.189      ;
; 0.514 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.781      ;
; 0.515 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.782      ;
; 0.516 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.783      ;
; 0.516 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[8]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.783      ;
; 0.517 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[8]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.784      ;
; 0.520 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[4]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.176      ; 1.926      ;
; 0.524 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 0.793      ;
; 0.525 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.363      ; 1.118      ;
; 0.525 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[20]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 0.794      ;
; 0.528 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[23]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 0.797      ;
; 0.530 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[22]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 0.799      ;
; 0.532 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.361      ; 1.123      ;
; 0.533 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.434      ; 1.197      ;
; 0.537 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|pos_r[9]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.351      ; 1.118      ;
; 0.552 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.361      ; 1.143      ;
; 0.575 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.363      ; 1.168      ;
; 0.580 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[5]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.176      ; 1.986      ;
; 0.581 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.361      ; 1.172      ;
; 0.582 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[1]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.448      ; 1.260      ;
; 0.583 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[6]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.441      ; 1.254      ;
; 0.587 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[11]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 1.176      ; 1.993      ;
; 0.594 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r_1[5]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|v_r[12]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.862      ;
; 0.596 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[3]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.448      ; 1.274      ;
; 0.598 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|vsync_r[0]                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|vsync_r[1]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[3]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[3]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.866      ;
; 0.601 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[4]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[4]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r[3]                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r_1[3]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[3]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.870      ;
; 0.602 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r[1]                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r_1[1]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.072      ; 0.869      ;
; 0.603 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[3]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 0.871      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[31]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.416 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.727      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.475 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.756      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[33]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.767      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.787      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.788      ;
; 0.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.855      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.859      ;
; 0.600 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.869      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.870      ;
; 0.607 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.875      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.878      ;
; 0.619 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.886      ;
; 0.619 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[18]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[22]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.888      ;
; 0.621 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[19]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[13]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.889      ;
; 0.623 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.890      ;
; 0.627 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.895      ;
; 0.627 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.895      ;
; 0.628 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.895      ;
; 0.629 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[35]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.897      ;
; 0.633 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.901      ;
; 0.635 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[4]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.903      ;
; 0.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.904      ;
; 0.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.911      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.911      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.912      ;
; 0.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.916      ;
; 0.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.920      ;
; 0.666 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[8]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.933      ;
; 0.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.935      ;
; 0.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.944      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.958      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.761  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.256     ; 1.933      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.806  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.257     ; 1.887      ;
; 6.809  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.255     ; 1.886      ;
; 6.809  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.255     ; 1.886      ;
; 6.809  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.255     ; 1.886      ;
; 6.809  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.255     ; 1.886      ;
; 6.809  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.255     ; 1.886      ;
; 6.809  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.255     ; 1.886      ;
; 6.809  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 8.928        ; -0.255     ; 1.886      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.909  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.109     ; 1.933      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.954  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.110     ; 1.887      ;
; 6.957  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.108     ; 1.886      ;
; 6.957  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.108     ; 1.886      ;
; 6.957  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.108     ; 1.886      ;
; 6.957  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.108     ; 1.886      ;
; 6.957  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.108     ; 1.886      ;
; 6.957  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.108     ; 1.886      ;
; 6.957  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.108     ; 1.886      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a17                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a16                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a15                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a14                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a13                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a12                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a11                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a10                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a9                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a8                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a7                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.244      ; 2.300      ;
; 15.874 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.072     ; 1.933      ;
; 15.874 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.072     ; 1.933      ;
; 15.874 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.072     ; 1.933      ;
; 15.874 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.072     ; 1.933      ;
; 15.874 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.072     ; 1.933      ;
; 15.874 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.072     ; 1.933      ;
; 15.874 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.072     ; 1.933      ;
; 15.874 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.072     ; 1.933      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.923 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                ; clk          ; clk         ; 10.000       ; 4.799      ; 7.898      ;
; 7.216 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                ; clk          ; clk         ; 10.000       ; 4.791      ; 7.597      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.701 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; clk          ; clk         ; 10.000       ; -0.388     ; 1.933      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; clk          ; clk         ; 10.000       ; -0.389     ; 1.887      ;
; 7.749 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk          ; clk         ; 10.000       ; -0.387     ; 1.886      ;
; 7.749 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk          ; clk         ; 10.000       ; -0.387     ; 1.886      ;
; 7.749 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk          ; clk         ; 10.000       ; -0.387     ; 1.886      ;
; 7.749 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk          ; clk         ; 10.000       ; -0.387     ; 1.886      ;
; 7.749 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk          ; clk         ; 10.000       ; -0.387     ; 1.886      ;
; 7.749 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk          ; clk         ; 10.000       ; -0.387     ; 1.886      ;
; 7.749 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; clk          ; clk         ; 10.000       ; -0.387     ; 1.886      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.119 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; clk          ; clk         ; 10.000       ; 0.030      ; 1.933      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.164 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; clk          ; clk         ; 10.000       ; 0.029      ; 1.887      ;
; 8.167 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk          ; clk         ; 10.000       ; 0.031      ; 1.886      ;
; 8.167 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk          ; clk         ; 10.000       ; 0.031      ; 1.886      ;
; 8.167 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk          ; clk         ; 10.000       ; 0.031      ; 1.886      ;
; 8.167 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk          ; clk         ; 10.000       ; 0.031      ; 1.886      ;
; 8.167 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk          ; clk         ; 10.000       ; 0.031      ; 1.886      ;
; 8.167 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk          ; clk         ; 10.000       ; 0.031      ; 1.886      ;
; 8.167 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; clk          ; clk         ; 10.000       ; 0.031      ; 1.886      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[1]                                                                                                                  ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[2]                                                                                                                  ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[3]                                                                                                                  ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[4]                                                                                                                  ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[5]                                                                                                                  ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[6]                                                                                                                  ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[7]                                                                                                                  ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[0]                                                                                                                  ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[0]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[1]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[2]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[3]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[4]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[5]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[6]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[7]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[8]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[9]                                                                                                                 ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[10]                                                                                                                ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[11]                                                                                                                ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[12]                                                                                                                ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[13]                                                                                                                ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[14]                                                                                                                ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
; 8.333 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[15]                                                                                                                ; clk          ; clk         ; 10.000       ; 3.959      ; 5.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.232      ;
; 47.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.629      ;
; 48.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 1.439      ;
; 94.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.939      ;
; 94.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.939      ;
; 94.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.939      ;
; 94.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.939      ;
; 94.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.939      ;
; 94.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 4.939      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.563      ;
; 95.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.343      ;
; 95.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.343      ;
; 95.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.232      ;
; 95.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.232      ;
; 95.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.232      ;
; 95.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.232      ;
; 95.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.232      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.011      ;
; 97.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.703      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.172      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.172      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.172      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.172      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.172      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.172      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.172      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.172      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.160      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.063      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.885      ;
; 98.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.841      ;
; 98.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.841      ;
; 98.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.371      ;
; 98.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.371      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.547 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                                 ; clk          ; clk         ; 0.000        ; 5.595      ; 6.337      ;
; 0.772 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                 ; clk          ; clk         ; 0.000        ; 5.603      ; 6.570      ;
; 0.776 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.541      ; 1.512      ;
; 0.828 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; clk          ; clk         ; 0.000        ; 0.537      ; 1.560      ;
; 0.828 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; clk          ; clk         ; 0.000        ; 0.537      ; 1.560      ;
; 0.828 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; clk          ; clk         ; 0.000        ; 0.537      ; 1.560      ;
; 0.828 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; clk          ; clk         ; 0.000        ; 0.537      ; 1.560      ;
; 1.054 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; clk          ; clk         ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.322      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[0]                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 1.328      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.362      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[3]                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 1.511      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_translator:pll_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.245 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.512      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.291 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                               ; clk          ; clk         ; 0.000        ; 0.074      ; 1.560      ;
; 1.364 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                   ; clk          ; clk         ; 0.000        ; 0.496      ; 2.055      ;
; 1.364 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                   ; clk          ; clk         ; 0.000        ; 0.496      ; 2.055      ;
; 1.364 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                   ; clk          ; clk         ; 0.000        ; 0.496      ; 2.055      ;
; 1.364 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                   ; clk          ; clk         ; 0.000        ; 0.496      ; 2.055      ;
; 1.364 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                   ; clk          ; clk         ; 0.000        ; 0.496      ; 2.055      ;
; 1.364 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                                 ; clk          ; clk         ; 0.000        ; 0.496      ; 2.055      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 1.637      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.254      ;
; 0.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.254      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.715      ;
; 1.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.715      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.724      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.568  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.842      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.956      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.962      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.962      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.962      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.962      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.962      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.962      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.962      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.962      ;
; 2.087  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.350      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.219  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.477      ;
; 3.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.634      ;
; 3.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.634      ;
; 3.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.634      ;
; 3.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.634      ;
; 3.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.634      ;
; 3.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 3.759      ;
; 3.514  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 3.759      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.630  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.888      ;
; 3.978  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.218      ;
; 3.978  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.218      ;
; 3.978  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.218      ;
; 3.978  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.218      ;
; 3.978  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.218      ;
; 3.978  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 4.218      ;
; 50.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.292      ; 1.311      ;
; 51.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.284      ; 2.346      ;
; 53.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.287      ; 3.634      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.369  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.073      ; 1.637      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.378  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.075      ; 1.648      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.428  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.074      ; 1.697      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a17                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a16                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a15                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a14                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a13                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a12                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a11                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a10                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a8                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a7                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 1.489  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.387      ; 2.066      ;
; 10.113 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; -8.928       ; 0.257      ; 1.637      ;
; 10.113 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; -8.928       ; 0.257      ; 1.637      ;
; 10.113 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; -8.928       ; 0.257      ; 1.637      ;
; 10.113 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; -8.928       ; 0.257      ; 1.637      ;
; 10.113 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; -8.928       ; 0.257      ; 1.637      ;
; 10.113 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; -8.928       ; 0.257      ; 1.637      ;
; 10.113 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; -8.928       ; 0.257      ; 1.637      ;
; 10.113 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; -8.928       ; 0.257      ; 1.637      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[0]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[10]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[11]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[12]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[13]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[14]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[15]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[16]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[1]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[2]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[3]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[4]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[5]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[6]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[7]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[8]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[9]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[0]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[10]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[11]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[12]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[13]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[14]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[15]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[16]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[1]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[2]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[3]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[4]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[5]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[6]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[7]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[8]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[9]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[0]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[10]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[11]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[12]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[13]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[14]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[15]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[16]            ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[1]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[2]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[3]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[4]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[5]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[6]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[7]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[8]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[9]             ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[0]~_Duplicate_1 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[1]~_Duplicate_1 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[2]~_Duplicate_1 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[3]~_Duplicate_1 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[4]~_Duplicate_1 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[5]~_Duplicate_1 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[6]~_Duplicate_1 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[7]~_Duplicate_1 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[0]              ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[0]~_Duplicate_2 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[1]              ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[1]~_Duplicate_2 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[2]              ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[2]~_Duplicate_2 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[3]              ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[3]~_Duplicate_2 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[4]              ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[4]~_Duplicate_2 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[5]              ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[5]~_Duplicate_2 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[6]              ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[6]~_Duplicate_2 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[7]              ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[7]~_Duplicate_2 ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[10]               ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[11]               ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[12]               ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[13]               ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[14]               ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[15]               ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[4]                ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[5]                ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[6]                ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[7]                ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[8]                ;
; 8.092 ; 8.474        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[9]                ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[0]             ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[10]            ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[11]            ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[12]            ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[13]            ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[14]            ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[15]            ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[16]            ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[1]             ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[2]             ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[3]             ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[4]             ;
; 8.093 ; 8.475        ; 0.382          ; High Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[5]             ;
+-------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[0]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[10]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[11]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[12]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[13]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[14]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[15]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[16]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[1]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[2]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[3]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[4]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[5]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[6]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[7]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[8]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_br[9]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[0]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[10]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[11]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[12]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[13]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[14]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[15]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[16]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[1]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[2]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[3]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[4]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[5]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[6]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[7]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[8]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_gb[9]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[0]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[10]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[11]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[12]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[13]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[14]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[15]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[16]            ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[1]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[2]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[3]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[4]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[5]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[6]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[7]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[8]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_rr[9]             ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[0]~_Duplicate_1 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[1]~_Duplicate_1 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[2]~_Duplicate_1 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[3]~_Duplicate_1 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[4]~_Duplicate_1 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[5]~_Duplicate_1 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[6]~_Duplicate_1 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_b_1[7]~_Duplicate_1 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[0]              ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[0]~_Duplicate_2 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[1]              ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[1]~_Duplicate_2 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[2]              ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[2]~_Duplicate_2 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[3]              ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[3]~_Duplicate_2 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[4]              ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[4]~_Duplicate_2 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[5]              ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[5]~_Duplicate_2 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[6]              ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[6]~_Duplicate_2 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[7]              ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_r_1[7]~_Duplicate_2 ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[10]               ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[11]               ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[12]               ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[13]               ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[14]               ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[15]               ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[4]                ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[5]                ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[6]                ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[7]                ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[8]                ;
; 9.450 ; 9.832        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|data_b[9]                ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[0]             ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[10]            ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[11]            ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[12]            ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[13]            ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[14]            ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[15]            ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[16]            ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[1]             ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[2]             ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[3]             ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[4]             ;
; 9.451 ; 9.833        ; 0.382          ; High Pulse Width ; clk   ; Fall       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bb[5]             ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.579 ; 49.795       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ;
; 49.583 ; 49.799       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.799       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                                                         ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                         ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                     ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                   ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                      ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                      ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                      ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                      ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                      ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                                                          ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                                                          ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                                                          ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                                           ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                                           ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                                           ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                                           ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                                           ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                         ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                            ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                         ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.560  ; 2.780  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.898  ; 6.616  ; Rise       ; altera_reserved_tck ;
; cmos_scl            ; clk                 ; 5.067  ; 5.057  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 4.798  ; 4.841  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 1.165  ; 1.188  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 1.106  ; 1.128  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 1.163  ; 1.186  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 1.155  ; 1.178  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 1.132  ; 1.155  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 1.144  ; 1.167  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 1.145  ; 1.168  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 1.096  ; 1.118  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 1.152  ; 1.175  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 1.150  ; 1.173  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 1.155  ; 1.178  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 1.165  ; 1.188  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 1.143  ; 1.166  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 1.165  ; 1.188  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 1.155  ; 1.178  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 1.154  ; 1.177  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 1.154  ; 1.177  ; Rise       ; clk                 ;
; cmos_db[*]          ; clk                 ; 1.943  ; 1.957  ; Fall       ; clk                 ;
;  cmos_db[0]         ; clk                 ; 0.198  ; 0.295  ; Fall       ; clk                 ;
;  cmos_db[1]         ; clk                 ; 1.303  ; 1.407  ; Fall       ; clk                 ;
;  cmos_db[2]         ; clk                 ; 1.655  ; 1.674  ; Fall       ; clk                 ;
;  cmos_db[3]         ; clk                 ; -2.114 ; -1.923 ; Fall       ; clk                 ;
;  cmos_db[4]         ; clk                 ; 1.943  ; 1.957  ; Fall       ; clk                 ;
;  cmos_db[5]         ; clk                 ; 0.376  ; 0.471  ; Fall       ; clk                 ;
;  cmos_db[6]         ; clk                 ; 1.434  ; 1.365  ; Fall       ; clk                 ;
;  cmos_db[7]         ; clk                 ; 0.842  ; 0.828  ; Fall       ; clk                 ;
; cmos_href           ; clk                 ; 0.120  ; 0.220  ; Fall       ; clk                 ;
; cmos_vsync          ; clk                 ; 0.712  ; 0.778  ; Fall       ; clk                 ;
; cmos_db[*]          ; cmos_pclk           ; -0.865 ; -0.851 ; Rise       ; cmos_pclk           ;
;  cmos_db[0]         ; cmos_pclk           ; -2.610 ; -2.513 ; Rise       ; cmos_pclk           ;
;  cmos_db[1]         ; cmos_pclk           ; -1.505 ; -1.401 ; Rise       ; cmos_pclk           ;
;  cmos_db[2]         ; cmos_pclk           ; -1.153 ; -1.134 ; Rise       ; cmos_pclk           ;
;  cmos_db[3]         ; cmos_pclk           ; -4.922 ; -4.731 ; Rise       ; cmos_pclk           ;
;  cmos_db[4]         ; cmos_pclk           ; -0.865 ; -0.851 ; Rise       ; cmos_pclk           ;
;  cmos_db[5]         ; cmos_pclk           ; -2.432 ; -2.337 ; Rise       ; cmos_pclk           ;
;  cmos_db[6]         ; cmos_pclk           ; -1.374 ; -1.443 ; Rise       ; cmos_pclk           ;
;  cmos_db[7]         ; cmos_pclk           ; -1.966 ; -1.980 ; Rise       ; cmos_pclk           ;
; cmos_href           ; cmos_pclk           ; -2.688 ; -2.588 ; Rise       ; cmos_pclk           ;
; cmos_vsync          ; cmos_pclk           ; -2.096 ; -2.030 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.512  ; 1.448  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.699 ; -0.813 ; Rise       ; altera_reserved_tck ;
; cmos_scl            ; clk                 ; -4.324 ; -4.302 ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; -4.003 ; -4.010 ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; -0.571 ; -0.594 ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; -0.581 ; -0.604 ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; -0.633 ; -0.657 ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; -0.625 ; -0.649 ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; -0.602 ; -0.626 ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; -0.615 ; -0.639 ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; -0.616 ; -0.640 ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; -0.571 ; -0.594 ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; -0.622 ; -0.646 ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; -0.620 ; -0.644 ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; -0.626 ; -0.650 ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; -0.636 ; -0.660 ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; -0.613 ; -0.637 ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; -0.636 ; -0.660 ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; -0.626 ; -0.650 ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; -0.625 ; -0.649 ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; -0.625 ; -0.649 ; Rise       ; clk                 ;
; cmos_db[*]          ; clk                 ; 3.009  ; 2.851  ; Fall       ; clk                 ;
;  cmos_db[0]         ; clk                 ; 0.762  ; 0.678  ; Fall       ; clk                 ;
;  cmos_db[1]         ; clk                 ; -0.262 ; -0.336 ; Fall       ; clk                 ;
;  cmos_db[2]         ; clk                 ; -0.603 ; -0.593 ; Fall       ; clk                 ;
;  cmos_db[3]         ; clk                 ; 3.009  ; 2.851  ; Fall       ; clk                 ;
;  cmos_db[4]         ; clk                 ; -0.899 ; -0.891 ; Fall       ; clk                 ;
;  cmos_db[5]         ; clk                 ; 0.628  ; 0.561  ; Fall       ; clk                 ;
;  cmos_db[6]         ; clk                 ; -0.368 ; -0.268 ; Fall       ; clk                 ;
;  cmos_db[7]         ; clk                 ; 0.178  ; 0.219  ; Fall       ; clk                 ;
; cmos_href           ; clk                 ; 0.837  ; 0.751  ; Fall       ; clk                 ;
; cmos_vsync          ; clk                 ; 0.306  ; 0.268  ; Fall       ; clk                 ;
; cmos_db[*]          ; cmos_pclk           ; 5.533  ; 5.375  ; Rise       ; cmos_pclk           ;
;  cmos_db[0]         ; cmos_pclk           ; 3.286  ; 3.202  ; Rise       ; cmos_pclk           ;
;  cmos_db[1]         ; cmos_pclk           ; 2.262  ; 2.188  ; Rise       ; cmos_pclk           ;
;  cmos_db[2]         ; cmos_pclk           ; 1.921  ; 1.931  ; Rise       ; cmos_pclk           ;
;  cmos_db[3]         ; cmos_pclk           ; 5.533  ; 5.375  ; Rise       ; cmos_pclk           ;
;  cmos_db[4]         ; cmos_pclk           ; 1.625  ; 1.633  ; Rise       ; cmos_pclk           ;
;  cmos_db[5]         ; cmos_pclk           ; 3.152  ; 3.085  ; Rise       ; cmos_pclk           ;
;  cmos_db[6]         ; cmos_pclk           ; 2.156  ; 2.256  ; Rise       ; cmos_pclk           ;
;  cmos_db[7]         ; cmos_pclk           ; 2.702  ; 2.743  ; Rise       ; cmos_pclk           ;
; cmos_href           ; cmos_pclk           ; 3.361  ; 3.275  ; Rise       ; cmos_pclk           ;
; cmos_vsync          ; cmos_pclk           ; 2.830  ; 2.792  ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.845 ; 12.424 ; Fall       ; altera_reserved_tck ;
; cmos_pwdn           ; clk                 ; 6.697  ; 6.196  ; Rise       ; clk                 ;
; cmos_rst_n          ; clk                 ; 5.909  ; 5.522  ; Rise       ; clk                 ;
; cmos_scl            ; clk                 ; 5.502  ; 5.210  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 7.693  ; 7.256  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 2.972  ; 2.950  ; Rise       ; clk                 ;
; lcd_b[*]            ; clk                 ; 12.161 ; 11.560 ; Rise       ; clk                 ;
;  lcd_b[3]           ; clk                 ; 9.085  ; 8.632  ; Rise       ; clk                 ;
;  lcd_b[4]           ; clk                 ; 12.161 ; 11.560 ; Rise       ; clk                 ;
;  lcd_b[5]           ; clk                 ; 9.334  ; 8.953  ; Rise       ; clk                 ;
;  lcd_b[6]           ; clk                 ; 9.429  ; 8.938  ; Rise       ; clk                 ;
;  lcd_b[7]           ; clk                 ; 9.189  ; 8.767  ; Rise       ; clk                 ;
; lcd_dclk            ; clk                 ; 2.972  ; 3.049  ; Rise       ; clk                 ;
; lcd_de              ; clk                 ; 5.180  ; 4.881  ; Rise       ; clk                 ;
; lcd_g[*]            ; clk                 ; 9.154  ; 8.719  ; Rise       ; clk                 ;
;  lcd_g[2]           ; clk                 ; 8.932  ; 8.479  ; Rise       ; clk                 ;
;  lcd_g[3]           ; clk                 ; 9.014  ; 8.546  ; Rise       ; clk                 ;
;  lcd_g[4]           ; clk                 ; 9.154  ; 8.719  ; Rise       ; clk                 ;
;  lcd_g[5]           ; clk                 ; 8.798  ; 8.384  ; Rise       ; clk                 ;
;  lcd_g[6]           ; clk                 ; 8.570  ; 8.271  ; Rise       ; clk                 ;
;  lcd_g[7]           ; clk                 ; 8.571  ; 8.274  ; Rise       ; clk                 ;
; lcd_hs              ; clk                 ; 4.904  ; 5.188  ; Rise       ; clk                 ;
; lcd_r[*]            ; clk                 ; 11.466 ; 10.794 ; Rise       ; clk                 ;
;  lcd_r[3]           ; clk                 ; 11.466 ; 10.794 ; Rise       ; clk                 ;
;  lcd_r[4]           ; clk                 ; 9.531  ; 9.040  ; Rise       ; clk                 ;
;  lcd_r[5]           ; clk                 ; 9.367  ; 8.865  ; Rise       ; clk                 ;
;  lcd_r[6]           ; clk                 ; 9.539  ; 8.997  ; Rise       ; clk                 ;
;  lcd_r[7]           ; clk                 ; 9.273  ; 8.692  ; Rise       ; clk                 ;
; lcd_vs              ; clk                 ; 5.975  ; 6.152  ; Rise       ; clk                 ;
; led_pin[*]          ; clk                 ; 12.972 ; 12.214 ; Rise       ; clk                 ;
;  led_pin[0]         ; clk                 ; 5.598  ; 5.261  ; Rise       ; clk                 ;
;  led_pin[2]         ; clk                 ; 11.637 ; 10.818 ; Rise       ; clk                 ;
;  led_pin[3]         ; clk                 ; 12.972 ; 12.214 ; Rise       ; clk                 ;
; sdram_addr[*]       ; clk                 ; 4.587  ; 4.640  ; Rise       ; clk                 ;
;  sdram_addr[0]      ; clk                 ; 3.379  ; 3.361  ; Rise       ; clk                 ;
;  sdram_addr[1]      ; clk                 ; 3.342  ; 3.324  ; Rise       ; clk                 ;
;  sdram_addr[2]      ; clk                 ; 3.353  ; 3.335  ; Rise       ; clk                 ;
;  sdram_addr[3]      ; clk                 ; 3.353  ; 3.335  ; Rise       ; clk                 ;
;  sdram_addr[4]      ; clk                 ; 3.372  ; 3.354  ; Rise       ; clk                 ;
;  sdram_addr[5]      ; clk                 ; 3.398  ; 3.380  ; Rise       ; clk                 ;
;  sdram_addr[6]      ; clk                 ; 3.367  ; 3.358  ; Rise       ; clk                 ;
;  sdram_addr[7]      ; clk                 ; 3.444  ; 3.418  ; Rise       ; clk                 ;
;  sdram_addr[8]      ; clk                 ; 3.464  ; 3.438  ; Rise       ; clk                 ;
;  sdram_addr[9]      ; clk                 ; 3.452  ; 3.426  ; Rise       ; clk                 ;
;  sdram_addr[10]     ; clk                 ; 4.587  ; 4.640  ; Rise       ; clk                 ;
;  sdram_addr[11]     ; clk                 ; 3.452  ; 3.426  ; Rise       ; clk                 ;
;  sdram_addr[12]     ; clk                 ; 3.440  ; 3.414  ; Rise       ; clk                 ;
; sdram_ba[*]         ; clk                 ; 3.341  ; 3.332  ; Rise       ; clk                 ;
;  sdram_ba[0]        ; clk                 ; 3.341  ; 3.332  ; Rise       ; clk                 ;
;  sdram_ba[1]        ; clk                 ; 3.334  ; 3.325  ; Rise       ; clk                 ;
; sdram_cas_n         ; clk                 ; 3.434  ; 3.408  ; Rise       ; clk                 ;
; sdram_clk           ; clk                 ; 3.057  ; 2.986  ; Rise       ; clk                 ;
; sdram_cs_n          ; clk                 ; 3.351  ; 3.333  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 4.586  ; 4.639  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 3.354  ; 3.336  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 3.321  ; 3.312  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 3.309  ; 3.300  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 3.312  ; 3.303  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 3.319  ; 3.310  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 4.586  ; 4.639  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 3.344  ; 3.326  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 3.332  ; 3.323  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 3.437  ; 3.411  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 3.308  ; 3.299  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 3.421  ; 3.395  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 3.424  ; 3.398  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 3.421  ; 3.395  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 3.411  ; 3.385  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 3.432  ; 3.406  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 3.432  ; 3.406  ; Rise       ; clk                 ;
; sdram_dqm[*]        ; clk                 ; 3.427  ; 3.401  ; Rise       ; clk                 ;
;  sdram_dqm[0]       ; clk                 ; 3.424  ; 3.398  ; Rise       ; clk                 ;
;  sdram_dqm[1]       ; clk                 ; 3.427  ; 3.401  ; Rise       ; clk                 ;
; sdram_ras_n         ; clk                 ; 3.317  ; 3.308  ; Rise       ; clk                 ;
; sdram_we_n          ; clk                 ; 3.311  ; 3.302  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 2.972  ; 2.950  ; Fall       ; clk                 ;
; lcd_dclk            ; clk                 ; 2.972  ; 3.049  ; Fall       ; clk                 ;
; led_pin[*]          ; clk                 ; 15.397 ; 14.804 ; Fall       ; clk                 ;
;  led_pin[1]         ; clk                 ; 10.245 ; 9.942  ; Fall       ; clk                 ;
;  led_pin[2]         ; clk                 ; 14.062 ; 13.408 ; Fall       ; clk                 ;
;  led_pin[3]         ; clk                 ; 15.397 ; 14.804 ; Fall       ; clk                 ;
; sdram_clk           ; clk                 ; 3.057  ; 2.986  ; Fall       ; clk                 ;
; led_pin[*]          ; cmos_pclk           ; 17.921 ; 17.328 ; Rise       ; cmos_pclk           ;
;  led_pin[1]         ; cmos_pclk           ; 12.769 ; 12.466 ; Rise       ; cmos_pclk           ;
;  led_pin[2]         ; cmos_pclk           ; 16.586 ; 15.932 ; Rise       ; cmos_pclk           ;
;  led_pin[3]         ; cmos_pclk           ; 17.921 ; 17.328 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.553  ; 10.132 ; Fall       ; altera_reserved_tck ;
; cmos_pwdn           ; clk                 ; 6.081  ; 5.598  ; Rise       ; clk                 ;
; cmos_rst_n          ; clk                 ; 5.323  ; 4.950  ; Rise       ; clk                 ;
; cmos_scl            ; clk                 ; 4.933  ; 4.652  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 7.083  ; 6.665  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 2.515  ; 2.494  ; Rise       ; clk                 ;
; lcd_b[*]            ; clk                 ; 4.846  ; 4.638  ; Rise       ; clk                 ;
;  lcd_b[3]           ; clk                 ; 4.846  ; 4.638  ; Rise       ; clk                 ;
;  lcd_b[4]           ; clk                 ; 6.973  ; 6.507  ; Rise       ; clk                 ;
;  lcd_b[5]           ; clk                 ; 5.502  ; 5.175  ; Rise       ; clk                 ;
;  lcd_b[6]           ; clk                 ; 6.002  ; 5.600  ; Rise       ; clk                 ;
;  lcd_b[7]           ; clk                 ; 5.718  ; 5.393  ; Rise       ; clk                 ;
; lcd_dclk            ; clk                 ; 2.514  ; 2.587  ; Rise       ; clk                 ;
; lcd_de              ; clk                 ; 4.623  ; 4.334  ; Rise       ; clk                 ;
; lcd_g[*]            ; clk                 ; 4.358  ; 4.231  ; Rise       ; clk                 ;
;  lcd_g[2]           ; clk                 ; 5.698  ; 5.297  ; Rise       ; clk                 ;
;  lcd_g[3]           ; clk                 ; 5.358  ; 4.999  ; Rise       ; clk                 ;
;  lcd_g[4]           ; clk                 ; 5.965  ; 5.573  ; Rise       ; clk                 ;
;  lcd_g[5]           ; clk                 ; 5.058  ; 4.767  ; Rise       ; clk                 ;
;  lcd_g[6]           ; clk                 ; 4.822  ; 4.577  ; Rise       ; clk                 ;
;  lcd_g[7]           ; clk                 ; 4.358  ; 4.231  ; Rise       ; clk                 ;
; lcd_hs              ; clk                 ; 4.359  ; 4.632  ; Rise       ; clk                 ;
; lcd_r[*]            ; clk                 ; 5.235  ; 4.930  ; Rise       ; clk                 ;
;  lcd_r[3]           ; clk                 ; 7.080  ; 6.617  ; Rise       ; clk                 ;
;  lcd_r[4]           ; clk                 ; 5.235  ; 4.930  ; Rise       ; clk                 ;
;  lcd_r[5]           ; clk                 ; 6.077  ; 5.637  ; Rise       ; clk                 ;
;  lcd_r[6]           ; clk                 ; 5.780  ; 5.303  ; Rise       ; clk                 ;
;  lcd_r[7]           ; clk                 ; 5.630  ; 5.196  ; Rise       ; clk                 ;
; lcd_vs              ; clk                 ; 5.438  ; 5.607  ; Rise       ; clk                 ;
; led_pin[*]          ; clk                 ; 5.024  ; 4.700  ; Rise       ; clk                 ;
;  led_pin[0]         ; clk                 ; 5.024  ; 4.700  ; Rise       ; clk                 ;
;  led_pin[2]         ; clk                 ; 9.487  ; 8.881  ; Rise       ; clk                 ;
;  led_pin[3]         ; clk                 ; 10.403 ; 9.929  ; Rise       ; clk                 ;
; sdram_addr[*]       ; clk                 ; 2.972  ; 2.954  ; Rise       ; clk                 ;
;  sdram_addr[0]      ; clk                 ; 3.008  ; 2.990  ; Rise       ; clk                 ;
;  sdram_addr[1]      ; clk                 ; 2.972  ; 2.954  ; Rise       ; clk                 ;
;  sdram_addr[2]      ; clk                 ; 2.982  ; 2.964  ; Rise       ; clk                 ;
;  sdram_addr[3]      ; clk                 ; 2.982  ; 2.964  ; Rise       ; clk                 ;
;  sdram_addr[4]      ; clk                 ; 3.002  ; 2.984  ; Rise       ; clk                 ;
;  sdram_addr[5]      ; clk                 ; 3.027  ; 3.009  ; Rise       ; clk                 ;
;  sdram_addr[6]      ; clk                 ; 2.996  ; 2.986  ; Rise       ; clk                 ;
;  sdram_addr[7]      ; clk                 ; 3.073  ; 3.046  ; Rise       ; clk                 ;
;  sdram_addr[8]      ; clk                 ; 3.093  ; 3.066  ; Rise       ; clk                 ;
;  sdram_addr[9]      ; clk                 ; 3.081  ; 3.054  ; Rise       ; clk                 ;
;  sdram_addr[10]     ; clk                 ; 4.216  ; 4.268  ; Rise       ; clk                 ;
;  sdram_addr[11]     ; clk                 ; 3.081  ; 3.054  ; Rise       ; clk                 ;
;  sdram_addr[12]     ; clk                 ; 3.069  ; 3.042  ; Rise       ; clk                 ;
; sdram_ba[*]         ; clk                 ; 2.963  ; 2.953  ; Rise       ; clk                 ;
;  sdram_ba[0]        ; clk                 ; 2.970  ; 2.960  ; Rise       ; clk                 ;
;  sdram_ba[1]        ; clk                 ; 2.963  ; 2.953  ; Rise       ; clk                 ;
; sdram_cas_n         ; clk                 ; 3.063  ; 3.036  ; Rise       ; clk                 ;
; sdram_clk           ; clk                 ; 2.597  ; 2.528  ; Rise       ; clk                 ;
; sdram_cs_n          ; clk                 ; 2.980  ; 2.962  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 2.938  ; 2.928  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 2.983  ; 2.965  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 2.950  ; 2.940  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 2.938  ; 2.928  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 2.941  ; 2.931  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 2.949  ; 2.939  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 4.216  ; 4.268  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 2.973  ; 2.955  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 2.961  ; 2.951  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 3.066  ; 3.039  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 2.938  ; 2.928  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 3.051  ; 3.024  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 3.053  ; 3.026  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 3.051  ; 3.024  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 3.041  ; 3.014  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 3.062  ; 3.035  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 3.062  ; 3.035  ; Rise       ; clk                 ;
; sdram_dqm[*]        ; clk                 ; 3.053  ; 3.026  ; Rise       ; clk                 ;
;  sdram_dqm[0]       ; clk                 ; 3.053  ; 3.026  ; Rise       ; clk                 ;
;  sdram_dqm[1]       ; clk                 ; 3.056  ; 3.029  ; Rise       ; clk                 ;
; sdram_ras_n         ; clk                 ; 2.946  ; 2.936  ; Rise       ; clk                 ;
; sdram_we_n          ; clk                 ; 2.940  ; 2.930  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 2.515  ; 2.494  ; Fall       ; clk                 ;
; lcd_dclk            ; clk                 ; 2.514  ; 2.587  ; Fall       ; clk                 ;
; led_pin[*]          ; clk                 ; 9.434  ; 9.141  ; Fall       ; clk                 ;
;  led_pin[1]         ; clk                 ; 9.434  ; 9.141  ; Fall       ; clk                 ;
;  led_pin[2]         ; clk                 ; 11.482 ; 10.980 ; Fall       ; clk                 ;
;  led_pin[3]         ; clk                 ; 12.565 ; 12.083 ; Fall       ; clk                 ;
; sdram_clk           ; clk                 ; 2.597  ; 2.528  ; Fall       ; clk                 ;
; led_pin[*]          ; cmos_pclk           ; 12.242 ; 11.949 ; Rise       ; cmos_pclk           ;
;  led_pin[1]         ; cmos_pclk           ; 12.242 ; 11.949 ; Rise       ; cmos_pclk           ;
;  led_pin[2]         ; cmos_pclk           ; 14.290 ; 13.788 ; Rise       ; cmos_pclk           ;
;  led_pin[3]         ; cmos_pclk           ; 15.373 ; 14.891 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; cmos_pwdn     ; clk        ; 6.331 ; 6.238 ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 6.002 ; 5.909 ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 5.734 ; 5.635 ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 7.298 ; 7.271 ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 5.632 ; 5.539 ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 5.632 ; 5.539 ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 3.137 ; 3.062 ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 3.160 ; 3.067 ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 3.140 ; 3.065 ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 3.138 ; 3.063 ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 3.151 ; 3.076 ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 3.148 ; 3.073 ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 4.417 ; 4.390 ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 3.160 ; 3.067 ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 3.151 ; 3.076 ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 3.254 ; 3.155 ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 3.137 ; 3.062 ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 3.238 ; 3.139 ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 3.251 ; 3.152 ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 3.238 ; 3.139 ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 3.238 ; 3.139 ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 3.249 ; 3.150 ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 3.249 ; 3.150 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; cmos_pwdn     ; clk        ; 5.714 ; 5.621 ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 5.398 ; 5.305 ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 5.187 ; 5.088 ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 6.735 ; 6.708 ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 5.042 ; 4.949 ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 5.042 ; 4.949 ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 2.769 ; 2.694 ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 2.791 ; 2.698 ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 2.771 ; 2.696 ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 2.769 ; 2.694 ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 2.782 ; 2.707 ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 2.780 ; 2.705 ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 4.049 ; 4.022 ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 2.791 ; 2.698 ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 2.782 ; 2.707 ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 2.885 ; 2.786 ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 2.769 ; 2.694 ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 2.870 ; 2.771 ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 2.882 ; 2.783 ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 2.870 ; 2.771 ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 2.870 ; 2.771 ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 2.881 ; 2.782 ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 2.881 ; 2.782 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; cmos_pwdn     ; clk        ; 5.815     ; 5.908     ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 5.542     ; 5.635     ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 5.374     ; 5.473     ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 6.944     ; 6.971     ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 5.279     ; 5.372     ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 5.279     ; 5.372     ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 3.107     ; 3.200     ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 3.107     ; 3.200     ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 3.141     ; 3.216     ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 3.139     ; 3.214     ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 3.152     ; 3.227     ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 3.149     ; 3.224     ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 4.466     ; 4.493     ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 3.107     ; 3.200     ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 3.152     ; 3.227     ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 3.231     ; 3.330     ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 3.138     ; 3.213     ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 3.215     ; 3.314     ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 3.228     ; 3.327     ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 3.215     ; 3.314     ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 3.215     ; 3.314     ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 3.226     ; 3.325     ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 3.226     ; 3.325     ; Rise       ; clk             ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; cmos_pwdn     ; clk        ; 5.215     ; 5.308     ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 4.952     ; 5.045     ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 4.837     ; 4.936     ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 6.394     ; 6.421     ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 4.700     ; 4.793     ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 4.700     ; 4.793     ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 2.737     ; 2.830     ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 2.737     ; 2.830     ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 2.769     ; 2.844     ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 2.767     ; 2.842     ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 2.780     ; 2.855     ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 2.778     ; 2.853     ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 4.095     ; 4.122     ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 2.737     ; 2.830     ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 2.780     ; 2.855     ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 2.859     ; 2.958     ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 2.767     ; 2.842     ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 2.844     ; 2.943     ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 2.856     ; 2.955     ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 2.844     ; 2.943     ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 2.844     ; 2.943     ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 2.855     ; 2.954     ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 2.855     ; 2.954     ; Rise       ; clk             ;
+---------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.993 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                                              ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 33.993                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.155       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 14.838       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                  ; 34.691                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.947       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.744       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 35.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 18.689       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 16.973       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 35.822                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 18.686       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 17.136       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 35.854                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.155       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.699       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 35.876                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ;                        ;              ;                  ; 19.153       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ;                        ;              ;                  ; 16.723       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.068                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 18.688       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 17.380       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.128                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 19.154       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 16.974       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.143                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 19.155       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 16.988       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                  ; 36.220                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.927       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.293       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.249                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 18.690       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 17.559       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.267                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 19.155       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 17.112       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 36.268                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                    ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                         ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 19.154       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 17.114       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.292                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 18.922       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 17.370       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.320                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 19.155       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 17.165       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.364                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 18.498       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 17.866       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.455                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 18.928       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 17.527       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.501                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 18.481       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 18.020       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.539                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 18.691       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 17.848       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 18.693       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 18.028       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.745                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 19.137       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 17.608       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 36.901                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 18.483       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 18.418       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 36.960                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 18.691       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 18.269       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 37.112                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 18.691       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 18.421       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 37.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 18.928       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 18.670       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 37.671                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 19.138       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 18.533       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                     ; 37.876                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 18.943       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 18.933       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                     ; 38.086                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.152       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.934       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                              ; 196.822                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.151       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.671       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                         ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                               ; 197.071                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.944       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.127       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 5.272  ; 0.000         ;
; cmos_pclk           ; 5.512  ; 0.000         ;
; altera_reserved_tck ; 48.237 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.082 ; 0.000         ;
; cmos_pclk           ; 0.162 ; 0.000         ;
; altera_reserved_tck ; 0.184 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cmos_pclk           ; 7.205  ; 0.000         ;
; clk                 ; 8.773  ; 0.000         ;
; altera_reserved_tck ; 48.194 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.354 ; 0.000         ;
; altera_reserved_tck ; 0.477 ; 0.000         ;
; cmos_pclk           ; 0.643 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; cmos_pclk           ; 7.980  ; 0.000             ;
; clk                 ; 9.323  ; 0.000             ;
; altera_reserved_tck ; 49.501 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.272 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.665     ; 2.070      ;
; 5.272 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 2.070      ;
; 5.331 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.663     ; 2.013      ;
; 5.331 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.663     ; 2.013      ;
; 5.382 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.657     ; 1.968      ;
; 5.429 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.665     ; 1.913      ;
; 5.429 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.913      ;
; 5.441 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.655     ; 1.911      ;
; 5.448 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.894      ;
; 5.507 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.663     ; 1.837      ;
; 5.539 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.657     ; 1.811      ;
; 5.605 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.737      ;
; 5.634 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.173      ; 4.568      ;
; 5.635 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.665     ; 1.707      ;
; 5.635 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.707      ;
; 5.673 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.486     ; 1.848      ;
; 5.710 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.163      ; 4.482      ;
; 5.732 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.484     ; 1.791      ;
; 5.733 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.665     ; 1.609      ;
; 5.733 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.609      ;
; 5.745 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.657     ; 1.605      ;
; 5.746 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.163      ; 4.446      ;
; 5.765 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.160      ; 4.424      ;
; 5.799 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.160      ; 4.390      ;
; 5.811 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.531      ;
; 5.818 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.665     ; 1.524      ;
; 5.818 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.524      ;
; 5.820 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.375      ;
; 5.830 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|vsync_dly[3]                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.486     ; 1.691      ;
; 5.840 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.175      ; 4.364      ;
; 5.842 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.657     ; 1.508      ;
; 5.850 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.345      ;
; 5.864 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.837     ; 1.306      ;
; 5.864 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.837     ; 1.306      ;
; 5.865 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.160      ; 4.324      ;
; 5.879 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.173      ; 4.323      ;
; 5.909 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.433      ;
; 5.912 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.175      ; 4.292      ;
; 5.913 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[5]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.171      ; 4.287      ;
; 5.916 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.163      ; 4.276      ;
; 5.928 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.657     ; 1.422      ;
; 5.938 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.163      ; 4.254      ;
; 5.940 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.160      ; 4.249      ;
; 5.947 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[6]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.172      ; 4.254      ;
; 5.953 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.163      ; 4.239      ;
; 5.957 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.238      ;
; 5.961 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.234      ;
; 5.970 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; -0.011     ; 4.026      ;
; 5.970 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.225      ;
; 5.975 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[4]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.173      ; 4.227      ;
; 5.979 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.665     ; 1.363      ;
; 5.979 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.363      ;
; 5.981 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.175      ; 4.223      ;
; 5.984 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.829     ; 1.194      ;
; 5.987 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_vsync                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|int_frame_done                                                                                                                                                          ; clk          ; clk         ; 10.000       ; -2.676     ; 1.344      ;
; 5.988 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|int_frame_done                                                                                                                                                                ; clk          ; clk         ; 10.000       ; -2.665     ; 1.354      ;
; 5.988 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|vsync_edge                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.354      ;
; 5.989 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; -0.014     ; 4.004      ;
; 5.994 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|vsync_dly[1]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.348      ;
; 5.996 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.199      ;
; 6.008 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.163      ; 4.184      ;
; 6.018 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_b[4]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[4]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -2.657     ; 1.332      ;
; 6.024 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.160      ; 4.165      ;
; 6.030 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[4]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.159      ; 4.158      ;
; 6.036 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|vsync_dly[4]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.486     ; 1.485      ;
; 6.037 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                  ; clk          ; clk         ; 10.000       ; -0.011     ; 3.959      ;
; 6.039 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_g[4]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[4]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -2.657     ; 1.311      ;
; 6.040 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.837     ; 1.130      ;
; 6.049 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[7]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.169      ; 4.149      ;
; 6.049 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.163      ; 4.143      ;
; 6.053 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.175      ; 4.151      ;
; 6.056 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                  ; clk          ; clk         ; 10.000       ; -0.014     ; 3.937      ;
; 6.057 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.138      ;
; 6.068 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.160      ; 4.121      ;
; 6.079 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.163      ; 4.113      ;
; 6.086 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[5]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.159      ; 4.102      ;
; 6.088 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.657     ; 1.262      ;
; 6.091 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.104      ;
; 6.098 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|vsync_dly[3]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_frame_done                                                                                                                                                           ; clk          ; clk         ; 10.000       ; -2.657     ; 1.252      ;
; 6.102 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[0]                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[0]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -2.667     ; 1.238      ;
; 6.104 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.091      ;
; 6.106 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_vsync                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|prev_vsync                                                                                                                                                               ; clk          ; clk         ; 10.000       ; -2.486     ; 1.415      ;
; 6.106 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[4]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.173      ; 4.096      ;
; 6.109 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[6]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.159      ; 4.079      ;
; 6.115 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[7]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -2.676     ; 1.216      ;
; 6.123 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_r[2]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[2]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -2.666     ; 1.218      ;
; 6.125 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|pix_sum[0]                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[0]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -2.667     ; 1.215      ;
; 6.126 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[3]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.173      ; 4.076      ;
; 6.131 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                   ; clk          ; clk         ; 10.000       ; -0.001     ; 3.875      ;
; 6.134 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|vsync_dly[1]                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|prev_vsync                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.486     ; 1.387      ;
; 6.134 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[2]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.166      ; 4.061      ;
; 6.137 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|dvp_height[4]                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|as_readdata[4]                                                                                                                                                          ; clk          ; clk         ; 10.000       ; -2.665     ; 1.205      ;
; 6.137 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_b[1]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[1]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -2.664     ; 1.206      ;
; 6.145 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[5]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.171      ; 4.055      ;
; 6.146 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[3]                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.179      ; 4.062      ;
; 6.147 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[6]                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0 ; clk          ; clk         ; 10.000       ; 0.159      ; 4.041      ;
; 6.150 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                   ; clk          ; clk         ; 10.000       ; -0.011     ; 3.846      ;
; 6.151 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_sum_b[0]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|as_readdata_r[0]                                                                                                                                                         ; clk          ; clk         ; 10.000       ; -2.665     ; 1.191      ;
; 6.152 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                   ; clk          ; clk         ; 10.000       ; -0.011     ; 3.844      ;
; 6.155 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|vsync_dly                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|control_go                                                                                                                                                            ; clk          ; clk         ; 10.000       ; -2.665     ; 1.187      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.512 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.123      ; 4.568      ;
; 5.588 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 4.482      ;
; 5.624 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 4.446      ;
; 5.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 4.424      ;
; 5.677 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 4.390      ;
; 5.698 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.375      ;
; 5.718 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 4.364      ;
; 5.728 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.345      ;
; 5.743 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 4.324      ;
; 5.757 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.123      ; 4.323      ;
; 5.790 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 4.292      ;
; 5.791 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.121      ; 4.287      ;
; 5.794 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 4.276      ;
; 5.816 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 4.254      ;
; 5.818 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|href_dly[4]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 4.249      ;
; 5.825 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.122      ; 4.254      ;
; 5.831 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[5]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 4.239      ;
; 5.835 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.238      ;
; 5.839 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.234      ;
; 5.848 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.939      ; 4.026      ;
; 5.848 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.225      ;
; 5.853 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.123      ; 4.227      ;
; 5.859 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[4]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 4.223      ;
; 5.867 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.936      ; 4.004      ;
; 5.874 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.199      ;
; 5.886 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[6]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 4.184      ;
; 5.902 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_wb:wb_i0|href_dly[1]                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 4.165      ;
; 5.908 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 4.158      ;
; 5.915 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.939      ; 3.959      ;
; 5.927 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[7]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.119      ; 4.149      ;
; 5.927 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 4.143      ;
; 5.931 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.125      ; 4.151      ;
; 5.934 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.936      ; 3.937      ;
; 5.935 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.138      ;
; 5.946 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 4.121      ;
; 5.957 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[3]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 4.113      ;
; 5.964 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 4.102      ;
; 5.969 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[5]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.104      ;
; 5.980 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 2.145      ;
; 5.982 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.091      ;
; 5.984 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.123      ; 4.096      ;
; 5.987 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 4.079      ;
; 6.004 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[3]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.123      ; 4.076      ;
; 6.009 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.949      ; 3.875      ;
; 6.012 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[2]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.061      ;
; 6.023 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|b_now[5]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.121      ; 4.055      ;
; 6.024 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[3]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.129      ; 4.062      ;
; 6.025 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 4.041      ;
; 6.028 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.939      ; 3.846      ;
; 6.030 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.939      ; 3.844      ;
; 6.033 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.937      ; 3.839      ;
; 6.033 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.937      ; 3.839      ;
; 6.033 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.937      ; 3.839      ;
; 6.033 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.937      ; 3.839      ;
; 6.033 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.937      ; 3.839      ;
; 6.033 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.937      ; 3.839      ;
; 6.033 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.937      ; 3.839      ;
; 6.033 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.937      ; 3.839      ;
; 6.040 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|raw_now[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.116      ; 4.033      ;
; 6.047 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 2.078      ;
; 6.047 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.936      ; 3.824      ;
; 6.049 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.936      ; 3.822      ;
; 6.052 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.934      ; 3.817      ;
; 6.052 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.934      ; 3.817      ;
; 6.052 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.934      ; 3.817      ;
; 6.052 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.934      ; 3.817      ;
; 6.052 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.934      ; 3.817      ;
; 6.052 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.934      ; 3.817      ;
; 6.052 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.934      ; 3.817      ;
; 6.052 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.934      ; 3.817      ;
; 6.058 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.939      ; 3.816      ;
; 6.076 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[3]                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.949      ; 3.808      ;
; 6.077 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.936      ; 3.794      ;
; 6.088 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 3.978      ;
; 6.094 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|href_dly[3]                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 3.973      ;
; 6.095 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 3.971      ;
; 6.098 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[2]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.129      ; 3.988      ;
; 6.112 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[2]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 3.958      ;
; 6.118 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.939      ; 3.756      ;
; 6.121 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_raw[7]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.113      ; 3.949      ;
; 6.126 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 3.941      ;
; 6.126 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.110      ; 3.941      ;
; 6.129 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.938      ; 3.744      ;
; 6.133 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|out_href                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.938      ; 3.740      ;
; 6.137 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.936      ; 3.734      ;
; 6.145 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|data_v[12]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.106      ; 3.918      ;
; 6.145 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|g_now[2]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.109      ; 3.921      ;
; 6.145 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.107      ; 3.919      ;
; 6.145 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_we_reg       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.107      ; 3.919      ;
; 6.148 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.935      ; 3.722      ;
; 6.152 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|r_now[7]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 1.121      ; 3.926      ;
; 6.152 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|prev_href                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.935      ; 3.718      ;
; 6.158 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|isp_gamma_lut_y:lut_y|altsyncram:Ram0_rtl_0|altsyncram_3991:auto_generated|ram_block1a0~porta_address_reg0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.923      ; 3.722      ;
; 6.160 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 1.965      ;
; 6.162 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 1.963      ;
; 6.165 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 1.958      ;
; 6.165 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 1.958      ;
; 6.165 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 1.958      ;
; 6.165 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 1.958      ;
; 6.165 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 1.958      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.015      ;
; 48.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.887      ;
; 48.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.686      ;
; 48.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.668      ;
; 48.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.665      ;
; 48.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.602      ;
; 48.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.559      ;
; 48.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.552      ;
; 48.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.553      ;
; 48.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.538      ;
; 48.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.451      ;
; 48.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.450      ;
; 48.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.381      ;
; 48.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.354      ;
; 48.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.348      ;
; 49.020 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.235      ;
; 49.120 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.138      ;
; 49.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.130      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.185      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.185      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.185      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.185      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.185      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.185      ;
; 96.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.057      ;
; 96.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.057      ;
; 96.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.057      ;
; 96.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.057      ;
; 96.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.057      ;
; 96.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.057      ;
; 96.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.988      ;
; 96.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.988      ;
; 96.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.970      ;
; 96.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.970      ;
; 96.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.970      ;
; 96.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.970      ;
; 96.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.970      ;
; 96.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.970      ;
; 97.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.860      ;
; 97.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.860      ;
; 97.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.748      ;
; 97.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.748      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.607      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.607      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.607      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.607      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.607      ;
; 97.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.607      ;
; 97.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.503      ;
; 97.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.503      ;
; 97.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.503      ;
; 97.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.503      ;
; 97.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.503      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.385      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.385      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.375      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.375      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.375      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.375      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.375      ;
; 97.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.359      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.307      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.307      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.307      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.307      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.307      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.307      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.307      ;
; 97.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.231      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.235      ;
; 97.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.235      ;
; 97.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.207      ;
; 97.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.195      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.185      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.185      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.185      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.185      ;
; 97.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.185      ;
; 97.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.159      ;
; 97.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.159      ;
; 97.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.159      ;
; 97.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.159      ;
; 97.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.159      ;
; 97.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.159      ;
; 97.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.159      ;
; 97.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.127      ;
; 97.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.127      ;
; 97.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.127      ;
; 97.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.127      ;
; 97.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.127      ;
; 97.840 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.130      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.082 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|gamma_en                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.126      ;
; 0.104 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|ccm_en                                                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.148      ;
; 0.132 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|csc_en                                                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.176      ;
; 0.145 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|wb_en                                                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.189      ;
; 0.149 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[5]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.220      ; 0.473      ;
; 0.150 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[4]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.220      ; 0.474      ;
; 0.152 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[6]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.219      ; 0.476      ;
; 0.154 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|D_iw[28]                                                                                                                                                                                             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_a_module:nios2_camera_sdram_lcd_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[0]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[0]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.481      ;
; 0.158 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[16]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[20]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|csc_en                                                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.203      ;
; 0.159 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[15]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[9]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[14]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.232      ; 0.498      ;
; 0.163 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[26]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[24]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[4]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.492      ;
; 0.165 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[19]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.490      ;
; 0.166 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[8]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[11]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[30]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[18]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[1]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.218      ; 0.488      ;
; 0.166 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|D_iw[29]                                                                                                                                                                                             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_a_module:nios2_camera_sdram_lcd_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.225      ; 0.496      ;
; 0.167 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[31]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.496      ;
; 0.169 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[22]                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.532      ; 0.805      ;
; 0.170 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[29]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.504      ;
; 0.171 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[13]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[21]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.499      ;
; 0.171 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[23]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[2]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.532      ; 0.809      ;
; 0.174 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.224      ; 0.502      ;
; 0.174 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[27]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.497      ;
; 0.174 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[2]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.220      ; 0.498      ;
; 0.174 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.227      ; 0.505      ;
; 0.175 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.225      ; 0.504      ;
; 0.176 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|pos_r[9]                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|yuv2rgb_en                                                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.929      ; 3.210      ;
; 0.177 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.224      ; 0.505      ;
; 0.177 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.224      ; 0.505      ;
; 0.177 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[6]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.505      ;
; 0.178 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|demosic_en                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.222      ;
; 0.178 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|D_iw[27]                                                                                                                                                                                             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_a_module:nios2_camera_sdram_lcd_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.225      ; 0.507      ;
; 0.179 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.230      ; 0.513      ;
; 0.180 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonAReg[7]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[10]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[28]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.506      ;
; 0.180 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[3]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.218      ; 0.502      ;
; 0.181 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[17]                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.221      ; 0.506      ;
; 0.181 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[8]                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.219      ; 0.504      ;
; 0.182 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|MonDReg[3]                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.510      ;
; 0.183 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|ccm_en                                                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.227      ;
; 0.184 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|ee_en                                                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.228      ;
; 0.184 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.232      ; 0.520      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|gamma_en                                                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.229      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                     ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_line                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_line                                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|ee_en                                                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.940      ; 3.230      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[5]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_002|data_reg[0]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_translator:pio_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_translator:pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_w:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_w:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_w:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_w:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:vip_as_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:vip_as_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_awb_done                                                                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|int_awb_done                                                                                                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.232      ; 0.498      ;
; 0.166 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.225      ; 0.496      ;
; 0.169 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[22]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.532      ; 0.805      ;
; 0.170 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.230      ; 0.504      ;
; 0.173 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.532      ; 0.809      ;
; 0.174 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.227      ; 0.505      ;
; 0.175 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|cntr_7pf:cntr1|counter_reg_bit[0]                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.225      ; 0.504      ;
; 0.176 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|pos_r[9]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.223      ; 0.503      ;
; 0.179 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.230      ; 0.513      ;
; 0.184 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.232      ; 0.520      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_line                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_line                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_line                                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_line                                                                                                                                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_line                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_line                                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[1]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[1]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[2]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.230      ; 0.525      ;
; 0.192 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_pix                                                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|odd_pix                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[2]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[2]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[6]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[6]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[6]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p42[6]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|dvp_frame_cnt[0]                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|avalon_dvp_vi:dvp_vi|dvp_frame_cnt[0]                                                                                                                                                                             ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_pix                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|odd_pix                                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_pix                                                                                                              ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|odd_pix                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[5]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[5]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p32[5]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p31[5]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[1]                                                                                                ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|href_dly[2]                                                                                                                                       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[0]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|line_cnt[0]                                                                                                                                                ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p54[0]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p53[0]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p32[3]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p31[3]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[2]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 0.539      ;
; 0.195 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[4]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 0.539      ;
; 0.195 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p34[4]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p33[4]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.232      ; 0.531      ;
; 0.195 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|in_raw_r[1]                                                                                                ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[1]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[2]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[2]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[23]                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[23]                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[4]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[4]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.319      ;
; 0.198 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|tmp_cnt[6]                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_awb:isp_stat_awb_i0|pix_cnt[6]                                                                                                                                    ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.320      ;
; 0.199 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[2]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[2]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[1]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[1]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[2]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[2]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[1]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p43[1]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p23[2]                                                                                                                 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p22[2]                                                                                                                                                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.324      ;
; 0.204 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.191      ; 0.499      ;
; 0.204 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[1]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[1]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p23[4]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p22[4]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[3]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.551      ; 0.860      ;
; 0.205 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[4]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.551      ; 0.860      ;
; 0.205 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[7]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[7]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.327      ;
; 0.206 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_blc:blc_i0|raw_now[2]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[2]                                                                                                                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p33[6]                                                                                                     ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p32[6]                                                                                                                                            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[0]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|pix_cnt[0]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.022      ; 0.314      ;
; 0.210 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.331      ;
; 0.212 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[8]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.189      ; 0.505      ;
; 0.213 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[9]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.335      ;
; 0.214 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.335      ;
; 0.214 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|ZOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|B[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.335      ;
; 0.214 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.335      ;
; 0.215 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[1]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.338      ;
; 0.216 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[0]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.338      ;
; 0.217 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[10]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[3]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.339      ;
; 0.217 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|pos_r[9]                                                                                   ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.182      ; 0.504      ;
; 0.218 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[4]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[8]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[7]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.340      ;
; 0.219 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[19]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[6]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data[13]                                                                                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|y_data_1[6]                                                                                                                                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.342      ;
; 0.220 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|YOUT[8]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|G[5]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.189      ; 0.514      ;
; 0.222 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_g[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_g_1[6]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.343      ;
; 0.222 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[21]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.344      ;
; 0.224 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[20]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.346      ;
; 0.226 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[7]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.191      ; 0.521      ;
; 0.226 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[23]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.348      ;
; 0.227 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[22]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.349      ;
; 0.228 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[5]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.349      ;
; 0.230 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[6]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.351      ;
; 0.231 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b[16]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_b_1[1]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.352      ;
; 0.233 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.189      ; 0.526      ;
; 0.237 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[1]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 0.581      ;
; 0.237 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|pos_r[9]                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.191      ; 0.532      ;
; 0.238 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[6]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.232      ; 0.574      ;
; 0.247 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|href_r[2]                                                                                                         ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.532      ; 0.883      ;
; 0.247 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|in_r[3]                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.240      ; 0.591      ;
; 0.250 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[11]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.551      ; 0.905      ;
; 0.250 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r_1[5]                                                                                                          ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_csc:csc_i0|v_r[12]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.371      ;
; 0.251 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_dscale:dscale_i0|data_r[5]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.551      ; 0.906      ;
; 0.251 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[3]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[3]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|vsync_r[0]                                                                                                        ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|vsync_r[1]                                                                                                                                               ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.374      ;
; 0.253 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p45[4]                                                                                                               ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p44[4]                                                                                                                                                      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|XOUT[3]                                                                                                           ; nios2_camera_sdram_lcd:sopc|avalon_vip:vip|vip_top:vip_top_i0|vip_yuv2rgb:yuv2rgb_i0|R[3]                                                                                                                                                     ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r[6]                                                                                                            ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_r_1[6]                                                                                                                                                 ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.037      ; 0.375      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.184 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[31]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                         ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[33]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.331      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.339      ;
; 0.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.342      ;
; 0.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.348      ;
; 0.254 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.259 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[26]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.380      ;
; 0.262 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                     ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[22]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[13]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[18]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[19]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[4]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.392      ;
; 0.270 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[35]                                                       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[34]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.277 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[8]                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.405      ;
; 0.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.409      ;
; 0.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.410      ;
; 0.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.205  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.812     ; 0.919      ;
; 7.234  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 0.891      ;
; 7.234  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 0.891      ;
; 7.234  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 0.891      ;
; 7.234  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 0.891      ;
; 7.234  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 0.891      ;
; 7.234  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 0.891      ;
; 7.234  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.811     ; 0.891      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 7.243  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 8.929        ; -0.813     ; 0.880      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.651  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.635      ; 0.919      ;
; 8.680  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.636      ; 0.891      ;
; 8.680  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.636      ; 0.891      ;
; 8.680  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.636      ; 0.891      ;
; 8.680  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.636      ; 0.891      ;
; 8.680  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.636      ; 0.891      ;
; 8.680  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.636      ; 0.891      ;
; 8.680  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.636      ; 0.891      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 8.689  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 8.928        ; 0.634      ; 0.880      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a17                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a16                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a15                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a14                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a13                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a12                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a11                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a10                        ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a9                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a8                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a7                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.883 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                         ; cmos_pclk    ; cmos_pclk   ; 17.857       ; 0.128      ; 1.077      ;
; 16.908 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.037     ; 0.919      ;
; 16.908 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.037     ; 0.919      ;
; 16.908 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.037     ; 0.919      ;
; 16.908 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.037     ; 0.919      ;
; 16.908 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.037     ; 0.919      ;
; 16.908 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.037     ; 0.919      ;
; 16.908 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.037     ; 0.919      ;
; 16.908 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 17.857       ; -0.037     ; 0.919      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.773 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; clk          ; clk         ; 10.000       ; -0.315     ; 0.919      ;
; 8.802 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk          ; clk         ; 10.000       ; -0.314     ; 0.891      ;
; 8.802 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk          ; clk         ; 10.000       ; -0.314     ; 0.891      ;
; 8.802 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk          ; clk         ; 10.000       ; -0.314     ; 0.891      ;
; 8.802 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk          ; clk         ; 10.000       ; -0.314     ; 0.891      ;
; 8.802 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk          ; clk         ; 10.000       ; -0.314     ; 0.891      ;
; 8.802 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk          ; clk         ; 10.000       ; -0.314     ; 0.891      ;
; 8.802 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; clk          ; clk         ; 10.000       ; -0.314     ; 0.891      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.811 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; clk          ; clk         ; 10.000       ; -0.316     ; 0.880      ;
; 8.822 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                ; clk          ; clk         ; 10.000       ; 2.668      ; 3.853      ;
; 8.932 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                ; clk          ; clk         ; 10.000       ; 2.658      ; 3.733      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.230 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; clk          ; clk         ; 10.000       ; 0.142      ; 0.919      ;
; 9.259 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; clk          ; clk         ; 10.000       ; 0.143      ; 0.891      ;
; 9.259 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; clk          ; clk         ; 10.000       ; 0.143      ; 0.891      ;
; 9.259 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; clk          ; clk         ; 10.000       ; 0.143      ; 0.891      ;
; 9.259 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; clk          ; clk         ; 10.000       ; 0.143      ; 0.891      ;
; 9.259 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; clk          ; clk         ; 10.000       ; 0.143      ; 0.891      ;
; 9.259 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; clk          ; clk         ; 10.000       ; 0.143      ; 0.891      ;
; 9.259 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; clk          ; clk         ; 10.000       ; 0.143      ; 0.891      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.268 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; clk          ; clk         ; 10.000       ; 0.141      ; 0.880      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[14]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[15]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[16]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[17]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[18]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[19]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[20]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[21]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[22]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[23]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[24]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[25]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[26]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.566 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_stat_ae:isp_stat_ae_i0|tmp_sum[27]                                                                                                    ; clk          ; clk         ; 10.000       ; 2.385      ; 2.826      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[1]                                                                                                                  ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[2]                                                                                                                  ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[3]                                                                                                                  ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[4]                                                                                                                  ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[5]                                                                                                                  ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[6]                                                                                                                  ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[7]                                                                                                                  ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|in_g_1[0]                                                                                                                  ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[0]                                                                                                                 ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
; 9.573 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|module_reset                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ccm:ccm_i0|data_bg[1]                                                                                                                 ; clk          ; clk         ; 10.000       ; 2.306      ; 2.625      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.057      ;
; 48.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.271      ;
; 49.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 0.700      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.418      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.418      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.418      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.418      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.418      ;
; 97.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.418      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.199      ;
; 97.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.142      ;
; 97.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.142      ;
; 97.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.057      ;
; 97.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.057      ;
; 97.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.057      ;
; 97.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.057      ;
; 97.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.057      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.965      ;
; 98.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.314      ;
; 98.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.042      ;
; 98.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.042      ;
; 98.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.042      ;
; 98.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.042      ;
; 98.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.042      ;
; 98.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.042      ;
; 98.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.042      ;
; 98.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.042      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.035      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.007      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.898      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.898      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.895      ;
; 99.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.660      ;
; 99.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.660      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe12a[0]                                                 ; clk          ; clk         ; 0.000        ; 2.734      ; 3.172      ;
; 0.376 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.236      ; 0.696      ;
; 0.386 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]   ; clk          ; clk         ; 0.000        ; 0.238      ; 0.708      ;
; 0.386 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]   ; clk          ; clk         ; 0.000        ; 0.238      ; 0.708      ;
; 0.386 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]   ; clk          ; clk         ; 0.000        ; 0.238      ; 0.708      ;
; 0.386 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]   ; clk          ; clk         ; 0.000        ; 0.238      ; 0.708      ;
; 0.446 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|wch_reset                                                                                                                                                    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                                                 ; clk          ; clk         ; 0.000        ; 2.745      ; 3.275      ;
; 0.490 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                 ; clk          ; clk         ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                         ; clk          ; clk         ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.612      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|wrptr_g[0]                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.614      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.623      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[3]                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|rdptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.570 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.691      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][109]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][109]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_merlin_slave_translator:pll_pll_slave_translator|read_latency_shift_reg[0]                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; nios2_camera_sdram_lcd:sopc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                           ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                               ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                               ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                               ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                               ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                               ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                               ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.586 ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                               ; clk          ; clk         ; 0.000        ; 0.038      ; 0.708      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                        ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                           ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                        ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                           ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                                            ; clk          ; clk         ; 0.000        ; 0.038      ; 0.765      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                        ; clk          ; clk         ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0]                   ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                        ; clk          ; clk         ; 0.000        ; 0.039      ; 0.771      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.477  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.598      ;
; 0.477  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.598      ;
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.791      ;
; 0.672  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.791      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.674  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.734  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.859      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.918      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.923      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.923      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.923      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.923      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.923      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.923      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.923      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.923      ;
; 1.007  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.121      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.705      ;
; 1.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.790      ;
; 1.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.790      ;
; 1.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.790      ;
; 1.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.790      ;
; 1.673  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.790      ;
; 1.753  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.864      ;
; 1.753  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.864      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.796  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.912      ;
; 1.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.101      ;
; 1.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.101      ;
; 1.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.101      ;
; 1.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.101      ;
; 1.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.101      ;
; 1.994  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.101      ;
; 50.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.327      ; 0.620      ;
; 50.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.322      ; 1.116      ;
; 51.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.324      ; 1.790      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cmos_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[5]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[1]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[2]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.643 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.038      ; 0.765      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.648 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                          ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.771      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[10]                                  ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[8]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[6]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[4]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[3]                                   ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.661 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                           ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.039      ; 0.784      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a17                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a16                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a15                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a14                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a13                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a12                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a11                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a10                        ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a9                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a8                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a7                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 0.696 ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|dffe4                                             ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                         ; cmos_pclk    ; cmos_pclk   ; 0.000        ; 0.210      ; 0.996      ;
; 8.797 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.813      ; 0.765      ;
; 8.797 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.813      ; 0.765      ;
; 8.797 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.813      ; 0.765      ;
; 8.797 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[0]                                   ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.813      ; 0.765      ;
; 8.797 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                           ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.813      ; 0.765      ;
; 8.797 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[9]                                   ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.813      ; 0.765      ;
; 8.797 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                           ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.813      ; 0.765      ;
; 8.797 ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|wrptr_g[7]                                   ; cmos_pclk    ; cmos_pclk   ; -8.929       ; 0.813      ; 0.765      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cmos_pclk'                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.980 ; 8.210        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                     ;
; 7.980 ; 8.210        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                      ;
; 7.980 ; 8.210        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_we_reg                           ;
; 7.981 ; 8.211        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_address_reg0                     ;
; 7.981 ; 8.211        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                      ;
; 7.981 ; 8.211        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_we_reg                           ;
; 8.023 ; 8.253        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0           ;
; 8.024 ; 8.254        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0           ;
; 8.024 ; 8.254        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 8.024 ; 8.254        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 8.024 ; 8.254        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[3].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 8.024 ; 8.254        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0             ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a7~portb_address_reg0           ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                       ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_datain_reg0                                        ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0             ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 8.025 ; 8.255        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_gamma:gamma_i0|isp_gamma_lut_y:lut_y|altsyncram:Ram0_rtl_0|altsyncram_3991:auto_generated|ram_block1a0~porta_address_reg0                                              ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p15[0]                                                                                                                                                      ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p15[1]                                                                                                                                                      ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p15[2]                                                                                                                                                      ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p15[3]                                                                                                                                                      ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p15[4]                                                                                                                                                      ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p15[5]                                                                                                                                                      ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p15[6]                                                                                                                                                      ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|p15[7]                                                                                                                                                      ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a7~porta_address_reg0           ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a7~porta_datain_reg0            ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a7~porta_we_reg                 ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[2].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~portb_address_reg0           ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_we_reg       ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[1].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_we_reg       ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                       ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 8.026 ; 8.256        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[0].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[2].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[2].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_bnr:bnr_i0|shift_register:linebuffer|simple_dp_ram:gen_ram_inst[2].u_ram|altsyncram:mem_rtl_0|altsyncram_6td1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a10                                                         ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a11                                                         ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a12                                                         ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a13                                                         ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a14                                                         ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a15                                                         ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a16                                                         ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a17                                                         ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a7                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a8                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|altshift_taps:vsync_dly_rtl_0|shift_taps_jkm:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a9                                                          ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p13[0]                                                                                                                                                        ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p13[1]                                                                                                                                                        ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p13[2]                                                                                                                                                        ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p13[3]                                                                                                                                                        ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p13[4]                                                                                                                                                        ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p13[5]                                                                                                                                                        ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p13[6]                                                                                                                                                        ;
; 8.027 ; 8.257        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_ee:ee_i0|p13[7]                                                                                                                                                        ;
; 8.028 ; 8.258        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p13[0]                                                                                                                                            ;
; 8.028 ; 8.258        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p13[1]                                                                                                                                            ;
; 8.028 ; 8.258        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p13[2]                                                                                                                                            ;
; 8.028 ; 8.258        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p13[3]                                                                                                                                            ;
; 8.028 ; 8.258        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p13[4]                                                                                                                                            ;
; 8.028 ; 8.258        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p13[5]                                                                                                                                            ;
; 8.028 ; 8.258        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p13[6]                                                                                                                                            ;
; 8.028 ; 8.258        ; 0.230          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_isp_lite:isp|isp_top:isp_top_i0|isp_demosaic:demosaic_i0|p13[7]                                                                                                                                            ;
; 8.040 ; 8.224        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                       ;
; 8.040 ; 8.224        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                        ;
; 8.040 ; 8.224        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                        ;
; 8.040 ; 8.224        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                        ;
; 8.040 ; 8.224        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                        ;
; 8.040 ; 8.224        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                        ;
; 8.040 ; 8.224        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                                           ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                        ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                        ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                        ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                        ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                        ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                           ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                  ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                  ;
; 8.041 ; 8.225        ; 0.184          ; Low Pulse Width ; cmos_pclk ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                  ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.323 ; 9.553        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.323 ; 9.553        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                                                                                            ;
; 9.323 ; 9.553        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                                      ;
; 9.323 ; 9.553        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_we_reg                                                                                                                                                                                                                            ;
; 9.325 ; 9.555        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.325 ; 9.555        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~porta_datain_reg0                                                                                                                                                                                                                       ;
; 9.326 ; 9.556        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a5~porta_address_reg0                                                                                                                                                                                                    ;
; 9.326 ; 9.556        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a5~porta_we_reg                                                                                                                                                                                                          ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                    ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                                                                          ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_b_module:nios2_camera_sdram_lcd_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_tjh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_b_module:nios2_camera_sdram_lcd_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_tjh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                     ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                     ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                           ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_w:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                     ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_w:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a5~porta_datain_reg0                                                                                                                                                                                                     ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_a_module:nios2_camera_sdram_lcd_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_a_module:nios2_camera_sdram_lcd_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                     ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_b_module:nios2_camera_sdram_lcd_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_tjh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                           ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                                                                                     ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_address_reg0 ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_a_module:nios2_camera_sdram_lcd_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_b_module:nios2_camera_sdram_lcd_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_tjh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                      ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_w:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                                      ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_register_bank_a_module:nios2_camera_sdram_lcd_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_sjh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_ocimem:the_nios2_camera_sdram_lcd_cpu_nios2_ocimem|nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component_module:nios2_camera_sdram_lcd_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9e92:auto_generated|ram_block1a8~portb_datain_reg0  ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_r:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                     ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|nios2_camera_sdram_lcd_jtag_uart_scfifo_w:the_nios2_camera_sdram_lcd_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                                     ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                                                      ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a9~portb_address_reg0                                                                                                                                                                                                                      ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a0~portb_address_reg0                                                                                                                                                                                                    ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|altsyncram_5f11:fifo_ram|ram_block11a5~portb_address_reg0                                                                                                                                                                                                    ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.362 ; 9.517        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                              ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.363 ; 9.518        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.364 ; 9.519        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.365 ; 9.520        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.367 ; 9.522        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                                     ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                                     ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                                     ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                                     ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.368 ; 9.523        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                                                                                                                                                                                                   ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                                                                                                                                                                                                   ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                                                                                                                                                                                    ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                                                                                                                                                                                    ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                                                                                                                                                                                    ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                                                                                                                                                                                    ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                                                                                                                                                                                    ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                                                                                                                                                                                    ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                                                                                                                                                                                    ;
; 9.369 ; 9.553        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                                                                                                                                                                                    ;
; 9.369 ; 9.524        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                                     ;
; 9.369 ; 9.524        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                                     ;
; 9.369 ; 9.524        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.369 ; 9.524        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.369 ; 9.524        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                    ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                    ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                    ;
; 9.370 ; 9.554        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                    ;
; 9.370 ; 9.525        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                                      ;
; 9.373 ; 9.557        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                                                             ;
; 9.373 ; 9.528        ; 0.155          ; Low Pulse Width ; clk   ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                       ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                      ;
; 49.502 ; 49.718       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                                                         ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                      ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                   ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                   ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                   ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                   ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                   ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                   ;
; 49.544 ; 49.728       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                         ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                     ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                               ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                         ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_camera_sdram_lcd_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                     ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                                                               ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                                               ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                                               ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                                               ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                 ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                 ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                 ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                                 ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                 ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                                 ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                            ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                                                               ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                          ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                          ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                          ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                          ;
; 49.546 ; 49.730       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.878  ; 1.164  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.462  ; 2.878  ; Rise       ; altera_reserved_tck ;
; cmos_scl            ; clk                 ; 2.717  ; 3.377  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 2.558  ; 3.189  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 0.683  ; 1.062  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 0.658  ; 1.035  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 0.680  ; 1.059  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 0.672  ; 1.051  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 0.654  ; 1.033  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 0.667  ; 1.046  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 0.668  ; 1.047  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 0.648  ; 1.025  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 0.674  ; 1.053  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 0.676  ; 1.055  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 0.673  ; 1.052  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 0.683  ; 1.062  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 0.666  ; 1.045  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 0.683  ; 1.062  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 0.673  ; 1.052  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 0.677  ; 1.056  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 0.677  ; 1.056  ; Rise       ; clk                 ;
; cmos_db[*]          ; clk                 ; 0.805  ; 1.548  ; Fall       ; clk                 ;
;  cmos_db[0]         ; clk                 ; -0.005 ; 0.632  ; Fall       ; clk                 ;
;  cmos_db[1]         ; clk                 ; 0.562  ; 1.317  ; Fall       ; clk                 ;
;  cmos_db[2]         ; clk                 ; 0.718  ; 1.459  ; Fall       ; clk                 ;
;  cmos_db[3]         ; clk                 ; -1.186 ; -0.848 ; Fall       ; clk                 ;
;  cmos_db[4]         ; clk                 ; 0.805  ; 1.548  ; Fall       ; clk                 ;
;  cmos_db[5]         ; clk                 ; 0.078  ; 0.726  ; Fall       ; clk                 ;
;  cmos_db[6]         ; clk                 ; 0.541  ; 1.236  ; Fall       ; clk                 ;
;  cmos_db[7]         ; clk                 ; 0.260  ; 0.907  ; Fall       ; clk                 ;
; cmos_href           ; clk                 ; -0.035 ; 0.587  ; Fall       ; clk                 ;
; cmos_vsync          ; clk                 ; 0.214  ; 0.879  ; Fall       ; clk                 ;
; cmos_db[*]          ; cmos_pclk           ; -0.158 ; 0.585  ; Rise       ; cmos_pclk           ;
;  cmos_db[0]         ; cmos_pclk           ; -0.968 ; -0.331 ; Rise       ; cmos_pclk           ;
;  cmos_db[1]         ; cmos_pclk           ; -0.401 ; 0.354  ; Rise       ; cmos_pclk           ;
;  cmos_db[2]         ; cmos_pclk           ; -0.245 ; 0.496  ; Rise       ; cmos_pclk           ;
;  cmos_db[3]         ; cmos_pclk           ; -2.149 ; -1.811 ; Rise       ; cmos_pclk           ;
;  cmos_db[4]         ; cmos_pclk           ; -0.158 ; 0.585  ; Rise       ; cmos_pclk           ;
;  cmos_db[5]         ; cmos_pclk           ; -0.885 ; -0.237 ; Rise       ; cmos_pclk           ;
;  cmos_db[6]         ; cmos_pclk           ; -0.422 ; 0.273  ; Rise       ; cmos_pclk           ;
;  cmos_db[7]         ; cmos_pclk           ; -0.703 ; -0.056 ; Rise       ; cmos_pclk           ;
; cmos_href           ; cmos_pclk           ; -0.998 ; -0.376 ; Rise       ; cmos_pclk           ;
; cmos_vsync          ; cmos_pclk           ; -0.749 ; -0.084 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.065  ; 0.758  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.106  ; -0.198 ; Rise       ; altera_reserved_tck ;
; cmos_scl            ; clk                 ; -2.336 ; -2.980 ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; -2.152 ; -2.761 ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; -0.382 ; -0.759 ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; -0.392 ; -0.769 ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; -0.413 ; -0.792 ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; -0.405 ; -0.784 ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; -0.387 ; -0.766 ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; -0.399 ; -0.778 ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; -0.400 ; -0.779 ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; -0.382 ; -0.759 ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; -0.407 ; -0.786 ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; -0.409 ; -0.788 ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; -0.406 ; -0.785 ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; -0.416 ; -0.795 ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; -0.398 ; -0.777 ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; -0.416 ; -0.795 ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; -0.406 ; -0.785 ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; -0.409 ; -0.788 ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; -0.409 ; -0.788 ; Rise       ; clk                 ;
; cmos_db[*]          ; clk                 ; 1.627  ; 1.310  ; Fall       ; clk                 ;
;  cmos_db[0]         ; clk                 ; 0.486  ; -0.136 ; Fall       ; clk                 ;
;  cmos_db[1]         ; clk                 ; -0.047 ; -0.763 ; Fall       ; clk                 ;
;  cmos_db[2]         ; clk                 ; -0.195 ; -0.900 ; Fall       ; clk                 ;
;  cmos_db[3]         ; clk                 ; 1.627  ; 1.310  ; Fall       ; clk                 ;
;  cmos_db[4]         ; clk                 ; -0.284 ; -0.998 ; Fall       ; clk                 ;
;  cmos_db[5]         ; clk                 ; 0.418  ; -0.196 ; Fall       ; clk                 ;
;  cmos_db[6]         ; clk                 ; -0.010 ; -0.680 ; Fall       ; clk                 ;
;  cmos_db[7]         ; clk                 ; 0.245  ; -0.370 ; Fall       ; clk                 ;
; cmos_href           ; clk                 ; 0.514  ; -0.092 ; Fall       ; clk                 ;
; cmos_vsync          ; clk                 ; 0.289  ; -0.348 ; Fall       ; clk                 ;
; cmos_db[*]          ; cmos_pclk           ; 2.423  ; 2.106  ; Rise       ; cmos_pclk           ;
;  cmos_db[0]         ; cmos_pclk           ; 1.282  ; 0.660  ; Rise       ; cmos_pclk           ;
;  cmos_db[1]         ; cmos_pclk           ; 0.749  ; 0.033  ; Rise       ; cmos_pclk           ;
;  cmos_db[2]         ; cmos_pclk           ; 0.601  ; -0.104 ; Rise       ; cmos_pclk           ;
;  cmos_db[3]         ; cmos_pclk           ; 2.423  ; 2.106  ; Rise       ; cmos_pclk           ;
;  cmos_db[4]         ; cmos_pclk           ; 0.512  ; -0.202 ; Rise       ; cmos_pclk           ;
;  cmos_db[5]         ; cmos_pclk           ; 1.214  ; 0.600  ; Rise       ; cmos_pclk           ;
;  cmos_db[6]         ; cmos_pclk           ; 0.786  ; 0.116  ; Rise       ; cmos_pclk           ;
;  cmos_db[7]         ; cmos_pclk           ; 1.041  ; 0.426  ; Rise       ; cmos_pclk           ;
; cmos_href           ; cmos_pclk           ; 1.310  ; 0.704  ; Rise       ; cmos_pclk           ;
; cmos_vsync          ; cmos_pclk           ; 1.085  ; 0.448  ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.266 ; 6.674 ; Fall       ; altera_reserved_tck ;
; cmos_pwdn           ; clk                 ; 3.104 ; 3.303 ; Rise       ; clk                 ;
; cmos_rst_n          ; clk                 ; 2.779 ; 2.917 ; Rise       ; clk                 ;
; cmos_scl            ; clk                 ; 2.637 ; 2.771 ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 3.875 ; 4.109 ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 1.511 ; 1.981 ; Rise       ; clk                 ;
; lcd_b[*]            ; clk                 ; 5.580 ; 5.921 ; Rise       ; clk                 ;
;  lcd_b[3]           ; clk                 ; 4.034 ; 4.138 ; Rise       ; clk                 ;
;  lcd_b[4]           ; clk                 ; 5.580 ; 5.921 ; Rise       ; clk                 ;
;  lcd_b[5]           ; clk                 ; 4.169 ; 4.298 ; Rise       ; clk                 ;
;  lcd_b[6]           ; clk                 ; 4.198 ; 4.316 ; Rise       ; clk                 ;
;  lcd_b[7]           ; clk                 ; 4.090 ; 4.208 ; Rise       ; clk                 ;
; lcd_dclk            ; clk                 ; 1.955 ; 1.504 ; Rise       ; clk                 ;
; lcd_de              ; clk                 ; 2.437 ; 2.539 ; Rise       ; clk                 ;
; lcd_g[*]            ; clk                 ; 4.078 ; 4.193 ; Rise       ; clk                 ;
;  lcd_g[2]           ; clk                 ; 3.961 ; 4.050 ; Rise       ; clk                 ;
;  lcd_g[3]           ; clk                 ; 3.992 ; 4.090 ; Rise       ; clk                 ;
;  lcd_g[4]           ; clk                 ; 4.078 ; 4.193 ; Rise       ; clk                 ;
;  lcd_g[5]           ; clk                 ; 3.900 ; 3.999 ; Rise       ; clk                 ;
;  lcd_g[6]           ; clk                 ; 3.819 ; 3.898 ; Rise       ; clk                 ;
;  lcd_g[7]           ; clk                 ; 3.820 ; 3.904 ; Rise       ; clk                 ;
; lcd_hs              ; clk                 ; 2.557 ; 2.463 ; Rise       ; clk                 ;
; lcd_r[*]            ; clk                 ; 5.117 ; 5.395 ; Rise       ; clk                 ;
;  lcd_r[3]           ; clk                 ; 5.117 ; 5.395 ; Rise       ; clk                 ;
;  lcd_r[4]           ; clk                 ; 4.216 ; 4.350 ; Rise       ; clk                 ;
;  lcd_r[5]           ; clk                 ; 4.157 ; 4.278 ; Rise       ; clk                 ;
;  lcd_r[6]           ; clk                 ; 4.197 ; 4.326 ; Rise       ; clk                 ;
;  lcd_r[7]           ; clk                 ; 4.065 ; 4.169 ; Rise       ; clk                 ;
; lcd_vs              ; clk                 ; 3.399 ; 3.255 ; Rise       ; clk                 ;
; led_pin[*]          ; clk                 ; 6.205 ; 6.753 ; Rise       ; clk                 ;
;  led_pin[0]         ; clk                 ; 2.628 ; 2.754 ; Rise       ; clk                 ;
;  led_pin[2]         ; clk                 ; 5.451 ; 5.859 ; Rise       ; clk                 ;
;  led_pin[3]         ; clk                 ; 6.205 ; 6.753 ; Rise       ; clk                 ;
; sdram_addr[*]       ; clk                 ; 2.626 ; 2.681 ; Rise       ; clk                 ;
;  sdram_addr[0]      ; clk                 ; 1.746 ; 1.749 ; Rise       ; clk                 ;
;  sdram_addr[1]      ; clk                 ; 1.709 ; 1.712 ; Rise       ; clk                 ;
;  sdram_addr[2]      ; clk                 ; 1.719 ; 1.722 ; Rise       ; clk                 ;
;  sdram_addr[3]      ; clk                 ; 1.719 ; 1.722 ; Rise       ; clk                 ;
;  sdram_addr[4]      ; clk                 ; 1.739 ; 1.742 ; Rise       ; clk                 ;
;  sdram_addr[5]      ; clk                 ; 1.765 ; 1.768 ; Rise       ; clk                 ;
;  sdram_addr[6]      ; clk                 ; 1.744 ; 1.743 ; Rise       ; clk                 ;
;  sdram_addr[7]      ; clk                 ; 1.770 ; 1.789 ; Rise       ; clk                 ;
;  sdram_addr[8]      ; clk                 ; 1.790 ; 1.809 ; Rise       ; clk                 ;
;  sdram_addr[9]      ; clk                 ; 1.779 ; 1.798 ; Rise       ; clk                 ;
;  sdram_addr[10]     ; clk                 ; 2.626 ; 2.681 ; Rise       ; clk                 ;
;  sdram_addr[11]     ; clk                 ; 1.779 ; 1.798 ; Rise       ; clk                 ;
;  sdram_addr[12]     ; clk                 ; 1.768 ; 1.787 ; Rise       ; clk                 ;
; sdram_ba[*]         ; clk                 ; 1.716 ; 1.715 ; Rise       ; clk                 ;
;  sdram_ba[0]        ; clk                 ; 1.716 ; 1.715 ; Rise       ; clk                 ;
;  sdram_ba[1]        ; clk                 ; 1.710 ; 1.709 ; Rise       ; clk                 ;
; sdram_cas_n         ; clk                 ; 1.765 ; 1.784 ; Rise       ; clk                 ;
; sdram_clk           ; clk                 ; 1.528 ; 1.978 ; Rise       ; clk                 ;
; sdram_cs_n          ; clk                 ; 1.721 ; 1.724 ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 2.630 ; 2.685 ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 1.724 ; 1.727 ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 1.706 ; 1.705 ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 1.694 ; 1.693 ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 1.692 ; 1.691 ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 1.700 ; 1.699 ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 2.630 ; 2.685 ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 1.714 ; 1.717 ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 1.712 ; 1.711 ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 1.764 ; 1.783 ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 1.693 ; 1.692 ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 1.757 ; 1.776 ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 1.755 ; 1.774 ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 1.757 ; 1.776 ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 1.747 ; 1.766 ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 1.764 ; 1.783 ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 1.764 ; 1.783 ; Rise       ; clk                 ;
; sdram_dqm[*]        ; clk                 ; 1.755 ; 1.774 ; Rise       ; clk                 ;
;  sdram_dqm[0]       ; clk                 ; 1.755 ; 1.774 ; Rise       ; clk                 ;
;  sdram_dqm[1]       ; clk                 ; 1.754 ; 1.773 ; Rise       ; clk                 ;
; sdram_ras_n         ; clk                 ; 1.698 ; 1.697 ; Rise       ; clk                 ;
; sdram_we_n          ; clk                 ; 1.691 ; 1.690 ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 1.511 ; 1.981 ; Fall       ; clk                 ;
; lcd_dclk            ; clk                 ; 1.955 ; 1.504 ; Fall       ; clk                 ;
; led_pin[*]          ; clk                 ; 7.639 ; 8.067 ; Fall       ; clk                 ;
;  led_pin[1]         ; clk                 ; 5.278 ; 5.413 ; Fall       ; clk                 ;
;  led_pin[2]         ; clk                 ; 6.885 ; 7.173 ; Fall       ; clk                 ;
;  led_pin[3]         ; clk                 ; 7.639 ; 8.067 ; Fall       ; clk                 ;
; sdram_clk           ; clk                 ; 1.528 ; 1.978 ; Fall       ; clk                 ;
; led_pin[*]          ; cmos_pclk           ; 8.435 ; 8.863 ; Rise       ; cmos_pclk           ;
;  led_pin[1]         ; cmos_pclk           ; 6.074 ; 6.209 ; Rise       ; cmos_pclk           ;
;  led_pin[2]         ; cmos_pclk           ; 7.681 ; 7.969 ; Rise       ; cmos_pclk           ;
;  led_pin[3]         ; cmos_pclk           ; 8.435 ; 8.863 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.089 ; 5.499 ; Fall       ; altera_reserved_tck ;
; cmos_pwdn           ; clk                 ; 2.800 ; 2.991 ; Rise       ; clk                 ;
; cmos_rst_n          ; clk                 ; 2.488 ; 2.621 ; Rise       ; clk                 ;
; cmos_scl            ; clk                 ; 2.356 ; 2.485 ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 3.578 ; 3.805 ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 1.279 ; 1.750 ; Rise       ; clk                 ;
; lcd_b[*]            ; clk                 ; 2.285 ; 2.385 ; Rise       ; clk                 ;
;  lcd_b[3]           ; clk                 ; 2.285 ; 2.385 ; Rise       ; clk                 ;
;  lcd_b[4]           ; clk                 ; 3.219 ; 3.474 ; Rise       ; clk                 ;
;  lcd_b[5]           ; clk                 ; 2.566 ; 2.721 ; Rise       ; clk                 ;
;  lcd_b[6]           ; clk                 ; 2.776 ; 2.947 ; Rise       ; clk                 ;
;  lcd_b[7]           ; clk                 ; 2.660 ; 2.820 ; Rise       ; clk                 ;
; lcd_dclk            ; clk                 ; 1.722 ; 1.270 ; Rise       ; clk                 ;
; lcd_de              ; clk                 ; 2.159 ; 2.257 ; Rise       ; clk                 ;
; lcd_g[*]            ; clk                 ; 2.073 ; 2.150 ; Rise       ; clk                 ;
;  lcd_g[2]           ; clk                 ; 2.618 ; 2.762 ; Rise       ; clk                 ;
;  lcd_g[3]           ; clk                 ; 2.465 ; 2.594 ; Rise       ; clk                 ;
;  lcd_g[4]           ; clk                 ; 2.762 ; 2.931 ; Rise       ; clk                 ;
;  lcd_g[5]           ; clk                 ; 2.341 ; 2.460 ; Rise       ; clk                 ;
;  lcd_g[6]           ; clk                 ; 2.256 ; 2.375 ; Rise       ; clk                 ;
;  lcd_g[7]           ; clk                 ; 2.073 ; 2.150 ; Rise       ; clk                 ;
; lcd_hs              ; clk                 ; 2.277 ; 2.186 ; Rise       ; clk                 ;
; lcd_r[*]            ; clk                 ; 2.435 ; 2.555 ; Rise       ; clk                 ;
;  lcd_r[3]           ; clk                 ; 3.286 ; 3.560 ; Rise       ; clk                 ;
;  lcd_r[4]           ; clk                 ; 2.435 ; 2.555 ; Rise       ; clk                 ;
;  lcd_r[5]           ; clk                 ; 2.794 ; 2.964 ; Rise       ; clk                 ;
;  lcd_r[6]           ; clk                 ; 2.636 ; 2.771 ; Rise       ; clk                 ;
;  lcd_r[7]           ; clk                 ; 2.569 ; 2.708 ; Rise       ; clk                 ;
; lcd_vs              ; clk                 ; 3.123 ; 2.982 ; Rise       ; clk                 ;
; led_pin[*]          ; clk                 ; 2.344 ; 2.465 ; Rise       ; clk                 ;
;  led_pin[0]         ; clk                 ; 2.344 ; 2.465 ; Rise       ; clk                 ;
;  led_pin[2]         ; clk                 ; 4.354 ; 4.623 ; Rise       ; clk                 ;
;  led_pin[3]         ; clk                 ; 5.014 ; 5.343 ; Rise       ; clk                 ;
; sdram_addr[*]       ; clk                 ; 1.507 ; 1.510 ; Rise       ; clk                 ;
;  sdram_addr[0]      ; clk                 ; 1.544 ; 1.547 ; Rise       ; clk                 ;
;  sdram_addr[1]      ; clk                 ; 1.507 ; 1.510 ; Rise       ; clk                 ;
;  sdram_addr[2]      ; clk                 ; 1.517 ; 1.520 ; Rise       ; clk                 ;
;  sdram_addr[3]      ; clk                 ; 1.517 ; 1.520 ; Rise       ; clk                 ;
;  sdram_addr[4]      ; clk                 ; 1.537 ; 1.540 ; Rise       ; clk                 ;
;  sdram_addr[5]      ; clk                 ; 1.563 ; 1.566 ; Rise       ; clk                 ;
;  sdram_addr[6]      ; clk                 ; 1.541 ; 1.541 ; Rise       ; clk                 ;
;  sdram_addr[7]      ; clk                 ; 1.568 ; 1.588 ; Rise       ; clk                 ;
;  sdram_addr[8]      ; clk                 ; 1.588 ; 1.608 ; Rise       ; clk                 ;
;  sdram_addr[9]      ; clk                 ; 1.577 ; 1.597 ; Rise       ; clk                 ;
;  sdram_addr[10]     ; clk                 ; 2.424 ; 2.480 ; Rise       ; clk                 ;
;  sdram_addr[11]     ; clk                 ; 1.577 ; 1.597 ; Rise       ; clk                 ;
;  sdram_addr[12]     ; clk                 ; 1.565 ; 1.585 ; Rise       ; clk                 ;
; sdram_ba[*]         ; clk                 ; 1.508 ; 1.508 ; Rise       ; clk                 ;
;  sdram_ba[0]        ; clk                 ; 1.514 ; 1.514 ; Rise       ; clk                 ;
;  sdram_ba[1]        ; clk                 ; 1.508 ; 1.508 ; Rise       ; clk                 ;
; sdram_cas_n         ; clk                 ; 1.562 ; 1.582 ; Rise       ; clk                 ;
; sdram_clk           ; clk                 ; 1.295 ; 1.745 ; Rise       ; clk                 ;
; sdram_cs_n          ; clk                 ; 1.519 ; 1.522 ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 1.490 ; 1.490 ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 1.522 ; 1.525 ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 1.504 ; 1.504 ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 1.492 ; 1.492 ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 1.490 ; 1.490 ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 1.497 ; 1.497 ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 2.427 ; 2.483 ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 1.512 ; 1.515 ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 1.510 ; 1.510 ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 1.562 ; 1.582 ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 1.491 ; 1.491 ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 1.555 ; 1.575 ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 1.552 ; 1.572 ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 1.555 ; 1.575 ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 1.545 ; 1.565 ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 1.561 ; 1.581 ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 1.561 ; 1.581 ; Rise       ; clk                 ;
; sdram_dqm[*]        ; clk                 ; 1.552 ; 1.572 ; Rise       ; clk                 ;
;  sdram_dqm[0]       ; clk                 ; 1.552 ; 1.572 ; Rise       ; clk                 ;
;  sdram_dqm[1]       ; clk                 ; 1.552 ; 1.572 ; Rise       ; clk                 ;
; sdram_ras_n         ; clk                 ; 1.496 ; 1.496 ; Rise       ; clk                 ;
; sdram_we_n          ; clk                 ; 1.488 ; 1.488 ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 1.279 ; 1.750 ; Fall       ; clk                 ;
; lcd_dclk            ; clk                 ; 1.722 ; 1.270 ; Fall       ; clk                 ;
; led_pin[*]          ; clk                 ; 4.882 ; 5.011 ; Fall       ; clk                 ;
;  led_pin[1]         ; clk                 ; 4.882 ; 5.011 ; Fall       ; clk                 ;
;  led_pin[2]         ; clk                 ; 5.763 ; 5.987 ; Fall       ; clk                 ;
;  led_pin[3]         ; clk                 ; 6.404 ; 6.780 ; Fall       ; clk                 ;
; sdram_clk           ; clk                 ; 1.295 ; 1.745 ; Fall       ; clk                 ;
; led_pin[*]          ; cmos_pclk           ; 5.845 ; 5.974 ; Rise       ; cmos_pclk           ;
;  led_pin[1]         ; cmos_pclk           ; 5.845 ; 5.974 ; Rise       ; cmos_pclk           ;
;  led_pin[2]         ; cmos_pclk           ; 6.726 ; 6.950 ; Rise       ; cmos_pclk           ;
;  led_pin[3]         ; cmos_pclk           ; 7.367 ; 7.743 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+---------------------------------------------------------------------------+
; Output Enable Times                                                       ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; cmos_pwdn     ; clk        ; 2.972 ; 2.958 ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 2.839 ; 2.825 ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 2.752 ; 2.751 ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 3.792 ; 3.827 ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 2.680 ; 2.666 ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 2.680 ; 2.666 ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 1.615 ; 1.602 ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 1.633 ; 1.619 ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 1.618 ; 1.605 ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 1.616 ; 1.603 ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 1.624 ; 1.611 ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 1.622 ; 1.609 ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 2.556 ; 2.591 ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 1.633 ; 1.619 ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 1.624 ; 1.611 ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 1.677 ; 1.676 ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 1.615 ; 1.602 ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 1.670 ; 1.669 ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 1.678 ; 1.677 ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 1.670 ; 1.669 ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 1.670 ; 1.669 ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 1.677 ; 1.676 ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 1.677 ; 1.676 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Output Enable Times                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; cmos_pwdn     ; clk        ; 2.674 ; 2.660 ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 2.547 ; 2.533 ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 2.472 ; 2.471 ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 3.506 ; 3.541 ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 2.393 ; 2.379 ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 2.393 ; 2.379 ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 1.414 ; 1.401 ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 1.432 ; 1.418 ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 1.417 ; 1.404 ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 1.415 ; 1.402 ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 1.423 ; 1.410 ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 1.420 ; 1.407 ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 2.354 ; 2.389 ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 1.432 ; 1.418 ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 1.423 ; 1.410 ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 1.476 ; 1.475 ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 1.414 ; 1.401 ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 1.469 ; 1.468 ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 1.476 ; 1.475 ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 1.469 ; 1.468 ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 1.469 ; 1.468 ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 1.475 ; 1.474 ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 1.475 ; 1.474 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Output Disable Times                                                              ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; cmos_pwdn     ; clk        ; 3.117     ; 3.131     ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 2.969     ; 2.983     ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 2.895     ; 2.896     ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 3.999     ; 3.964     ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 2.785     ; 2.799     ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 2.785     ; 2.799     ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 1.634     ; 1.647     ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 1.638     ; 1.652     ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 1.637     ; 1.650     ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 1.635     ; 1.648     ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 1.643     ; 1.656     ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 1.641     ; 1.654     ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 2.623     ; 2.588     ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 1.638     ; 1.652     ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 1.643     ; 1.656     ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 1.708     ; 1.709     ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 1.634     ; 1.647     ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 1.701     ; 1.702     ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 1.709     ; 1.710     ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 1.701     ; 1.702     ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 1.701     ; 1.702     ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 1.708     ; 1.709     ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 1.708     ; 1.709     ; Rise       ; clk             ;
+---------------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                      ;
+---------------+------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+------------+-----------+-----------+------------+-----------------+
; cmos_pwdn     ; clk        ; 2.813     ; 2.827     ; Rise       ; clk             ;
; cmos_rst_n    ; clk        ; 2.671     ; 2.685     ; Rise       ; clk             ;
; cmos_scl      ; clk        ; 2.610     ; 2.611     ; Rise       ; clk             ;
; cmos_sda      ; clk        ; 3.706     ; 3.671     ; Rise       ; clk             ;
; led_pin[*]    ; clk        ; 2.494     ; 2.508     ; Rise       ; clk             ;
;  led_pin[0]   ; clk        ; 2.494     ; 2.508     ; Rise       ; clk             ;
; sdram_dq[*]   ; clk        ; 1.432     ; 1.445     ; Rise       ; clk             ;
;  sdram_dq[0]  ; clk        ; 1.437     ; 1.451     ; Rise       ; clk             ;
;  sdram_dq[1]  ; clk        ; 1.435     ; 1.448     ; Rise       ; clk             ;
;  sdram_dq[2]  ; clk        ; 1.433     ; 1.446     ; Rise       ; clk             ;
;  sdram_dq[3]  ; clk        ; 1.441     ; 1.454     ; Rise       ; clk             ;
;  sdram_dq[4]  ; clk        ; 1.438     ; 1.451     ; Rise       ; clk             ;
;  sdram_dq[5]  ; clk        ; 2.420     ; 2.385     ; Rise       ; clk             ;
;  sdram_dq[6]  ; clk        ; 1.437     ; 1.451     ; Rise       ; clk             ;
;  sdram_dq[7]  ; clk        ; 1.441     ; 1.454     ; Rise       ; clk             ;
;  sdram_dq[8]  ; clk        ; 1.506     ; 1.507     ; Rise       ; clk             ;
;  sdram_dq[9]  ; clk        ; 1.432     ; 1.445     ; Rise       ; clk             ;
;  sdram_dq[10] ; clk        ; 1.499     ; 1.500     ; Rise       ; clk             ;
;  sdram_dq[11] ; clk        ; 1.506     ; 1.507     ; Rise       ; clk             ;
;  sdram_dq[12] ; clk        ; 1.499     ; 1.500     ; Rise       ; clk             ;
;  sdram_dq[13] ; clk        ; 1.499     ; 1.500     ; Rise       ; clk             ;
;  sdram_dq[14] ; clk        ; 1.505     ; 1.506     ; Rise       ; clk             ;
;  sdram_dq[15] ; clk        ; 1.505     ; 1.506     ; Rise       ; clk             ;
+---------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.259 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                                           ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                                              ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                                               ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                                                  ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                                                                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                   ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                        ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 37.259                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.599       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.660       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                  ; 37.617                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.531       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.086       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.050                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 19.397       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 18.653       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.117                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 19.393       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 18.724       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                   ; 38.136                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ;                        ;              ;                  ; 19.597       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ;                        ;              ;                  ; 18.539       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 38.155                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.598       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.557       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.231                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 19.598       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 18.633       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.232                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 19.396       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 18.836       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.233                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 19.598       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 18.635       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 38.297                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                    ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                         ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[10]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 19.598       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 18.699       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.304                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 19.598       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 18.706       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                  ; 38.304                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.524       ;
;  nios2_camera_sdram_lcd:sopc|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.780       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.308                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 19.398       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 18.910       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.321                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 19.317       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 19.004       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.322                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 19.598       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 18.724       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.337                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 19.501       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 18.836       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.388                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 19.397       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 18.991       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 19.524       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 18.894       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 19.330       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 19.115       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.472                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 19.398       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 19.074       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.496                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 19.590       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 18.906       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.583                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 19.396       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 19.187       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.618                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 19.333       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 19.285       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.649                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 19.395       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 19.254       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 38.918                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 7                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  clk (INVERTED)                                                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
;  cmos_pclk                                                                                                                                                                                                                   ;                        ; 17.857       ; 56.0 MHz         ;              ;
;  cmos_pclk (INVERTED)                                                                                                                                                                                                        ;                        ; 17.857       ; 56.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 19.590       ;
;  nios2_camera_sdram_lcd:sopc|avalon_dvp_wch:dvp_wch|burst_write_master:burst_write_master|dcfifo_mixed_widths:the_user_to_master_fifo|dcfifo_j8k1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 19.328       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                             ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                  ; 38.920                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 19.523       ;
;  nios2_camera_sdram_lcd:sopc|avalon_lcd_rgb_controller:lcd_controller|burst_read_master:a_burst_read_master|dcfifo_mixed_widths:the_master_to_user_fifo|dcfifo_eck1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 19.397       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                     ; 39.042                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.529       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.513       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                 ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                     ; 39.112                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                        ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.597       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.515       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                              ; 198.567                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.595       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.972       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                         ;
; Synchronization Node    ; nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                               ; 198.702                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_nios2_oci_debug:the_nios2_camera_sdram_lcd_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.529       ;
;  nios2_camera_sdram_lcd:sopc|nios2_camera_sdram_lcd_cpu:cpu|nios2_camera_sdram_lcd_cpu_nios2_oci:the_nios2_camera_sdram_lcd_cpu_nios2_oci|nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_wrapper|nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck:the_nios2_camera_sdram_lcd_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.173       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 0.107  ; 0.082 ; 6.539    ; 0.354   ; 7.980               ;
;  altera_reserved_tck ; 45.516 ; 0.184 ; 45.599   ; 0.477   ; 49.501              ;
;  clk                 ; 0.107  ; 0.082 ; 6.923    ; 0.354   ; 9.323               ;
;  cmos_pclk           ; 0.314  ; 0.162 ; 6.539    ; 0.643   ; 7.980               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cmos_pclk           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.584  ; 2.780  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.937  ; 6.787  ; Rise       ; altera_reserved_tck ;
; cmos_scl            ; clk                 ; 5.699  ; 5.901  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 5.410  ; 5.662  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 1.360  ; 1.404  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 1.294  ; 1.337  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 1.357  ; 1.401  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 1.349  ; 1.393  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 1.326  ; 1.370  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 1.339  ; 1.383  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 1.340  ; 1.384  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 1.284  ; 1.327  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 1.346  ; 1.390  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 1.343  ; 1.387  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 1.350  ; 1.394  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 1.360  ; 1.404  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 1.339  ; 1.383  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 1.360  ; 1.404  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 1.350  ; 1.394  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 1.349  ; 1.393  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 1.349  ; 1.393  ; Rise       ; clk                 ;
; cmos_db[*]          ; clk                 ; 2.289  ; 2.531  ; Fall       ; clk                 ;
;  cmos_db[0]         ; clk                 ; 0.445  ; 0.704  ; Fall       ; clk                 ;
;  cmos_db[1]         ; clk                 ; 1.605  ; 1.944  ; Fall       ; clk                 ;
;  cmos_db[2]         ; clk                 ; 1.986  ; 2.222  ; Fall       ; clk                 ;
;  cmos_db[3]         ; clk                 ; -1.186 ; -0.848 ; Fall       ; clk                 ;
;  cmos_db[4]         ; clk                 ; 2.289  ; 2.531  ; Fall       ; clk                 ;
;  cmos_db[5]         ; clk                 ; 0.636  ; 0.906  ; Fall       ; clk                 ;
;  cmos_db[6]         ; clk                 ; 1.730  ; 1.900  ; Fall       ; clk                 ;
;  cmos_db[7]         ; clk                 ; 1.125  ; 1.307  ; Fall       ; clk                 ;
; cmos_href           ; clk                 ; 0.364  ; 0.619  ; Fall       ; clk                 ;
; cmos_vsync          ; clk                 ; 0.984  ; 1.253  ; Fall       ; clk                 ;
; cmos_db[*]          ; cmos_pclk           ; -0.158 ; 0.585  ; Rise       ; cmos_pclk           ;
;  cmos_db[0]         ; cmos_pclk           ; -0.968 ; -0.331 ; Rise       ; cmos_pclk           ;
;  cmos_db[1]         ; cmos_pclk           ; -0.401 ; 0.354  ; Rise       ; cmos_pclk           ;
;  cmos_db[2]         ; cmos_pclk           ; -0.245 ; 0.496  ; Rise       ; cmos_pclk           ;
;  cmos_db[3]         ; cmos_pclk           ; -2.149 ; -1.811 ; Rise       ; cmos_pclk           ;
;  cmos_db[4]         ; cmos_pclk           ; -0.158 ; 0.585  ; Rise       ; cmos_pclk           ;
;  cmos_db[5]         ; cmos_pclk           ; -0.885 ; -0.237 ; Rise       ; cmos_pclk           ;
;  cmos_db[6]         ; cmos_pclk           ; -0.422 ; 0.273  ; Rise       ; cmos_pclk           ;
;  cmos_db[7]         ; cmos_pclk           ; -0.703 ; -0.056 ; Rise       ; cmos_pclk           ;
; cmos_href           ; cmos_pclk           ; -0.998 ; -0.376 ; Rise       ; cmos_pclk           ;
; cmos_vsync          ; cmos_pclk           ; -0.749 ; -0.084 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.770  ; 1.740  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.106  ; -0.198 ; Rise       ; altera_reserved_tck ;
; cmos_scl            ; clk                 ; -2.336 ; -2.980 ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; -2.152 ; -2.761 ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; -0.382 ; -0.594 ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; -0.392 ; -0.604 ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; -0.413 ; -0.657 ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; -0.405 ; -0.649 ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; -0.387 ; -0.626 ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; -0.399 ; -0.639 ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; -0.400 ; -0.640 ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; -0.382 ; -0.594 ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; -0.407 ; -0.646 ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; -0.409 ; -0.644 ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; -0.406 ; -0.650 ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; -0.416 ; -0.660 ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; -0.398 ; -0.637 ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; -0.416 ; -0.660 ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; -0.406 ; -0.650 ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; -0.409 ; -0.649 ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; -0.409 ; -0.649 ; Rise       ; clk                 ;
; cmos_db[*]          ; clk                 ; 3.143  ; 3.043  ; Fall       ; clk                 ;
;  cmos_db[0]         ; clk                 ; 0.762  ; 0.678  ; Fall       ; clk                 ;
;  cmos_db[1]         ; clk                 ; -0.047 ; -0.336 ; Fall       ; clk                 ;
;  cmos_db[2]         ; clk                 ; -0.195 ; -0.593 ; Fall       ; clk                 ;
;  cmos_db[3]         ; clk                 ; 3.143  ; 3.043  ; Fall       ; clk                 ;
;  cmos_db[4]         ; clk                 ; -0.284 ; -0.891 ; Fall       ; clk                 ;
;  cmos_db[5]         ; clk                 ; 0.628  ; 0.561  ; Fall       ; clk                 ;
;  cmos_db[6]         ; clk                 ; -0.010 ; -0.268 ; Fall       ; clk                 ;
;  cmos_db[7]         ; clk                 ; 0.245  ; 0.219  ; Fall       ; clk                 ;
; cmos_href           ; clk                 ; 0.837  ; 0.751  ; Fall       ; clk                 ;
; cmos_vsync          ; clk                 ; 0.306  ; 0.268  ; Fall       ; clk                 ;
; cmos_db[*]          ; cmos_pclk           ; 5.825  ; 5.725  ; Rise       ; cmos_pclk           ;
;  cmos_db[0]         ; cmos_pclk           ; 3.294  ; 3.202  ; Rise       ; cmos_pclk           ;
;  cmos_db[1]         ; cmos_pclk           ; 2.262  ; 2.188  ; Rise       ; cmos_pclk           ;
;  cmos_db[2]         ; cmos_pclk           ; 1.921  ; 1.931  ; Rise       ; cmos_pclk           ;
;  cmos_db[3]         ; cmos_pclk           ; 5.825  ; 5.725  ; Rise       ; cmos_pclk           ;
;  cmos_db[4]         ; cmos_pclk           ; 1.625  ; 1.633  ; Rise       ; cmos_pclk           ;
;  cmos_db[5]         ; cmos_pclk           ; 3.152  ; 3.085  ; Rise       ; cmos_pclk           ;
;  cmos_db[6]         ; cmos_pclk           ; 2.156  ; 2.256  ; Rise       ; cmos_pclk           ;
;  cmos_db[7]         ; cmos_pclk           ; 2.702  ; 2.743  ; Rise       ; cmos_pclk           ;
; cmos_href           ; cmos_pclk           ; 3.373  ; 3.275  ; Rise       ; cmos_pclk           ;
; cmos_vsync          ; cmos_pclk           ; 2.830  ; 2.792  ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.733 ; 13.443 ; Fall       ; altera_reserved_tck ;
; cmos_pwdn           ; clk                 ; 7.081  ; 6.797  ; Rise       ; clk                 ;
; cmos_rst_n          ; clk                 ; 6.282  ; 6.042  ; Rise       ; clk                 ;
; cmos_scl            ; clk                 ; 5.839  ; 5.696  ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 8.218  ; 8.067  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 3.195  ; 3.218  ; Rise       ; clk                 ;
; lcd_b[*]            ; clk                 ; 13.065 ; 12.696 ; Rise       ; clk                 ;
;  lcd_b[3]           ; clk                 ; 9.802  ; 9.486  ; Rise       ; clk                 ;
;  lcd_b[4]           ; clk                 ; 13.065 ; 12.696 ; Rise       ; clk                 ;
;  lcd_b[5]           ; clk                 ; 10.092 ; 9.836  ; Rise       ; clk                 ;
;  lcd_b[6]           ; clk                 ; 10.158 ; 9.829  ; Rise       ; clk                 ;
;  lcd_b[7]           ; clk                 ; 9.910  ; 9.637  ; Rise       ; clk                 ;
; lcd_dclk            ; clk                 ; 3.226  ; 3.270  ; Rise       ; clk                 ;
; lcd_de              ; clk                 ; 5.522  ; 5.335  ; Rise       ; clk                 ;
; lcd_g[*]            ; clk                 ; 9.879  ; 9.577  ; Rise       ; clk                 ;
;  lcd_g[2]           ; clk                 ; 9.623  ; 9.323  ; Rise       ; clk                 ;
;  lcd_g[3]           ; clk                 ; 9.701  ; 9.400  ; Rise       ; clk                 ;
;  lcd_g[4]           ; clk                 ; 9.879  ; 9.577  ; Rise       ; clk                 ;
;  lcd_g[5]           ; clk                 ; 9.490  ; 9.213  ; Rise       ; clk                 ;
;  lcd_g[6]           ; clk                 ; 9.279  ; 9.081  ; Rise       ; clk                 ;
;  lcd_g[7]           ; clk                 ; 9.276  ; 9.079  ; Rise       ; clk                 ;
; lcd_hs              ; clk                 ; 5.354  ; 5.529  ; Rise       ; clk                 ;
; lcd_r[*]            ; clk                 ; 12.266 ; 11.891 ; Rise       ; clk                 ;
;  lcd_r[3]           ; clk                 ; 12.266 ; 11.891 ; Rise       ; clk                 ;
;  lcd_r[4]           ; clk                 ; 10.247 ; 9.942  ; Rise       ; clk                 ;
;  lcd_r[5]           ; clk                 ; 10.074 ; 9.758  ; Rise       ; clk                 ;
;  lcd_r[6]           ; clk                 ; 10.237 ; 9.901  ; Rise       ; clk                 ;
;  lcd_r[7]           ; clk                 ; 9.962  ; 9.579  ; Rise       ; clk                 ;
; lcd_vs              ; clk                 ; 6.620  ; 6.664  ; Rise       ; clk                 ;
; led_pin[*]          ; clk                 ; 13.825 ; 13.400 ; Rise       ; clk                 ;
;  led_pin[0]         ; clk                 ; 5.969  ; 5.756  ; Rise       ; clk                 ;
;  led_pin[2]         ; clk                 ; 12.351 ; 11.903 ; Rise       ; clk                 ;
;  led_pin[3]         ; clk                 ; 13.825 ; 13.400 ; Rise       ; clk                 ;
; sdram_addr[*]       ; clk                 ; 5.080  ; 5.148  ; Rise       ; clk                 ;
;  sdram_addr[0]      ; clk                 ; 3.686  ; 3.643  ; Rise       ; clk                 ;
;  sdram_addr[1]      ; clk                 ; 3.649  ; 3.606  ; Rise       ; clk                 ;
;  sdram_addr[2]      ; clk                 ; 3.659  ; 3.616  ; Rise       ; clk                 ;
;  sdram_addr[3]      ; clk                 ; 3.659  ; 3.616  ; Rise       ; clk                 ;
;  sdram_addr[4]      ; clk                 ; 3.679  ; 3.636  ; Rise       ; clk                 ;
;  sdram_addr[5]      ; clk                 ; 3.705  ; 3.662  ; Rise       ; clk                 ;
;  sdram_addr[6]      ; clk                 ; 3.677  ; 3.639  ; Rise       ; clk                 ;
;  sdram_addr[7]      ; clk                 ; 3.741  ; 3.719  ; Rise       ; clk                 ;
;  sdram_addr[8]      ; clk                 ; 3.761  ; 3.739  ; Rise       ; clk                 ;
;  sdram_addr[9]      ; clk                 ; 3.750  ; 3.728  ; Rise       ; clk                 ;
;  sdram_addr[10]     ; clk                 ; 5.080  ; 5.148  ; Rise       ; clk                 ;
;  sdram_addr[11]     ; clk                 ; 3.750  ; 3.728  ; Rise       ; clk                 ;
;  sdram_addr[12]     ; clk                 ; 3.737  ; 3.715  ; Rise       ; clk                 ;
; sdram_ba[*]         ; clk                 ; 3.651  ; 3.613  ; Rise       ; clk                 ;
;  sdram_ba[0]        ; clk                 ; 3.651  ; 3.613  ; Rise       ; clk                 ;
;  sdram_ba[1]        ; clk                 ; 3.645  ; 3.607  ; Rise       ; clk                 ;
; sdram_cas_n         ; clk                 ; 3.730  ; 3.708  ; Rise       ; clk                 ;
; sdram_clk           ; clk                 ; 3.279  ; 3.237  ; Rise       ; clk                 ;
; sdram_cs_n          ; clk                 ; 3.658  ; 3.615  ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 5.078  ; 5.146  ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 3.660  ; 3.617  ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 3.630  ; 3.592  ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 3.619  ; 3.581  ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 3.623  ; 3.585  ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 3.629  ; 3.591  ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 5.078  ; 5.146  ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 3.650  ; 3.607  ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 3.643  ; 3.605  ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 3.735  ; 3.713  ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 3.617  ; 3.579  ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 3.717  ; 3.695  ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 3.720  ; 3.698  ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 3.717  ; 3.695  ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 3.707  ; 3.685  ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 3.729  ; 3.707  ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 3.729  ; 3.707  ; Rise       ; clk                 ;
; sdram_dqm[*]        ; clk                 ; 3.725  ; 3.703  ; Rise       ; clk                 ;
;  sdram_dqm[0]       ; clk                 ; 3.720  ; 3.698  ; Rise       ; clk                 ;
;  sdram_dqm[1]       ; clk                 ; 3.725  ; 3.703  ; Rise       ; clk                 ;
; sdram_ras_n         ; clk                 ; 3.627  ; 3.589  ; Rise       ; clk                 ;
; sdram_we_n          ; clk                 ; 3.620  ; 3.582  ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 3.195  ; 3.218  ; Fall       ; clk                 ;
; lcd_dclk            ; clk                 ; 3.226  ; 3.270  ; Fall       ; clk                 ;
; led_pin[*]          ; clk                 ; 16.512 ; 16.181 ; Fall       ; clk                 ;
;  led_pin[1]         ; clk                 ; 11.007 ; 10.824 ; Fall       ; clk                 ;
;  led_pin[2]         ; clk                 ; 15.038 ; 14.684 ; Fall       ; clk                 ;
;  led_pin[3]         ; clk                 ; 16.512 ; 16.181 ; Fall       ; clk                 ;
; sdram_clk           ; clk                 ; 3.279  ; 3.237  ; Fall       ; clk                 ;
; led_pin[*]          ; cmos_pclk           ; 19.194 ; 18.863 ; Rise       ; cmos_pclk           ;
;  led_pin[1]         ; cmos_pclk           ; 13.689 ; 13.506 ; Rise       ; cmos_pclk           ;
;  led_pin[2]         ; cmos_pclk           ; 17.720 ; 17.366 ; Rise       ; cmos_pclk           ;
;  led_pin[3]         ; cmos_pclk           ; 19.194 ; 18.863 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.089 ; 5.499 ; Fall       ; altera_reserved_tck ;
; cmos_pwdn           ; clk                 ; 2.800 ; 2.991 ; Rise       ; clk                 ;
; cmos_rst_n          ; clk                 ; 2.488 ; 2.621 ; Rise       ; clk                 ;
; cmos_scl            ; clk                 ; 2.356 ; 2.485 ; Rise       ; clk                 ;
; cmos_sda            ; clk                 ; 3.578 ; 3.805 ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 1.279 ; 1.750 ; Rise       ; clk                 ;
; lcd_b[*]            ; clk                 ; 2.285 ; 2.385 ; Rise       ; clk                 ;
;  lcd_b[3]           ; clk                 ; 2.285 ; 2.385 ; Rise       ; clk                 ;
;  lcd_b[4]           ; clk                 ; 3.219 ; 3.474 ; Rise       ; clk                 ;
;  lcd_b[5]           ; clk                 ; 2.566 ; 2.721 ; Rise       ; clk                 ;
;  lcd_b[6]           ; clk                 ; 2.776 ; 2.947 ; Rise       ; clk                 ;
;  lcd_b[7]           ; clk                 ; 2.660 ; 2.820 ; Rise       ; clk                 ;
; lcd_dclk            ; clk                 ; 1.722 ; 1.270 ; Rise       ; clk                 ;
; lcd_de              ; clk                 ; 2.159 ; 2.257 ; Rise       ; clk                 ;
; lcd_g[*]            ; clk                 ; 2.073 ; 2.150 ; Rise       ; clk                 ;
;  lcd_g[2]           ; clk                 ; 2.618 ; 2.762 ; Rise       ; clk                 ;
;  lcd_g[3]           ; clk                 ; 2.465 ; 2.594 ; Rise       ; clk                 ;
;  lcd_g[4]           ; clk                 ; 2.762 ; 2.931 ; Rise       ; clk                 ;
;  lcd_g[5]           ; clk                 ; 2.341 ; 2.460 ; Rise       ; clk                 ;
;  lcd_g[6]           ; clk                 ; 2.256 ; 2.375 ; Rise       ; clk                 ;
;  lcd_g[7]           ; clk                 ; 2.073 ; 2.150 ; Rise       ; clk                 ;
; lcd_hs              ; clk                 ; 2.277 ; 2.186 ; Rise       ; clk                 ;
; lcd_r[*]            ; clk                 ; 2.435 ; 2.555 ; Rise       ; clk                 ;
;  lcd_r[3]           ; clk                 ; 3.286 ; 3.560 ; Rise       ; clk                 ;
;  lcd_r[4]           ; clk                 ; 2.435 ; 2.555 ; Rise       ; clk                 ;
;  lcd_r[5]           ; clk                 ; 2.794 ; 2.964 ; Rise       ; clk                 ;
;  lcd_r[6]           ; clk                 ; 2.636 ; 2.771 ; Rise       ; clk                 ;
;  lcd_r[7]           ; clk                 ; 2.569 ; 2.708 ; Rise       ; clk                 ;
; lcd_vs              ; clk                 ; 3.123 ; 2.982 ; Rise       ; clk                 ;
; led_pin[*]          ; clk                 ; 2.344 ; 2.465 ; Rise       ; clk                 ;
;  led_pin[0]         ; clk                 ; 2.344 ; 2.465 ; Rise       ; clk                 ;
;  led_pin[2]         ; clk                 ; 4.354 ; 4.623 ; Rise       ; clk                 ;
;  led_pin[3]         ; clk                 ; 5.014 ; 5.343 ; Rise       ; clk                 ;
; sdram_addr[*]       ; clk                 ; 1.507 ; 1.510 ; Rise       ; clk                 ;
;  sdram_addr[0]      ; clk                 ; 1.544 ; 1.547 ; Rise       ; clk                 ;
;  sdram_addr[1]      ; clk                 ; 1.507 ; 1.510 ; Rise       ; clk                 ;
;  sdram_addr[2]      ; clk                 ; 1.517 ; 1.520 ; Rise       ; clk                 ;
;  sdram_addr[3]      ; clk                 ; 1.517 ; 1.520 ; Rise       ; clk                 ;
;  sdram_addr[4]      ; clk                 ; 1.537 ; 1.540 ; Rise       ; clk                 ;
;  sdram_addr[5]      ; clk                 ; 1.563 ; 1.566 ; Rise       ; clk                 ;
;  sdram_addr[6]      ; clk                 ; 1.541 ; 1.541 ; Rise       ; clk                 ;
;  sdram_addr[7]      ; clk                 ; 1.568 ; 1.588 ; Rise       ; clk                 ;
;  sdram_addr[8]      ; clk                 ; 1.588 ; 1.608 ; Rise       ; clk                 ;
;  sdram_addr[9]      ; clk                 ; 1.577 ; 1.597 ; Rise       ; clk                 ;
;  sdram_addr[10]     ; clk                 ; 2.424 ; 2.480 ; Rise       ; clk                 ;
;  sdram_addr[11]     ; clk                 ; 1.577 ; 1.597 ; Rise       ; clk                 ;
;  sdram_addr[12]     ; clk                 ; 1.565 ; 1.585 ; Rise       ; clk                 ;
; sdram_ba[*]         ; clk                 ; 1.508 ; 1.508 ; Rise       ; clk                 ;
;  sdram_ba[0]        ; clk                 ; 1.514 ; 1.514 ; Rise       ; clk                 ;
;  sdram_ba[1]        ; clk                 ; 1.508 ; 1.508 ; Rise       ; clk                 ;
; sdram_cas_n         ; clk                 ; 1.562 ; 1.582 ; Rise       ; clk                 ;
; sdram_clk           ; clk                 ; 1.295 ; 1.745 ; Rise       ; clk                 ;
; sdram_cs_n          ; clk                 ; 1.519 ; 1.522 ; Rise       ; clk                 ;
; sdram_dq[*]         ; clk                 ; 1.490 ; 1.490 ; Rise       ; clk                 ;
;  sdram_dq[0]        ; clk                 ; 1.522 ; 1.525 ; Rise       ; clk                 ;
;  sdram_dq[1]        ; clk                 ; 1.504 ; 1.504 ; Rise       ; clk                 ;
;  sdram_dq[2]        ; clk                 ; 1.492 ; 1.492 ; Rise       ; clk                 ;
;  sdram_dq[3]        ; clk                 ; 1.490 ; 1.490 ; Rise       ; clk                 ;
;  sdram_dq[4]        ; clk                 ; 1.497 ; 1.497 ; Rise       ; clk                 ;
;  sdram_dq[5]        ; clk                 ; 2.427 ; 2.483 ; Rise       ; clk                 ;
;  sdram_dq[6]        ; clk                 ; 1.512 ; 1.515 ; Rise       ; clk                 ;
;  sdram_dq[7]        ; clk                 ; 1.510 ; 1.510 ; Rise       ; clk                 ;
;  sdram_dq[8]        ; clk                 ; 1.562 ; 1.582 ; Rise       ; clk                 ;
;  sdram_dq[9]        ; clk                 ; 1.491 ; 1.491 ; Rise       ; clk                 ;
;  sdram_dq[10]       ; clk                 ; 1.555 ; 1.575 ; Rise       ; clk                 ;
;  sdram_dq[11]       ; clk                 ; 1.552 ; 1.572 ; Rise       ; clk                 ;
;  sdram_dq[12]       ; clk                 ; 1.555 ; 1.575 ; Rise       ; clk                 ;
;  sdram_dq[13]       ; clk                 ; 1.545 ; 1.565 ; Rise       ; clk                 ;
;  sdram_dq[14]       ; clk                 ; 1.561 ; 1.581 ; Rise       ; clk                 ;
;  sdram_dq[15]       ; clk                 ; 1.561 ; 1.581 ; Rise       ; clk                 ;
; sdram_dqm[*]        ; clk                 ; 1.552 ; 1.572 ; Rise       ; clk                 ;
;  sdram_dqm[0]       ; clk                 ; 1.552 ; 1.572 ; Rise       ; clk                 ;
;  sdram_dqm[1]       ; clk                 ; 1.552 ; 1.572 ; Rise       ; clk                 ;
; sdram_ras_n         ; clk                 ; 1.496 ; 1.496 ; Rise       ; clk                 ;
; sdram_we_n          ; clk                 ; 1.488 ; 1.488 ; Rise       ; clk                 ;
; cmos_xclk           ; clk                 ; 1.279 ; 1.750 ; Fall       ; clk                 ;
; lcd_dclk            ; clk                 ; 1.722 ; 1.270 ; Fall       ; clk                 ;
; led_pin[*]          ; clk                 ; 4.882 ; 5.011 ; Fall       ; clk                 ;
;  led_pin[1]         ; clk                 ; 4.882 ; 5.011 ; Fall       ; clk                 ;
;  led_pin[2]         ; clk                 ; 5.763 ; 5.987 ; Fall       ; clk                 ;
;  led_pin[3]         ; clk                 ; 6.404 ; 6.780 ; Fall       ; clk                 ;
; sdram_clk           ; clk                 ; 1.295 ; 1.745 ; Fall       ; clk                 ;
; led_pin[*]          ; cmos_pclk           ; 5.845 ; 5.974 ; Rise       ; cmos_pclk           ;
;  led_pin[1]         ; cmos_pclk           ; 5.845 ; 5.974 ; Rise       ; cmos_pclk           ;
;  led_pin[2]         ; cmos_pclk           ; 6.726 ; 6.950 ; Rise       ; cmos_pclk           ;
;  led_pin[3]         ; cmos_pclk           ; 7.367 ; 7.743 ; Rise       ; cmos_pclk           ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_xclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_rst_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pin[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pin[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pin[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_pin[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_scl            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_scl            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_sda            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_r[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_r[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_r[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_dclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_r[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_r[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_pin[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cmos_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+---------------------+---------------------+------------+------------+------------+------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------+---------------------+------------+------------+------------+------------+
; altera_reserved_tck ; altera_reserved_tck ; 1730       ; 0          ; 32         ; 2          ;
; clk                 ; altera_reserved_tck ; false path ; 0          ; 0          ; 0          ;
; altera_reserved_tck ; clk                 ; false path ; false path ; 0          ; 0          ;
; clk                 ; clk                 ; 600500     ; 2981       ; 91788      ; 247010     ;
; cmos_pclk           ; clk                 ; false path ; false path ; false path ; false path ;
; clk                 ; cmos_pclk           ; false path ; false path ; false path ; false path ;
; cmos_pclk           ; cmos_pclk           ; 247010     ; 338        ; 2676       ; 338        ;
+---------------------+---------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+---------------------+---------------------+------------+------------+------------+------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------+---------------------+------------+------------+------------+------------+
; altera_reserved_tck ; altera_reserved_tck ; 1730       ; 0          ; 32         ; 2          ;
; clk                 ; altera_reserved_tck ; false path ; 0          ; 0          ; 0          ;
; altera_reserved_tck ; clk                 ; false path ; false path ; 0          ; 0          ;
; clk                 ; clk                 ; 600500     ; 2981       ; 91788      ; 247010     ;
; cmos_pclk           ; clk                 ; false path ; false path ; false path ; false path ;
; clk                 ; cmos_pclk           ; false path ; false path ; false path ; false path ;
; cmos_pclk           ; cmos_pclk           ; 247010     ; 338        ; 2676       ; 338        ;
+---------------------+---------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                            ;
+---------------------+---------------------+------------+------------+------------+------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------+---------------------+------------+------------+------------+------------+
; altera_reserved_tck ; altera_reserved_tck ; 81         ; 0          ; 3          ; 0          ;
; clk                 ; clk                 ; 2011       ; 74         ; 4564       ; 92         ;
; cmos_pclk           ; clk                 ; false path ; false path ; false path ; false path ;
; clk                 ; cmos_pclk           ; false path ; false path ; false path ; false path ;
; cmos_pclk           ; cmos_pclk           ; 92         ; 74         ; 74         ; 74         ;
+---------------------+---------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                             ;
+---------------------+---------------------+------------+------------+------------+------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------+---------------------+------------+------------+------------+------------+
; altera_reserved_tck ; altera_reserved_tck ; 81         ; 0          ; 3          ; 0          ;
; clk                 ; clk                 ; 2011       ; 74         ; 4564       ; 92         ;
; cmos_pclk           ; clk                 ; false path ; false path ; false path ; false path ;
; clk                 ; cmos_pclk           ; false path ; false path ; false path ; false path ;
; cmos_pclk           ; cmos_pclk           ; 92         ; 74         ; 74         ; 74         ;
+---------------------+---------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 97    ; 97   ;
; Unconstrained Output Ports      ; 68    ; 68   ;
; Unconstrained Output Port Paths ; 139   ; 139  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Sat May 22 19:58:03 2021
Info: Command: quartus_sta nios2_camera_sdram_lcd -c nios2_camera_sdram_lcd
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_eck1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_j8k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_se9:dffpipe5|dffe6a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Info (332104): Reading SDC File: 'nios2_camera_sdram_lcd.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at nios2_camera_sdram_lcd.sdc(103): *ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at nios2_camera_sdram_lcd.sdc(103): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_fd9:dffpipe18|dffe19a*}]
Warning (332174): Ignored filter at nios2_camera_sdram_lcd.sdc(104): *rs_dgwp|dffpipe_gd9:dffpipe5|dffe6a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at nios2_camera_sdram_lcd.sdc(104): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_gd9:dffpipe5|dffe6a*}]
Info (332104): Reading SDC File: '../prj_qsys/nios2_camera_sdram_lcd/synthesis/submodules/nios2_camera_sdram_lcd_cpu.sdc'
Info (332104): Reading SDC File: '../prj_qsys/nios2_camera_sdram_lcd/synthesis/submodules/altera_reset_controller.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Fall) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Fall) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Fall) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Fall) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Fall) to cmos_pclk (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.107
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.107         0.000 clk 
    Info (332119):     0.314         0.000 cmos_pclk 
    Info (332119):    45.516         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.430         0.000 clk 
    Info (332119):     0.432         0.000 cmos_pclk 
    Info (332119):     0.453         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.539
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.539         0.000 cmos_pclk 
    Info (332119):     6.968         0.000 clk 
    Info (332119):    45.599         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.773
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.773         0.000 clk 
    Info (332119):     1.087         0.000 altera_reserved_tck 
    Info (332119):     1.537         0.000 cmos_pclk 
Info (332146): Worst-case minimum pulse width slack is 8.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.350         0.000 cmos_pclk 
    Info (332119):     9.502         0.000 clk 
    Info (332119):    49.652         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.463 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Fall) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Fall) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Fall) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Fall) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Fall) to cmos_pclk (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 0.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.418         0.000 cmos_pclk 
    Info (332119):     0.768         0.000 clk 
    Info (332119):    45.861         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.365
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.365         0.000 clk 
    Info (332119):     0.365         0.000 cmos_pclk 
    Info (332119):     0.401         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.761
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.761         0.000 cmos_pclk 
    Info (332119):     6.923         0.000 clk 
    Info (332119):    45.924         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.547
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.547         0.000 clk 
    Info (332119):     0.986         0.000 altera_reserved_tck 
    Info (332119):     1.369         0.000 cmos_pclk 
Info (332146): Worst-case minimum pulse width slack is 8.092
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.092         0.000 cmos_pclk 
    Info (332119):     9.450         0.000 clk 
    Info (332119):    49.579         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.993 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: sopc|pll|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Fall) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Fall) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Fall) to cmos_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Rise) to cmos_pclk (Fall) (setup and hold)
    Critical Warning (332169): From cmos_pclk (Fall) to cmos_pclk (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 5.272
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.272         0.000 clk 
    Info (332119):     5.512         0.000 cmos_pclk 
    Info (332119):    48.237         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.082         0.000 clk 
    Info (332119):     0.162         0.000 cmos_pclk 
    Info (332119):     0.184         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.205         0.000 cmos_pclk 
    Info (332119):     8.773         0.000 clk 
    Info (332119):    48.194         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.354         0.000 clk 
    Info (332119):     0.477         0.000 altera_reserved_tck 
    Info (332119):     0.643         0.000 cmos_pclk 
Info (332146): Worst-case minimum pulse width slack is 7.980
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.980         0.000 cmos_pclk 
    Info (332119):     9.323         0.000 clk 
    Info (332119):    49.501         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.259 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4752 megabytes
    Info: Processing ended: Sat May 22 19:58:10 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


