{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605005307867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605005307867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 17:48:27 2020 " "Processing started: Tue Nov 10 17:48:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605005307867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605005307867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signal -c signal " "Command: quartus_map --read_settings_files=on --write_settings_files=off signal -c signal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605005307867 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605005308159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_ramp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generate_ramp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generate_ramp-behavioral " "Found design unit 1: generate_ramp-behavioral" {  } { { "generate_ramp.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/generate_ramp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308508 ""} { "Info" "ISGN_ENTITY_NAME" "1 generate_ramp " "Found entity 1: generate_ramp" {  } { { "generate_ramp.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/generate_ramp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605005308508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel to serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallel to serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parallel_Serial_Converter-behavioral " "Found design unit 1: Parallel_Serial_Converter-behavioral" {  } { { "parallel to serial.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/parallel to serial.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parallel_Serial_Converter " "Found entity 1: Parallel_Serial_Converter" {  } { { "parallel to serial.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/parallel to serial.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605005308512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_ws-behavioral " "Found design unit 1: clock_ws-behavioral" {  } { { "dac.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/dac.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308516 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_ws " "Found entity 1: clock_ws" {  } { { "dac.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/dac.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605005308516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behavioral " "Found design unit 1: clock_divider-behavioral" {  } { { "clock divider.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/clock divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308520 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock divider.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/clock divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605005308520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generator-stractural " "Found design unit 1: generator-stractural" {  } { { "signal.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/signal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308524 ""} { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "signal.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/signal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605005308524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_sinl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generate_sinl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generate_sin-behavioral " "Found design unit 1: generate_sin-behavioral" {  } { { "generate_sinl.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/generate_sinl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308528 ""} { "Info" "ISGN_ENTITY_NAME" "1 generate_sin " "Found entity 1: generate_sin" {  } { { "generate_sinl.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/generate_sinl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605005308528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605005308528 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sine generate_sinl.vhd(42) " "VHDL error at generate_sinl.vhd(42): object \"sine\" is used but not declared" {  } { { "generate_sinl.vhd" "" { Text "C:/Users/Punch/Downloads/Signal/generate_sinl.vhd" 42 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1605005308528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605005308673 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 10 17:48:28 2020 " "Processing ended: Tue Nov 10 17:48:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605005308673 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605005308673 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605005308673 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605005308673 ""}
