SND_SOC_DAPM_EVENT_OFF,FUNC_0
SND_SOC_DAPM_EVENT_ON,FUNC_1
WCD9335_CDC_RX1_RX_PATH_CFG0,VAR_0
WCD9335_CDC_RX1_RX_PATH_CTL,VAR_1
WCD9335_CDC_RX1_RX_PATH_SEC3,VAR_2
WCD9335_CDC_RX2_RX_PATH_CFG0,VAR_3
WCD9335_CDC_RX2_RX_PATH_CTL,VAR_4
WCD9335_CDC_RX2_RX_PATH_SEC3,VAR_5
WCD9335_CDC_RX_PATH_CFG_HD2_DISABLE,VAR_6
WCD9335_CDC_RX_PATH_CFG_HD2_ENABLE,VAR_7
WCD9335_CDC_RX_PATH_CFG_HD2_EN_MASK,VAR_8
WCD9335_CDC_RX_PATH_SEC_HD2_ALPHA_0P0000,VAR_9
WCD9335_CDC_RX_PATH_SEC_HD2_ALPHA_0P2500,VAR_10
WCD9335_CDC_RX_PATH_SEC_HD2_ALPHA_MASK,VAR_11
WCD9335_CDC_RX_PATH_SEC_HD2_SCALE_1,VAR_12
WCD9335_CDC_RX_PATH_SEC_HD2_SCALE_2,VAR_13
WCD9335_CDC_RX_PATH_SEC_HD2_SCALE_MASK,VAR_14
snd_soc_component_update_bits,FUNC_2
wcd9335_codec_hd2_control,FUNC_3
component,VAR_15
prim_int_reg,VAR_16
event,VAR_17
hd2_scale_reg,VAR_18
hd2_enable_reg,VAR_19
