// Seed: 3906251539
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri0 id_3
);
  wire id_5;
  module_2(
      id_5, id_5, id_5, id_5
  );
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1,
    input  wire id_2,
    output wand id_3
);
  assign id_1 = id_0;
  module_0(
      id_2, id_2, id_0, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_3 (
    input uwire   id_0,
    input logic   id_1
    , id_4,
    input supply1 id_2
);
  id_5 :
  assert property (@(posedge id_5 or 1) 1)
  else;
  final @(posedge (id_1));
  module_2(
      id_4, id_4, id_5, id_4
  );
  assign id_4 = 1;
endmodule
