Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id AECE819E2FE
	for <lists+linux-kernel@lfdr.de>; Sat,  4 Apr 2020 07:19:57 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1725962AbgDDFTs (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Sat, 4 Apr 2020 01:19:48 -0400
Received: from mga06.intel.com ([134.134.136.31]:42876 "EHLO mga06.intel.com"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1725536AbgDDFTr (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 4 Apr 2020 01:19:47 -0400
IronPort-SDR: h3OOcX2NE88ZOScojY2pOG8I9+/W/7vFfPqfjzydq7oQjkkgiBKU/f5Ypzfn3w7O0M/jTcnEHV
 gH8vs3qoJuTw==
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from fmsmga008.fm.intel.com ([10.253.24.58])
  by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Apr 2020 22:19:47 -0700
IronPort-SDR: Av1jOg+6Sal9bVM2zUvBQhjTdWlfsw69ONQm6Lyf9RYSVN5jLHWq0sETME6tiBTO+1iqX4CUBw
 0rlUoUfIo0Ww==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.72,342,1580803200"; 
   d="scan'208";a="243029873"
Received: from ranerica-svr.sc.intel.com ([172.25.110.23])
  by fmsmga008.fm.intel.com with ESMTP; 03 Apr 2020 22:19:47 -0700
Date:   Fri, 3 Apr 2020 22:20:39 -0700
From:   Ricardo Neri <ricardo.neri-calderon@linux.intel.com>
To:     Borislav Petkov <bp@alien8.de>
Cc:     Ingo Molnar <mingo@kernel.org>,
        Thomas Gleixner <tglx@linutronix.de>,
        linux-kernel@vger.kernel.org,
        Ricardo Neri <ricardo.neri@intel.com>, x86@kernel.org,
        "Ravi V. Shankar" <ravi.v.shankar@intel.com>
Subject: Re: [PATCH] x86/cpufeatures: Add enumeration for serialize
 instruction
Message-ID: <20200404052039.GA14886@ranerica-svr.sc.intel.com>
References: <20200403014026.19137-1-ricardo.neri-calderon@linux.intel.com>
 <20200403081217.GA20218@zn.tnic>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20200403081217.GA20218@zn.tnic>
User-Agent: Mutt/1.9.4 (2018-02-28)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Fri, Apr 03, 2020 at 10:12:17AM +0200, Borislav Petkov wrote:
> On Thu, Apr 02, 2020 at 06:40:26PM -0700, Ricardo Neri wrote:
> > The serialize instruction ensures that before the next instruction is
> > fetched and executed, all the modifications to flags, registers, and memory
> > made by previous instructions are completed, draining all buffered writes
> > to memory.
> > 
> > Importantly, the serialize instruction does not modify registers,
> > arithmetic flags or memory.
> > 
> > Hence, the serialize instructions provides a better way for software
> > to serialize execution than using instructions such as cpuid, which does
> > modify registers and, in virtual machines, causes a VM exit.
> > 
> > This instruction is supported by the CPU if CPUID.7H.EDX[bit 14] is
> > set.
> > 
> > Cc: x86@kernel.org
> > Cc: "Ravi V. Shankar" <ravi.v.shankar@intel.com>
> > Signed-off-by: Ricardo Neri <ricardo.neri-calderon@linux.intel.com>
> > ---
> > This new instruction is documented in the latest version of the Intel
> > Architecture Instruction Set Extensions and Future Features Programming
> > Reference Chapter 2.1 located at
> > https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf
> > ---
> >  arch/x86/include/asm/cpufeatures.h | 1 +
> >  1 file changed, 1 insertion(+)
> > 
> > diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h
> > index db189945e9b0..cd9b1ec022ec 100644
> > --- a/arch/x86/include/asm/cpufeatures.h
> > +++ b/arch/x86/include/asm/cpufeatures.h
> > @@ -364,6 +364,7 @@
> >  #define X86_FEATURE_AVX512_VP2INTERSECT (18*32+ 8) /* AVX-512 Intersect for D/Q */
> >  #define X86_FEATURE_MD_CLEAR		(18*32+10) /* VERW clears CPU buffers */
> >  #define X86_FEATURE_TSX_FORCE_ABORT	(18*32+13) /* "" TSX_FORCE_ABORT */
> > +#define X86_FEATURE_SERIALIZE		(18*32+14) /* SERIALIZE instruction */
> >  #define X86_FEATURE_PCONFIG		(18*32+18) /* Intel PCONFIG */
> >  #define X86_FEATURE_SPEC_CTRL		(18*32+26) /* "" Speculation Control (IBRS + IBPB) */
> >  #define X86_FEATURE_INTEL_STIBP		(18*32+27) /* "" Single Thread Indirect Branch Predictors */
> > -- 
> 
> Send this together with code which is using it, pls.

Do you mean code in the kernel using this instructions. Thus far, I
don't have any kernel use cases for this instruction. My intention is to expose
this instruction to user space via /proc/cpuinfo. Is that not
acceptable?

Thanks and BR,
Ricardo
