$comment
	File created using the following command:
		vcd file ring_counter.msim.vcd -direction
$end
$date
	Wed May 08 12:00:06 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ring_counter_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # q [3] $end
$var wire 1 $ q [2] $end
$var wire 1 % q [1] $end
$var wire 1 & q [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0%
0$
0#
x'
0(
1)
x*
1+
1,
1-
$end
#30000
1!
0'
#60000
0!
1'
#90000
1!
0'
#110000
1"
1'
#120000
0!
0"
0'
#150000
1!
1'
#180000
0!
0'
#210000
1!
1'
#240000
0!
0'
#270000
1!
1'
#300000
0!
0'
#330000
1!
1'
#360000
0!
0'
#390000
1!
1'
#420000
1"
0!
0'
#440000
0"
1'
#450000
1!
0'
#480000
0!
1'
#510000
1!
0'
#540000
0!
1'
#570000
1!
0'
#600000
0!
1'
#630000
1!
0'
#660000
0!
1'
#690000
1!
0'
#720000
0!
1'
#750000
1!
0'
#780000
0!
1'
#810000
1!
0'
#840000
0!
1'
#870000
1!
0'
#900000
0!
1'
#930000
1!
0'
#960000
0!
1'
#990000
1!
0'
