C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -mp  1  -prjfile  "C:\New Folder2\J312300948_Gate\synthesis\scratchproject.prs"  -implementation  synthesis  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\New Folder2\J312300948_Gate\synthesis"   -part A3P060  -package VQFP100  -grade -1    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\New Folder2\J312300948_Gate\synthesis\synlog\report\lzy_BasGate_premap.xml"  -top_level_module  lzy_BasGate  -oedif  "C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.edn"  -conchk_prepass  "C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate_cck.rpt"   -freq 100.000   "C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_prem.srd"  -qsap  "C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.sap"  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -ologparam  "C:\New Folder2\J312300948_Gate\synthesis\syntmp\lzy_BasGate.plg"  -osyn  "C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_prem.srd"  -prjdir  "C:\New Folder2\J312300948_Gate\synthesis\"  -prjname  lzy_BasGate_syn  -log  "C:\New Folder2\J312300948_Gate\synthesis\synlog\lzy_BasGate_premap.srr" 
relcom:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -mp 1 -prjfile "C:\New Folder2\J312300948_Gate\synthesis\scratchproject.prs" -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir "C:\New Folder2\J312300948_Gate\synthesis" -part A3P060 -package VQFP100 -grade -1 -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\New Folder2\J312300948_Gate\synthesis\synlog\report\lzy_BasGate_premap.xml" -top_level_module lzy_BasGate -oedif "C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.edn" -conchk_prepass "C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate_cck.rpt" -freq 100.000 "C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_mult.srs" -flow prepass -gcc_prepass -osrd "C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_prem.srd" -qsap "C:\New Folder2\J312300948_Gate\synthesis\lzy_BasGate.sap" -devicelib ..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -ologparam "C:\New Folder2\J312300948_Gate\synthesis\syntmp\lzy_BasGate.plg" -osyn "C:\New Folder2\J312300948_Gate\synthesis\synwork\lzy_BasGate_prem.srd" -prjdir "C:\New Folder2\J312300948_Gate\synthesis\" -prjname lzy_BasGate_syn -log "C:\New Folder2\J312300948_Gate\synthesis\synlog\lzy_BasGate_premap.srr"
rc:0 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1732247754|size:1730|exec:0|csum:
file:..\lzy_BasGate.edn|io:o|time:0|size:0|exec:0|csum:
file:..\lzy_BasGate_cck.rpt|io:o|time:1732247756|size:19895|exec:0|csum:
file:..\synwork\lzy_BasGate_mult.srs|io:i|time:1732247755|size:1345|exec:0|csum:4600313C401CA34803C7F9501EAF9B07
file:..\synwork\lzy_BasGate_prem.srd|io:o|time:1732247756|size:1556|exec:0|csum:
file:..\lzy_BasGate.sap|io:o|time:1732247756|size:121|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:"C:\New Folder2\J312300948_Gate\synthesis\syntmp\lzy_BasGate.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\synwork\lzy_BasGate_prem.srd|io:o|time:1732247756|size:1556|exec:0|csum:
file:..\synlog\lzy_BasGate_premap.srr|io:o|time:1732247756|size:2445|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
