Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivadio/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8330dc54bb524a7faf9da7affcc602d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab05_test_behav xil_defaultlib.lab05_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'dina' [E:/digital_logic/lab/lab05/lab05.srcs/sources_1/new/Register.v:49]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'douta' [E:/digital_logic/lab/lab05/lab05.srcs/sources_1/new/Register.v:50]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 2 for port 'wea' [E:/digital_logic/lab/lab05/lab05.srcs/sources_1/new/Register.v:52]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/digital_logic/lab/lab05/lab05.srcs/sources_1/new/Register.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkgen(clk_freq=10000)
Compiling module xil_defaultlib.Register_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.decode38
Compiling module xil_defaultlib.bcd7seg
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.lab05_default
Compiling module xil_defaultlib.lab05_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab05_test_behav
