chan dcr_ch{
    left dcr_req : (logic[8]@#1) @#1 - @dyn
}
chan dcr_dispatch_ch{
    right res : (logic[8]@eternal) @#1 - @#1
}

proc dcr (dcr_wr_ep : left dcr_ch, tc_ep : left dcr_dispatch_ch) {
    reg dc_reg : logic[8];
    
    loop{
        let data = recv dcr_wr_ep.dcr_req >>
        set dc_reg := data   
    }
    loop{
        send tc_ep.res(*dc_reg) >>
        cycle 1
    }
}