

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun Apr 25 15:43:34 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTB	set	3969
    49  0000                     _TRISB	set	3987
    50  0000                     _PORTBbits	set	3969
    51  0000                     _TRISBbits	set	3987
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56  007FCA                     __pcinit:
    57                           	callstack 0
    58  007FCA                     start_initialization:
    59                           	callstack 0
    60  007FCA                     __initialization:
    61                           	callstack 0
    62                           
    63                           ; Clear objects allocated to COMRAM (1 bytes)
    64  007FCA  6A01               	clrf	__pbssCOMRAM& (0+255),c
    65  007FCC                     end_of_initialization:
    66                           	callstack 0
    67  007FCC                     __end_of__initialization:
    68                           	callstack 0
    69  007FCC  0100               	movlb	0
    70  007FCE  EFE9  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	bssCOMRAM
    73  000001                     __pbssCOMRAM:
    74                           	callstack 0
    75  000001                     _iCnt:
    76                           	callstack 0
    77  000001                     	ds	1
    78                           
    79                           	psect	cstackCOMRAM
    80  000002                     __pcstackCOMRAM:
    81                           	callstack 0
    82  000002                     ??_main:
    83                           
    84                           ; 1 bytes @ 0x0
    85  000002                     	ds	1
    86                           
    87 ;;
    88 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    89 ;;
    90 ;; *************** function _main *****************
    91 ;; Defined at:
    92 ;;		line 17 in file "main.c"
    93 ;; Parameters:    Size  Location     Type
    94 ;;		None
    95 ;; Auto vars:     Size  Location     Type
    96 ;;		None
    97 ;; Return value:  Size  Location     Type
    98 ;;                  1    wreg      void 
    99 ;; Registers used:
   100 ;;		wreg, status,2, status,0
   101 ;; Tracked objects:
   102 ;;		On entry : 0/0
   103 ;;		On exit  : 0/0
   104 ;;		Unchanged: 0/0
   105 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   106 ;;      Params:         0       0       0       0       0       0       0
   107 ;;      Locals:         0       0       0       0       0       0       0
   108 ;;      Temps:          1       0       0       0       0       0       0
   109 ;;      Totals:         1       0       0       0       0       0       0
   110 ;;Total ram usage:        1 bytes
   111 ;; This function calls:
   112 ;;		Nothing
   113 ;; This function is called by:
   114 ;;		Startup code after reset
   115 ;; This function uses a non-reentrant model
   116 ;;
   117                           
   118                           	psect	text0
   119  007FD2                     __ptext0:
   120                           	callstack 0
   121  007FD2                     _main:
   122                           	callstack 31
   123  007FD2  9A93               	bcf	147,5,c	;volatile
   124  007FD4  9A81               	bcf	129,5,c	;volatile
   125  007FD6  9893               	bcf	147,4,c	;volatile
   126  007FD8  9881               	bcf	129,4,c	;volatile
   127  007FDA  0E00               	movlw	0
   128  007FDC  6E93               	movwf	147,c	;volatile
   129  007FDE  0E00               	movlw	0
   130  007FE0  6E81               	movwf	129,c	;volatile
   131  007FE2                     l700:
   132  007FE2  2A01               	incf	_iCnt^0,f,c
   133  007FE4  C001  FF81         	movff	_iCnt,3969	;volatile
   134  007FE8  0E06               	movlw	6
   135  007FEA  6E02               	movwf	??_main^0,c
   136  007FEC  0E30               	movlw	48
   137  007FEE                     u17:
   138  007FEE  2EE8               	decfsz	wreg,f,c
   139  007FF0  D7FE               	bra	u17
   140  007FF2  2E02               	decfsz	??_main^0,f,c
   141  007FF4  D7FC               	bra	u17
   142  007FF6  D000               	nop2	
   143  007FF8  EFF1  F03F         	goto	l700
   144  007FFC  EF00  F000         	goto	start
   145  008000                     __end_of_main:
   146                           	callstack 0
   147  0000                     
   148                           	psect	rparam
   149  0000                     
   150                           	psect	idloc
   151                           
   152                           ;Config register IDLOC0 @ 0x200000
   153                           ;	unspecified, using default values
   154  200000                     	org	2097152
   155  200000  FF                 	db	255
   156                           
   157                           ;Config register IDLOC1 @ 0x200001
   158                           ;	unspecified, using default values
   159  200001                     	org	2097153
   160  200001  FF                 	db	255
   161                           
   162                           ;Config register IDLOC2 @ 0x200002
   163                           ;	unspecified, using default values
   164  200002                     	org	2097154
   165  200002  FF                 	db	255
   166                           
   167                           ;Config register IDLOC3 @ 0x200003
   168                           ;	unspecified, using default values
   169  200003                     	org	2097155
   170  200003  FF                 	db	255
   171                           
   172                           ;Config register IDLOC4 @ 0x200004
   173                           ;	unspecified, using default values
   174  200004                     	org	2097156
   175  200004  FF                 	db	255
   176                           
   177                           ;Config register IDLOC5 @ 0x200005
   178                           ;	unspecified, using default values
   179  200005                     	org	2097157
   180  200005  FF                 	db	255
   181                           
   182                           ;Config register IDLOC6 @ 0x200006
   183                           ;	unspecified, using default values
   184  200006                     	org	2097158
   185  200006  FF                 	db	255
   186                           
   187                           ;Config register IDLOC7 @ 0x200007
   188                           ;	unspecified, using default values
   189  200007                     	org	2097159
   190  200007  FF                 	db	255
   191                           
   192                           	psect	config
   193                           
   194                           ; Padding undefined space
   195  300000                     	org	3145728
   196  300000  FF                 	db	255
   197                           
   198                           ;Config register CONFIG1H @ 0x300001
   199                           ;	unspecified, using default values
   200                           ;	Oscillator Selection bits
   201                           ;	OSC = 0x7, unprogrammed default
   202                           ;	Fail-Safe Clock Monitor Enable bit
   203                           ;	FCMEN = 0x0, unprogrammed default
   204                           ;	Internal/External Oscillator Switchover bit
   205                           ;	IESO = 0x0, unprogrammed default
   206  300001                     	org	3145729
   207  300001  07                 	db	7
   208                           
   209                           ;Config register CONFIG2L @ 0x300002
   210                           ;	Power-up Timer Enable bit
   211                           ;	PWRT = 0x1, unprogrammed default
   212                           ;	Brown-out Reset Enable bits
   213                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   214                           ;	Brown Out Reset Voltage bits
   215                           ;	BORV = 0x3, unprogrammed default
   216  300002                     	org	3145730
   217  300002  19                 	db	25
   218                           
   219                           ;Config register CONFIG2H @ 0x300003
   220                           ;	unspecified, using default values
   221                           ;	Watchdog Timer Enable bit
   222                           ;	WDT = 0x1, unprogrammed default
   223                           ;	Watchdog Timer Postscale Select bits
   224                           ;	WDTPS = 0xF, unprogrammed default
   225  300003                     	org	3145731
   226  300003  1F                 	db	31
   227                           
   228                           ; Padding undefined space
   229  300004                     	org	3145732
   230  300004  FF                 	db	255
   231                           
   232                           ;Config register CONFIG3H @ 0x300005
   233                           ;	CCP2 MUX bit
   234                           ;	CCP2MX = 0x1, unprogrammed default
   235                           ;	PORTB A/D Enable bit
   236                           ;	PBADEN = 0x1, unprogrammed default
   237                           ;	Low-Power Timer1 Oscillator Enable bit
   238                           ;	LPT1OSC = 0x0, unprogrammed default
   239                           ;	MCLR Pin Enable bit
   240                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   241  300005                     	org	3145733
   242  300005  03                 	db	3
   243                           
   244                           ;Config register CONFIG4L @ 0x300006
   245                           ;	unspecified, using default values
   246                           ;	Stack Full/Underflow Reset Enable bit
   247                           ;	STVREN = 0x1, unprogrammed default
   248                           ;	Single-Supply ICSP Enable bit
   249                           ;	LVP = 0x1, unprogrammed default
   250                           ;	Extended Instruction Set Enable bit
   251                           ;	XINST = 0x0, unprogrammed default
   252                           ;	Background Debugger Enable bit
   253                           ;	DEBUG = 0x1, unprogrammed default
   254  300006                     	org	3145734
   255  300006  85                 	db	133
   256                           
   257                           ; Padding undefined space
   258  300007                     	org	3145735
   259  300007  FF                 	db	255
   260                           
   261                           ;Config register CONFIG5L @ 0x300008
   262                           ;	unspecified, using default values
   263                           ;	Code Protection bit
   264                           ;	CP0 = 0x1, unprogrammed default
   265                           ;	Code Protection bit
   266                           ;	CP1 = 0x1, unprogrammed default
   267                           ;	Code Protection bit
   268                           ;	CP2 = 0x1, unprogrammed default
   269                           ;	Code Protection bit
   270                           ;	CP3 = 0x1, unprogrammed default
   271  300008                     	org	3145736
   272  300008  0F                 	db	15
   273                           
   274                           ;Config register CONFIG5H @ 0x300009
   275                           ;	unspecified, using default values
   276                           ;	Boot Block Code Protection bit
   277                           ;	CPB = 0x1, unprogrammed default
   278                           ;	Data EEPROM Code Protection bit
   279                           ;	CPD = 0x1, unprogrammed default
   280  300009                     	org	3145737
   281  300009  C0                 	db	192
   282                           
   283                           ;Config register CONFIG6L @ 0x30000A
   284                           ;	unspecified, using default values
   285                           ;	Write Protection bit
   286                           ;	WRT0 = 0x1, unprogrammed default
   287                           ;	Write Protection bit
   288                           ;	WRT1 = 0x1, unprogrammed default
   289                           ;	Write Protection bit
   290                           ;	WRT2 = 0x1, unprogrammed default
   291                           ;	Write Protection bit
   292                           ;	WRT3 = 0x1, unprogrammed default
   293  30000A                     	org	3145738
   294  30000A  0F                 	db	15
   295                           
   296                           ;Config register CONFIG6H @ 0x30000B
   297                           ;	unspecified, using default values
   298                           ;	Configuration Register Write Protection bit
   299                           ;	WRTC = 0x1, unprogrammed default
   300                           ;	Boot Block Write Protection bit
   301                           ;	WRTB = 0x1, unprogrammed default
   302                           ;	Data EEPROM Write Protection bit
   303                           ;	WRTD = 0x1, unprogrammed default
   304  30000B                     	org	3145739
   305  30000B  E0                 	db	224
   306                           
   307                           ;Config register CONFIG7L @ 0x30000C
   308                           ;	unspecified, using default values
   309                           ;	Table Read Protection bit
   310                           ;	EBTR0 = 0x1, unprogrammed default
   311                           ;	Table Read Protection bit
   312                           ;	EBTR1 = 0x1, unprogrammed default
   313                           ;	Table Read Protection bit
   314                           ;	EBTR2 = 0x1, unprogrammed default
   315                           ;	Table Read Protection bit
   316                           ;	EBTR3 = 0x1, unprogrammed default
   317  30000C                     	org	3145740
   318  30000C  0F                 	db	15
   319                           
   320                           ;Config register CONFIG7H @ 0x30000D
   321                           ;	unspecified, using default values
   322                           ;	Boot Block Table Read Protection bit
   323                           ;	EBTRB = 0x1, unprogrammed default
   324  30000D                     	org	3145741
   325  30000D  40                 	db	64
   326                           tosu	equ	0xFFF
   327                           tosh	equ	0xFFE
   328                           tosl	equ	0xFFD
   329                           stkptr	equ	0xFFC
   330                           pclatu	equ	0xFFB
   331                           pclath	equ	0xFFA
   332                           pcl	equ	0xFF9
   333                           tblptru	equ	0xFF8
   334                           tblptrh	equ	0xFF7
   335                           tblptrl	equ	0xFF6
   336                           tablat	equ	0xFF5
   337                           prodh	equ	0xFF4
   338                           prodl	equ	0xFF3
   339                           indf0	equ	0xFEF
   340                           postinc0	equ	0xFEE
   341                           postdec0	equ	0xFED
   342                           preinc0	equ	0xFEC
   343                           plusw0	equ	0xFEB
   344                           fsr0h	equ	0xFEA
   345                           fsr0l	equ	0xFE9
   346                           wreg	equ	0xFE8
   347                           indf1	equ	0xFE7
   348                           postinc1	equ	0xFE6
   349                           postdec1	equ	0xFE5
   350                           preinc1	equ	0xFE4
   351                           plusw1	equ	0xFE3
   352                           fsr1h	equ	0xFE2
   353                           fsr1l	equ	0xFE1
   354                           bsr	equ	0xFE0
   355                           indf2	equ	0xFDF
   356                           postinc2	equ	0xFDE
   357                           postdec2	equ	0xFDD
   358                           preinc2	equ	0xFDC
   359                           plusw2	equ	0xFDB
   360                           fsr2h	equ	0xFDA
   361                           fsr2l	equ	0xFD9
   362                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      1       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             5FF      0       0      17        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK5           100      0       0      16        0.0%
BANK5              100      0       0      14        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      1       2       1        1.6%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       2      15        0.0%
DATA                 0      0       2       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun Apr 25 15:43:34 2021

                     u17 7FEE                      l700 7FE2                      l702 7FE4  
                    l704 7FE8                      l696 7FD2                      l698 7FDA  
                    wreg 000FE8                     _iCnt 0001                     _main 7FD2  
                   start 0000             ___param_bank 000000                    ?_main 0002  
                  _PORTB 000F81                    _TRISB 000F93          __initialization 7FCA  
           __end_of_main 8000                   ??_main 0002            __activetblptr 000000  
                 isa$std 000001               __accesstop 0080  __end_of__initialization 7FCC  
          ___rparam_used 000001           __pcstackCOMRAM 0002                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FCA                  __ramtop 0600  
                __ptext0 7FD2     end_of_initialization 7FCC                _PORTBbits 000F81  
              _TRISBbits 000F93      start_initialization 7FCA              __pbssCOMRAM 0001  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 002E  
               isa$xinst 000000  
