#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/home/grzegorz/git/ARTY_Z7/AD4030/Software/vitis/AD4030-Voltage/zynq_fsbl/fsbl_handoff.S

