$date
	Sat Oct 22 21:56:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#197884
b1010 !
1"
#197886
b1010 &
b1010 %
1$
#197887
0"
#197890
b101 &
b101 %
#197894
b10000 &
b10000 %
#197898
b1000 &
b1000 %
#197902
b100 &
b100 %
#197906
b10 &
b10 %
#197910
b1 &
1#
b1 %
#197914
b0 &
b0 %
0#
0$
#1197607
b1000 !
1"
#1197610
b1000 &
b1000 %
1$
#1197611
0"
#1197614
b100 &
b100 %
#1197618
b10 &
b10 %
#1197622
b1 &
1#
b1 %
#1197626
b0 &
b0 %
0#
0$
#2197469
b10010 !
1"
#2197470
b10010 &
b10010 %
1$
#2197471
0"
#2197474
b1001 &
b1001 %
#2197478
b11100 &
b11100 %
#2197482
b1110 &
b1110 %
#2197486
b111 &
b111 %
#2197490
b10110 &
b10110 %
#2197494
b1011 &
b1011 %
#2197498
b100010 &
b100010 %
#2197502
b10001 &
b10001 %
#2197506
b110100 &
b110100 %
#2197510
b11010 &
b11010 %
#2197514
b1101 &
b1101 %
#2197518
b101000 &
b101000 %
#2197522
b10100 &
b10100 %
#2197526
b1010 &
b1010 %
#2197530
b101 &
b101 %
#2197534
b10000 &
b10000 %
#2197538
b1000 &
b1000 %
#2197542
b100 &
b100 %
#2197546
b10 &
b10 %
#2197550
b1 &
1#
b1 %
#2197554
b0 &
b0 %
0#
0$
#4500012
