
---------- Begin Simulation Statistics ----------
final_tick                               158598860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1101                       # Simulator instruction rate (inst/s)
host_mem_usage                               27588128                       # Number of bytes of host memory used
host_op_rate                                     1129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                119448.97                       # Real time elapsed on the host
host_tick_rate                                 446549                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131459119                       # Number of instructions simulated
sim_ops                                     134815844                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053340                       # Number of seconds simulated
sim_ticks                                 53339770625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.010521                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  226502                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               310232                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4812                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16996                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            262862                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45372                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           55405                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10033                       # Number of indirect misses.
system.cpu.branchPred.lookups                  491795                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   86718                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5337                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2732547                       # Number of instructions committed
system.cpu.committedOps                       3099166                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.287437                       # CPI: cycles per instruction
system.cpu.discardedOps                         52512                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1436158                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            725447                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           350445                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7874632                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.233240                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4813                       # number of quiesce instructions executed
system.cpu.numCycles                         11715623                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4813                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1717922     55.43%     55.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11305      0.36%     55.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 821688     26.51%     82.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite                548251     17.69%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3099166                       # Class of committed instruction
system.cpu.quiesceCycles                     73628010                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3840991                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2229922                       # Transaction distribution
system.membus.trans_dist::ReadResp            2233539                       # Transaction distribution
system.membus.trans_dist::WriteReq            1352437                       # Transaction distribution
system.membus.trans_dist::WriteResp           1352437                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3129                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1858                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1509                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1509                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3392                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        19434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        75766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       109903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7069510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7069510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7179965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        38868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       509824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       107045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       659833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    226223044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    226223044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               226897789                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3591565                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000014                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003731                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3591515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      50      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3591565                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9695456760                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96738125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              649187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            19029250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           80518819                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13901098109                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1168750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2777600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2777600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4646197                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4646196                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        48482                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        75766                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14184448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     14368768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3459                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3459                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14847593                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27742                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        76186                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       107045                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    226951168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    229900288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        55276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        55276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    236455369                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        25083509250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         16407928                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          757                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  20169613931                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12981300000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3685955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18429776                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2764466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3685955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28566152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3685955                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2764466                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6450421                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3685955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18429776                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6450421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6450421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     35016574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        55276                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       202732                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1730                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149186                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2764466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6450421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9214888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2764466                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1036300                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3800766                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2764466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9214888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1036300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13015654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2225063                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2225055                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1309696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1309696                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7000064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1742                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7069510                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    224002048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        55308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    226223044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4412785                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4412785    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4412785                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10543001135                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12434932000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1808583705                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36859551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36859551                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1882302808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36859551                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36915794                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73775345                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1845443256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     73775345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36859551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1956078153                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145293312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     81657856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    228720640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82640896                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    145293312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    227934208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36323328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2551808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38930432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20660224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4540416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25200640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     33173596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2723920825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1530900022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4287994442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1549329797                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2723920825                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4273250622                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     33173596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4273250622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4254820846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8561245064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          233                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           64                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          297                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       279566                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        76791                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         356357                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       279566                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       279566                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       279566                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        76791                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        356357                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    142344192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        55500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         309568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142712260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       200256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     81657856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84020800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2224128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2229895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1275904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1312825                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        56243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2668631498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1040499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5803699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2675531940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3754347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36859551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1530900022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3685955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1575199875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3754347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36915794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4199531520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3685955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1040499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5803699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4250731815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3500032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154908250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3057                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3057                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4012226                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1396663                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2229900                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1312825                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2229900                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1312825                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            139374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            139364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            139413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            139379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            139329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            139330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           139385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           139379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           139378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           139366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             82060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             82042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             82047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             82018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             82055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             82045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             82054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             82047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            82082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            82037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            82036                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72814264170                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11149490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            131349086670                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32653.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58903.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4067                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2080219                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1221888                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2229897                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1312825                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1958165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   78729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   78557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 215141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 205432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11279                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       240624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.276215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.414400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.552743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5781      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5105      2.12%      4.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3412      1.42%      5.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4314      1.79%      7.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4888      2.03%      9.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3331      1.38%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3267      1.36%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4093      1.70%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206433     85.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       240624                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     729.435394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    919.170941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1793     58.65%     58.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.07%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.07%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.03%     58.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.07%     58.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.03%     58.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.03%     58.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     58.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.07%     59.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      0.16%     59.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.13%     59.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     59.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.16%     59.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          314     10.27%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.03%     69.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.07%     69.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     69.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.03%     69.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.03%     70.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.07%     70.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.07%     70.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%     70.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.03%     70.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            7      0.23%     70.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          902     29.51%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3057                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     429.448806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.139424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.087513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1668     54.56%     54.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            51      1.67%     56.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      0.88%     57.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           18      0.59%     57.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           13      0.43%     58.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.33%     58.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.46%     58.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.20%     59.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.07%     59.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.16%     59.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            7      0.23%     59.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     59.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.07%     59.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     59.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.10%     59.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.07%     59.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.07%     59.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     59.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     60.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           68      2.22%     62.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1148     37.55%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1696-1727            1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1824-1855            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3057                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              142713472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                84020800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               142712580                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84020800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2675.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1575.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2675.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1575.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53339767000                       # Total gap between requests
system.mem_ctrls.avgGap                      15056.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    142344192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        55820                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       309440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       201792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     81656320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 56243.211488313369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2668631498.263028144836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1046498.688425884116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5801299.787647896446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3783143.377549910452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36859551.080981053412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1530871225.039130926132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3685955.108098105062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2224128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1275904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3601885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 130941818970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    211120045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    192545770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12834352165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28226254330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1013810130600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3092504285                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60031.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58873.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    241280.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39806.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4101742.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    918823.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    794581.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1006674.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         118734831.449987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         82872971.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4055677912.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1824520779.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     510629237.999887                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1087124942.212446                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     248809899.600011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7928370575.512774                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.639008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12557155060                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2885400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37899528940                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4813                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9561586.588406                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2621554.414710                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4813    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12498500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4813                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    112578943750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  46019916250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1018629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1018629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1018629                       # number of overall hits
system.cpu.icache.overall_hits::total         1018629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          233                       # number of overall misses
system.cpu.icache.overall_misses::total           233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10126250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10126250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10126250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10126250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1018862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1018862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1018862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1018862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.300429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.300429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.300429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.300429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9751750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9751750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9751750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9751750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41853.004292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41853.004292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41853.004292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41853.004292                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1018629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1018629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10126250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10126250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1018862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1018862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.300429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.300429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9751750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9751750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41853.004292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41853.004292                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.376599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8038170                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                86                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          93467.093023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.376599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2037957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2037957                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1322786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1322786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1322786                       # number of overall hits
system.cpu.dcache.overall_hits::total         1322786                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6296                       # number of overall misses
system.cpu.dcache.overall_misses::total          6296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    452901875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    452901875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    452901875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    452901875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1329082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1329082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1329082                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1329082                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004737                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004737                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004737                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004737                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71934.859435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71934.859435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71934.859435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71934.859435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3129                       # number of writebacks
system.cpu.dcache.writebacks::total              3129                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1395                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1395                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4901                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4901                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47600                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47600                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    354392500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    354392500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354392500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354392500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    105535375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    105535375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003688                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003688                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72310.242808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72310.242808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72310.242808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72310.242808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.129727                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.129727                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4901                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       820164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          820164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    256378625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    256378625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       823573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       823573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004139                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75206.402171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75206.402171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    250125750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    250125750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    105535375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    105535375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73739.902712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73739.902712                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.566783                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.566783                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       502622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         502622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    196523250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    196523250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       505509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       505509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68071.787322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68071.787322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104266750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104266750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002985                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69096.587144                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69096.587144                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              137702                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4901                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.096715                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5321229                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5321229                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158598860000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               158600550625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1101                       # Simulator instruction rate (inst/s)
host_mem_usage                               27588128                       # Number of bytes of host memory used
host_op_rate                                     1129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                119449.08                       # Real time elapsed on the host
host_tick_rate                                 446562                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131460453                       # Number of instructions simulated
sim_ops                                     134817489                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.053341                       # Number of seconds simulated
sim_ticks                                 53341461250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.998731                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  226572                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               310378                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4812                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17016                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            262905                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45372                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           55405                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10033                       # Number of indirect misses.
system.cpu.branchPred.lookups                  492026                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   86783                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5337                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2733881                       # Number of instructions committed
system.cpu.committedOps                       3100811                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.286334                       # CPI: cycles per instruction
system.cpu.discardedOps                         52565                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1437041                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            725832                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           350578                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7875651                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.233300                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4813                       # number of quiesce instructions executed
system.cpu.numCycles                         11718328                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4813                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1718874     55.43%     55.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  11305      0.36%     55.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                 822069     26.51%     82.31% # Class of committed instruction
system.cpu.op_class_0::MemWrite                548562     17.69%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3100811                       # Class of committed instruction
system.cpu.quiesceCycles                     73628010                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3842677                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2230046                       # Transaction distribution
system.membus.trans_dist::ReadResp            2233670                       # Transaction distribution
system.membus.trans_dist::WriteReq            1352437                       # Transaction distribution
system.membus.trans_dist::WriteResp           1352437                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3134                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1860                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1509                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1509                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3399                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        19434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        75766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       109924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7069758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      7069758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7180234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        38868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       510592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       107045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       660601                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    226230980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    226230980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               226906493                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3591696                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000014                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003731                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3591646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      50      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3591696                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9695697760                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96738125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              649187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            19029250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           80557519                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13901767364                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1168750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2777600                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2777600                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4646445                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4646444                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        48482                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        75766                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       368880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14184448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     14368768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3955                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3955                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14848089                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27742                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        76186                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       107045                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5901240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    226951168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    229900288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    236463305                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        25084451625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.0                       # Network utilization (%)
system.acctest.local_bus.numRequests         16408424                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          757                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.23                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  20170432306                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12981548000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3685838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     18429191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2764379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3685838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     28565247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3685838                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2764379                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6450217                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3685838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     18429191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6450217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6450217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     35015464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63212                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       210668                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1978                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149434                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2764379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6450217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9214596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2764379                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1185044                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3949423                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2764379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9214596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1185044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13164019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2225187                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2225179                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1309696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1309696                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        61560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      7000064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1990                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      7069758                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    224002048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        63244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    226230980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4412909                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4412909    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4412909                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10543202635                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  12435552000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100401600                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24240240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1808526383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36858383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     36858383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1882243149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36858383                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     36914624                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73773007                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1845384766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     73773007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     36858383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1956016156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145293312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     81657856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    228720640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82640896                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    145293312                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    227934208                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36323328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2551808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38930432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20660224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4540416                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25200640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     33172545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2723834492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1530851501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4287858537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1549280692                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2723834492                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4273115184                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     33172545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4273115184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4254685993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8560973721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14912                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14912                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          233                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           64                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          297                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       279557                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        76788                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         356346                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       279557                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       279557                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       279557                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        76788                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        356346                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    142344192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        63436                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         310016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142720644                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       200576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     81657856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84021120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2224128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2230026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3134                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1275904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1312830                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        56241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2668546918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1189244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5811914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2675604317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3760227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36858383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1530851501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3685838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1575155949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3760227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36914624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4199398418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3685838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1189244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5811914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4250760266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     30780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3500032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000154908250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3057                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3057                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4012452                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1396663                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2230031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1312830                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2230031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1312830                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            139374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            139364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            139437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            139413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            139361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            139335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           139385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           139379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           139378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           139368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             82060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             82042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             82047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             82018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             82055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             82045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             82054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             82047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            82082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            82037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            82065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            82036                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72820472735                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11150145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            131358733985                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32654.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58904.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4067                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2080334                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1221888                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2230028                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1312830                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1958244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   78764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   78563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 215141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 205432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  20279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  12008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  12069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  12097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11279                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       240639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    942.259235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.375313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.579603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5785      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5105      2.12%      4.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3413      1.42%      5.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4315      1.79%      7.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4888      2.03%      9.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3331      1.38%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3267      1.36%     12.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4096      1.70%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206439     85.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       240639                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     729.435394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    919.170941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1793     58.65%     58.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.07%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      0.07%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.03%     58.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.07%     58.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.03%     58.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.03%     58.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     58.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.07%     59.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      0.16%     59.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.13%     59.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.03%     59.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.16%     59.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          314     10.27%     69.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.03%     69.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.07%     69.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.03%     69.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.03%     69.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.03%     70.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            2      0.07%     70.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.07%     70.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.03%     70.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.03%     70.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            7      0.23%     70.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          902     29.51%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3057                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     429.448806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.139424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.087513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1668     54.56%     54.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            51      1.67%     56.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      0.88%     57.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           18      0.59%     57.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           13      0.43%     58.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.33%     58.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           14      0.46%     58.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.20%     59.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.07%     59.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.16%     59.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            7      0.23%     59.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     59.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.07%     59.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     59.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.10%     59.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.07%     59.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.07%     59.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     59.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     60.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           68      2.22%     62.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1148     37.55%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1664-1695            1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1696-1727            1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1824-1855            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1888-1919            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3057                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              142721856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                84020800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               142720964                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84021120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2675.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1575.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2675.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1575.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   53341460000                       # Total gap between requests
system.mem_ctrls.avgGap                      15056.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    142344192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        63756                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       309888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       201792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     81656320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 56241.428894113771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2668546917.619359493256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1195242.846857705852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5809514.639046375640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3783023.473133668769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36858382.840046398342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1530822705.011666774750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3685838.284004639834                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2224128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3134                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1275904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3601885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 130941818970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    220317060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    192996070                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12834352165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28226254330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1013810130600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3092504285                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60031.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58873.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    220537.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39842.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4095198.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    918823.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    794581.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1006674.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         118742726.249987                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         82878137.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4055916168.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1824520779.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     510666401.699887                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1087169676.862447                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     248810586.900011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7928704478.212774                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        148.640556                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12557155060                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2885610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37901009565                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4813                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9561586.588406                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2621554.414710                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4813    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12498500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4813                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    112580634375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  46019916250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1019072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1019072                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1019072                       # number of overall hits
system.cpu.icache.overall_hits::total         1019072                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          233                       # number of overall misses
system.cpu.icache.overall_misses::total           233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10126250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10126250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10126250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10126250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1019305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1019305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1019305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1019305                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.300429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.300429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.300429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.300429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9751750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9751750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9751750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9751750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41853.004292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41853.004292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41853.004292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41853.004292                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1019072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1019072                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10126250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10126250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1019305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1019305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.300429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.300429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9751750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9751750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41853.004292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41853.004292                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.376650                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34344295                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          69103.209256                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.376650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2038843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2038843                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1323489                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1323489                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1323489                       # number of overall hits
system.cpu.dcache.overall_hits::total         1323489                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6303                       # number of overall misses
system.cpu.dcache.overall_misses::total          6303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    453589375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    453589375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    453589375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    453589375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1329792                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1329792                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1329792                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1329792                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004740                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71964.044899                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71964.044899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71964.044899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71964.044899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3134                       # number of writebacks
system.cpu.dcache.writebacks::total              3134                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1395                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1395                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47600                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47600                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    355069125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    355069125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    355069125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    355069125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    105535375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    105535375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72344.972494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72344.972494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72344.972494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72344.972494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2217.129727                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2217.129727                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       820556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          820556                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    257066125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    257066125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       823972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       823972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75253.549473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75253.549473                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    250802375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    250802375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    105535375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    105535375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73787.106502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73787.106502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.566783                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.566783                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       502933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         502933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    196523250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    196523250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       505820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       505820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005708                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68071.787322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68071.787322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1378                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1509                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42741                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104266750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104266750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69096.587144                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69096.587144                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1332189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            245.791328                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5324076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5324076                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158600550625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
