#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Sep 16 16:27:50 2017
# Process ID: 10812
# Current directory: C:/Users/pankaj/Documents/cg3207/project3207.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/pankaj/Documents/cg3207/project3207.runs/synth_1/TOP.vds
# Journal file: C:/Users/pankaj/Documents/cg3207/project3207.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 301.223 ; gain = 76.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:63]
	Parameter N_LEDs_OUT bound to: 8 - type: integer 
	Parameter N_DIPs bound to: 16 - type: integer 
	Parameter N_PBs bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ARM' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:40' bound to instance 'ARM1' of component 'ARM' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:206]
INFO: [Synth 8-638] synthesizing module 'ARM' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:53]
INFO: [Synth 8-3491] module 'RegFile' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/RegFile.vhd:36' bound to instance 'RegFile1' of component 'RegFile' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/RegFile.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (1#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/RegFile.vhd:49]
INFO: [Synth 8-3491] module 'Extend' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Extend.vhd:36' bound to instance 'Extend1' of component 'Extend' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Extend.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Extend' (2#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Extend.vhd:43]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:36' bound to instance 'Decoder1' of component 'Decoder' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:228]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:53]
INFO: [Synth 8-226] default block is never used [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:127]
WARNING: [Synth 8-614] signal 'ALUOp' is read in the process but is not in the sensitivity list [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:60]
WARNING: [Synth 8-614] signal 'Rd' is read in the process but is not in the sensitivity list [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:60]
WARNING: [Synth 8-614] signal 'RdEquals15' is read in the process but is not in the sensitivity list [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:60]
WARNING: [Synth 8-614] signal 'RegW_Result' is read in the process but is not in the sensitivity list [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:60]
WARNING: [Synth 8-614] signal 'Branch' is read in the process but is not in the sensitivity list [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:60]
WARNING: [Synth 8-3848] Net NoWrite in module/entity Decoder does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:53]
INFO: [Synth 8-3491] module 'CondLogic' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd:36' bound to instance 'CondLogic1' of component 'CondLogic' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:244]
INFO: [Synth 8-638] synthesizing module 'CondLogic' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element CondEx_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd:58]
WARNING: [Synth 8-3848] Net PCSrc in module/entity CondLogic does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd:45]
WARNING: [Synth 8-3848] Net RegWrite in module/entity CondLogic does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd:46]
WARNING: [Synth 8-3848] Net MemWrite in module/entity CondLogic does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CondLogic' (4#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/CondLogic.vhd:51]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Shifter.vhd:36' bound to instance 'Shifter1' of component 'Shifter' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:258]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Shifter.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element ShTemp_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Shifter.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (5#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Shifter.vhd:44]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ALU.vhd:36' bound to instance 'ALU1' of component 'ALU' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:265]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ALU.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ALU.vhd:46]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ProgramCounter.vhd:36' bound to instance 'ProgramCounter1' of component 'ProgramCounter' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:273]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ProgramCounter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (7#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ProgramCounter.vhd:45]
WARNING: [Synth 8-3848] Net PC in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:47]
WARNING: [Synth 8-3848] Net ALUResult in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:48]
WARNING: [Synth 8-3848] Net WriteData in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:49]
WARNING: [Synth 8-3848] Net Cond in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:172]
WARNING: [Synth 8-3848] Net Rd in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:151]
WARNING: [Synth 8-3848] Net Op in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:152]
WARNING: [Synth 8-3848] Net Funct in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:153]
WARNING: [Synth 8-3848] Net Src_A in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:185]
WARNING: [Synth 8-3848] Net Src_B in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:186]
WARNING: [Synth 8-3848] Net WE3 in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:136]
WARNING: [Synth 8-3848] Net A1 in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:137]
WARNING: [Synth 8-3848] Net A2 in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:138]
WARNING: [Synth 8-3848] Net A3 in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:139]
WARNING: [Synth 8-3848] Net WD3 in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:140]
WARNING: [Synth 8-3848] Net R15 in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:141]
WARNING: [Synth 8-3848] Net InstrImm in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:147]
WARNING: [Synth 8-3848] Net Sh in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:179]
WARNING: [Synth 8-3848] Net Shamt5 in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:180]
WARNING: [Synth 8-3848] Net ShIn in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:181]
WARNING: [Synth 8-3848] Net PC_IN in module/entity ARM does not have driver. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'ARM' (8#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:53]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd:28' bound to instance 'UART1' of component 'UART' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:221]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd:70]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART' (9#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element CONSOLE_IN_valid_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:317]
INFO: [Synth 8-256] done synthesizing module 'TOP' (10#1) [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:63]
WARNING: [Synth 8-3331] design CondLogic has unconnected port PCSrc
WARNING: [Synth 8-3331] design CondLogic has unconnected port RegWrite
WARNING: [Synth 8-3331] design CondLogic has unconnected port MemWrite
WARNING: [Synth 8-3331] design CondLogic has unconnected port CLK
WARNING: [Synth 8-3331] design CondLogic has unconnected port PCS
WARNING: [Synth 8-3331] design CondLogic has unconnected port RegW
WARNING: [Synth 8-3331] design CondLogic has unconnected port NoWrite
WARNING: [Synth 8-3331] design CondLogic has unconnected port MemW
WARNING: [Synth 8-3331] design CondLogic has unconnected port FlagW[1]
WARNING: [Synth 8-3331] design CondLogic has unconnected port FlagW[0]
WARNING: [Synth 8-3331] design CondLogic has unconnected port Cond[3]
WARNING: [Synth 8-3331] design CondLogic has unconnected port Cond[2]
WARNING: [Synth 8-3331] design CondLogic has unconnected port Cond[1]
WARNING: [Synth 8-3331] design CondLogic has unconnected port Cond[0]
WARNING: [Synth 8-3331] design CondLogic has unconnected port ALUFlags[3]
WARNING: [Synth 8-3331] design CondLogic has unconnected port ALUFlags[2]
WARNING: [Synth 8-3331] design CondLogic has unconnected port ALUFlags[1]
WARNING: [Synth 8-3331] design CondLogic has unconnected port ALUFlags[0]
WARNING: [Synth 8-3331] design Decoder has unconnected port NoWrite
WARNING: [Synth 8-3331] design ARM has unconnected port PC[31]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[30]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[29]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[28]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[27]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[26]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[25]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[24]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[23]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[22]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[21]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[20]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[19]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[18]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[17]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[16]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[15]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[14]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[13]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[12]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[11]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[10]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[9]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[8]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[7]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[6]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[5]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[4]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[3]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[2]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[1]
WARNING: [Synth 8-3331] design ARM has unconnected port PC[0]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[31]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[30]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[29]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[28]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[27]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[26]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[25]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[24]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[23]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[22]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[21]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[20]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[19]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[18]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[17]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[16]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[15]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[14]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[13]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[12]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[11]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[10]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[9]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[8]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[7]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[6]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[5]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[4]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[3]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[2]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[1]
WARNING: [Synth 8-3331] design ARM has unconnected port ALUResult[0]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 341.301 ; gain = 116.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WE3 to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A1[3] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A1[2] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A1[1] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A1[0] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A2[3] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A2[2] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A2[1] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A2[0] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A3[3] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A3[2] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A3[1] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:A3[0] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[31] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[30] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[29] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[28] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[27] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[26] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[25] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[24] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[23] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[22] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[21] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[20] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[19] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[18] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[17] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[16] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[15] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[14] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[13] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[12] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[11] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[10] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[9] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[8] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[7] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[6] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[5] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[4] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[3] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[2] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[1] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:WD3[0] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[31] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[30] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[29] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[28] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[27] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[26] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[25] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[24] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[23] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[22] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[21] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[20] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[19] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[18] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[17] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[16] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[15] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[14] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[13] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[12] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[11] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[10] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[9] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[8] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[7] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[6] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[5] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[4] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[3] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[2] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[1] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin RegFile1:R15[0] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:210]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[23] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[22] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[21] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[20] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[19] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[18] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[17] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[16] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[15] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[14] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[13] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[12] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[11] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[10] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[9] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[8] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[7] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[6] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[5] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[4] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[3] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[2] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
WARNING: [Synth 8-3295] tying undriven pin Extend1:InstrImm[1] to constant 0 [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ARM.vhd:222]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 341.301 ; gain = 116.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnc'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnc'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnu'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnu'. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pankaj/Documents/cg3207/project3207.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 650.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element RegW_Result_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:72]
INFO: [Synth 8-5544] ROM "RdEquals15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Z" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'uart_tx_state_reg' in module 'UART'
WARNING: [Synth 8-6014] Unused sequential element uart_tx_state_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd:196]
INFO: [Synth 8-5546] ROM "oversample_baud_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "uart_rx_bit" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_tx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'clk_counter_reg[0:0]' into 'CLK_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:373]
INFO: [Synth 8-4471] merging register 'CLK_uart_reg' into 'CLK_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:375]
WARNING: [Synth 8-6014] Unused sequential element clk_counter_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element CLK_uart_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/TOP.vhd:375]
WARNING: [Synth 8-327] inferring latch for variable 'RegW_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'MemW_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'ImmSrc_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'RegSrc_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'FlagW_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element uart_tx_state_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd:196]
WARNING: [Synth 8-6014] Unused sequential element uart_tx_state_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd:196]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           wait_for_tick |                              001 |                              001
          send_start_bit |                              010 |                              010
           transmit_data |                              011 |                              011
           send_stop_bit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_tx_state_reg' using encoding 'sequential' in module 'UART'
WARNING: [Synth 8-6014] Unused sequential element uart_tx_state_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/uart.vhd:196]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---RAMs : 
	               4K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module Shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Z" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element ProgramCounter1/PC_reg was removed.  [C:/Users/pankaj/Documents/cg3207/project3207.srcs/sources_1/imports/Lab_2_VHDL/ProgramCounter.vhd:51]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONSOLE_OUT_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONSOLE_OUT_reg[6] )
INFO: [Synth 8-3886] merging instance 'uart_data_in_reg[6]' (FDRE) to 'uart_data_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONSOLE_OUT_reg[5] )
INFO: [Synth 8-3886] merging instance 'uart_data_in_reg[5]' (FDRE) to 'uart_data_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONSOLE_OUT_reg[4] )
INFO: [Synth 8-3886] merging instance 'uart_data_in_reg[4]' (FDRE) to 'uart_data_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONSOLE_OUT_reg[3] )
INFO: [Synth 8-3886] merging instance 'uart_data_in_reg[3]' (FDRE) to 'uart_data_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONSOLE_OUT_reg[2] )
INFO: [Synth 8-3886] merging instance 'uart_data_in_reg[2]' (FDRE) to 'uart_data_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONSOLE_OUT_reg[1] )
INFO: [Synth 8-3886] merging instance 'uart_data_in_reg[1]' (FDRE) to 'uart_data_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CONSOLE_OUT_reg[0] )
INFO: [Synth 8-3886] merging instance 'CONSOLE_IN_ack_reg' (FD) to 'CONSOLE_send_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CONSOLE_send_reg)
INFO: [Synth 8-3886] merging instance 'uart_data_in_reg[0]' (FDRE) to 'uart_data_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LED_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART1/uart_tx_data_block_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/RegW_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/Branch_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/MemW_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/MemtoReg_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/ALUSrc_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/ImmSrc_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/ImmSrc_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/RegSrc_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/RegSrc_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/ALUControl_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/ALUControl_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/FlagW_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/FlagW_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (ARM1/Decoder1/ALUOp_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (LED_reg[15]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (LED_reg[14]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (LED_reg[13]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (LED_reg[12]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (LED_reg[11]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (LED_reg[10]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (LED_reg[9]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (LED_reg[8]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_tx_data_block_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_tx_data_block_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_tx_data_block_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_tx_data_block_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_tx_data_block_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_tx_data_block_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_tx_data_block_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_tx_data_block_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_ReadData_ack_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_filter_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_filter_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_bit_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_sync_clock_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_sync_clock_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_sync_clock_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_sync_clock_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_count_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_count_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_count_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_state_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_state_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_out_stb_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (uart_data_out_stb_prev_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (recv_state_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_block_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_block_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_block_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_block_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_block_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_block_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_block_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/uart_rx_data_block_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_IN_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_IN_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_IN_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_IN_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_IN_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_IN_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_IN_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_IN_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_send_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_send_prev_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_OUT_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_OUT_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_OUT_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_OUT_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_OUT_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_OUT_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_OUT_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (CONSOLE_OUT_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (uart_data_in_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (uart_data_in_stb_reg) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (uart_data_out_ack_reg) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     4|
|4     |LUT3  |     2|
|5     |LUT4  |     3|
|6     |LUT5  |     6|
|7     |LUT6  |     7|
|8     |FDCE  |     9|
|9     |FDPE  |     8|
|10    |FDRE  |     1|
|11    |IBUF  |     3|
|12    |OBUF  |    10|
|13    |OBUFT |     7|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    63|
|2     |  UART1  |UART   |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 650.527 ; gain = 426.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 263 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 650.527 ; gain = 116.816
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 650.527 ; gain = 426.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

80 Infos, 364 Warnings, 39 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 650.527 ; gain = 431.152
INFO: [Common 17-1381] The checkpoint 'C:/Users/pankaj/Documents/cg3207/project3207.runs/synth_1/TOP.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 650.527 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 16 16:28:32 2017...
