<?xml version='1.0'?>
<island simulinkPath='LongPRACH_sim/prach_wrap/LongPRACH_DUT/Longprach_C_M_plane/LongPRACH_core/S2B_FFT/gain' topLevelEntity='LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FFT_gain'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_2_data_valid_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_2_data_valid_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='data_valid' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_chin_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_3_chin_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='chin' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_1_real_data_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_real_data_in_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='data_in' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_1_imag_data_in_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_1_imag_data_in_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='data_in' highLevelIndex='1' vector='0' complex='1'/>
    <port name='in_4_real_gain_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_4_real_gain_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='gain' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_4_imag_gain_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_4_imag_gain_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001_ChannelIn_cunroll_x.stm' highLevelName='gain' highLevelIndex='4' vector='0' complex='1'/>
    <port name='out_2_valid_out_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_valid_out_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001ChannelOut_cunroll_x.stm' highLevelName='valid_out' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_ch_no_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_ch_no_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001ChannelOut_cunroll_x.stm' highLevelName='ch_no' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_real_data_out_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_real_data_out_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001ChannelOut_cunroll_x.stm' highLevelName='data_out' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_1_imag_data_out_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_1_imag_data_out_tpl' stm='LongPRACH_sim/LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_S2B_FF0001ChannelOut_cunroll_x.stm' highLevelName='data_out' highLevelIndex='1' vector='0' complex='1'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
