$date
	Mon Nov  4 16:57:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 2 ! parallel_out [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 2 $ parallel_out [1:0] $end
$var wire 1 # rst $end
$var wire 1 % serial_in $end
$var wire 1 & drbg_out $end
$var reg 2 ' shift_reg [1:0] $end
$scope module DRBG $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 & drbg_out $end
$var reg 3 ( lsfr [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
x&
x%
bx $
1#
0"
bx !
$end
#50
1%
1&
b1 (
b0 !
b0 $
b0 '
1"
#100
0"
0#
#150
0%
0&
b10 !
b10 $
b10 '
b100 (
1"
#200
0"
#250
b10 (
b1 !
b1 $
b1 '
1"
#300
0"
#350
1%
1&
b0 !
b0 $
b0 '
b101 (
1"
#400
0"
#450
0%
0&
b110 (
b10 !
b10 $
b10 '
1"
#500
0"
#550
1%
1&
b1 !
b1 $
b1 '
b111 (
1"
#600
0"
#650
b11 (
b10 !
b10 $
b10 '
1"
#700
0"
#750
b11 !
b11 $
b11 '
b1 (
1"
#800
0"
#850
0%
0&
b100 (
1"
#900
0"
#950
b1 !
b1 $
b1 '
b10 (
1"
#1000
0"
