-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    div2_i : IN STD_LOGIC_VECTOR (31 downto 0);
    bound : IN STD_LOGIC_VECTOR (63 downto 0);
    input_r : IN STD_LOGIC_VECTOR (63 downto 0);
    zext_ln20 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_out : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state16_pp0_stage3_iter3 : BOOLEAN;
    signal icmp_ln21_1_reg_750 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_1_reg_750_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state24_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal icmp_ln20_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal gmem_blk_n_W : STD_LOGIC;
    signal gmem_blk_n_AW : STD_LOGIC;
    signal first_iter_0_reg_721 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_207 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln20_cast_fu_211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln20_cast_reg_691 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln20_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln20_fu_264_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln20_reg_700 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state15_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln20_1_fu_278_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln20_1_reg_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln20_3_fu_310_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln20_3_reg_716 : STD_LOGIC_VECTOR (45 downto 0);
    signal first_iter_0_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_add21_fu_346_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_add21_reg_725 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_add14_fu_376_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_add14_reg_730 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln20_5_fu_414_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal add_ln20_5_reg_735 : STD_LOGIC_VECTOR (45 downto 0);
    signal empty_42_fu_447_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal empty_42_reg_740 : STD_LOGIC_VECTOR (46 downto 0);
    signal empty_43_fu_480_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal empty_43_reg_745 : STD_LOGIC_VECTOR (46 downto 0);
    signal icmp_ln21_1_fu_495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_1_reg_750_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_1_reg_750_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln21_1_reg_750_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln21_mid2_v_reg_754 : STD_LOGIC_VECTOR (61 downto 0);
    signal gmem_addr_6_reg_759 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_7_reg_765 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_777 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_783 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_3_fu_629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_3_reg_789 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_4_fu_642_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_4_reg_795 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal sext_ln26_fu_567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln26_1_fu_587_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln20_fu_597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal j_1_fu_122 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln21_fu_486_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_126 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal indvar_flatten_fu_130 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln20_fu_238_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln21_fu_252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln21_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln20_2_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_286_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp_27_fu_298_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln20_1_fu_294_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal zext_ln20_2_fu_306_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_30_fu_322_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_31_fu_334_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_shl19_fu_330_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_shl20_fu_342_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_34_fu_352_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_35_fu_364_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_shl12_fu_360_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_shl13_fu_372_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_28_fu_387_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln20_4_fu_394_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_29_fu_403_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln20_4_fu_398_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal zext_ln20_5_fu_410_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_32_fu_420_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_shl22_fu_427_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_33_fu_436_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_add23_fu_431_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_shl24_fu_443_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_36_fu_453_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_shl15_fu_460_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_37_fu_469_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_add16_fu_464_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_shl17_fu_476_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal zext_ln21_2_fu_491_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln20_3_fu_505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln20_1_fu_508_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_529_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_cast46_fu_536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp12_fu_540_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast38_fu_523_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln21_1_fu_526_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_45_fu_551_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1_fu_557_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_44_fu_545_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln26_1_fu_577_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln27_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_1_fu_617_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln27_1_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_2_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component full_pipeline_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component full_pipeline_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    i_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_fu_126 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln20_reg_696 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                i_fu_126 <= select_ln20_1_fu_278_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_fu_130 <= ap_const_lv64_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln20_fu_233_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                indvar_flatten_fu_130 <= add_ln20_fu_238_p2;
            end if; 
        end if;
    end process;

    j_1_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                j_1_fu_122 <= ap_const_lv31_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln20_reg_696 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
                j_1_fu_122 <= add_ln21_fu_486_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                    add_ln20_3_reg_716(45 downto 8) <= add_ln20_3_fu_310_p2(45 downto 8);
                first_iter_0_reg_721 <= first_iter_0_fu_316_p2;
                    p_add14_reg_730(46 downto 9) <= p_add14_fu_376_p2(46 downto 9);
                    p_add21_reg_725(46 downto 9) <= p_add21_fu_346_p2(46 downto 9);
                select_ln20_1_reg_706 <= select_ln20_1_fu_278_p3;
                select_ln20_reg_700 <= select_ln20_fu_264_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                    add_ln20_5_reg_735(45 downto 4) <= add_ln20_5_fu_414_p2(45 downto 4);
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                    empty_42_reg_740(46 downto 5) <= empty_42_fu_447_p2(46 downto 5);
                    empty_43_reg_745(46 downto 5) <= empty_43_fu_480_p2(46 downto 5);
                icmp_ln21_1_reg_750 <= icmp_ln21_1_fu_495_p2;
                icmp_ln21_1_reg_750_pp0_iter1_reg <= icmp_ln21_1_reg_750;
                icmp_ln21_1_reg_750_pp0_iter2_reg <= icmp_ln21_1_reg_750_pp0_iter1_reg;
                icmp_ln21_1_reg_750_pp0_iter3_reg <= icmp_ln21_1_reg_750_pp0_iter2_reg;
                icmp_ln21_1_reg_750_pp0_iter4_reg <= icmp_ln21_1_reg_750_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gmem_addr_6_reg_759 <= sext_ln26_fu_567_p1;
                gmem_addr_7_reg_765 <= sext_ln26_1_fu_587_p1;
                max_3_reg_789 <= max_3_fu_629_p3;
                sext_ln21_mid2_v_reg_754 <= add_ln20_1_fu_508_p2(63 downto 2);
                    zext_ln20_cast_reg_691(31 downto 0) <= zext_ln20_cast_fu_211_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                icmp_ln20_reg_696 <= icmp_ln20_fu_233_p2;
                max_4_reg_795 <= max_4_fu_642_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_207 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                val_7_reg_777 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                val_reg_783 <= m_axi_gmem_RDATA;
            end if;
        end if;
    end process;
    zext_ln20_cast_reg_691(63 downto 32) <= "00000000000000000000000000000000";
    add_ln20_3_reg_716(7 downto 0) <= "00000000";
    p_add21_reg_725(8 downto 0) <= "100000000";
    p_add14_reg_730(8 downto 0) <= "000000000";
    add_ln20_5_reg_735(3 downto 0) <= "0000";
    empty_42_reg_740(4 downto 0) <= "10000";
    empty_43_reg_745(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to5, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln20_1_fu_508_p2 <= std_logic_vector(unsigned(zext_ln20_3_fu_505_p1) + unsigned(max_out));
    add_ln20_2_fu_272_p2 <= std_logic_vector(unsigned(i_fu_126) + unsigned(ap_const_lv32_1));
    add_ln20_3_fu_310_p2 <= std_logic_vector(unsigned(zext_ln20_1_fu_294_p1) + unsigned(zext_ln20_2_fu_306_p1));
    add_ln20_4_fu_398_p2 <= std_logic_vector(unsigned(add_ln20_3_reg_716) + unsigned(zext_ln20_4_fu_394_p1));
    add_ln20_5_fu_414_p2 <= std_logic_vector(unsigned(add_ln20_4_fu_398_p2) + unsigned(zext_ln20_5_fu_410_p1));
    add_ln20_fu_238_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_130) + unsigned(ap_const_lv64_1));
    add_ln21_fu_486_p2 <= std_logic_vector(unsigned(select_ln20_reg_700) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state17_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage0_iter4));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_state17_pp0_stage0_iter4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage0_iter4));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state6_io, ap_block_state14_pp0_stage1_iter3)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_block_state6_io, ap_block_state14_pp0_stage1_iter3)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_state15_pp0_stage2_iter3)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter3));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, m_axi_gmem_WREADY, ap_block_state15_pp0_stage2_iter3)
    begin
                ap_block_pp0_stage2_11001 <= (((m_axi_gmem_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter3)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, m_axi_gmem_WREADY, ap_block_state15_pp0_stage2_iter3)
    begin
                ap_block_pp0_stage2_subdone <= (((m_axi_gmem_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter3)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, m_axi_gmem_ARREADY, ap_block_state16_pp0_stage3_iter3, ap_block_state24_pp0_stage3_iter5)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage3_iter5)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage3_iter3)) or ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, m_axi_gmem_ARREADY, ap_block_state16_pp0_stage3_iter3, ap_block_state24_pp0_stage3_iter5)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage3_iter5)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage3_iter3)) or ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state14_pp0_stage1_iter3_assign_proc : process(m_axi_gmem_RVALID)
    begin
                ap_block_state14_pp0_stage1_iter3 <= (m_axi_gmem_RVALID = ap_const_logic_0);
    end process;


    ap_block_state15_pp0_stage2_iter3_assign_proc : process(m_axi_gmem_RVALID)
    begin
                ap_block_state15_pp0_stage2_iter3 <= (m_axi_gmem_RVALID = ap_const_logic_0);
    end process;


    ap_block_state16_pp0_stage3_iter3_assign_proc : process(m_axi_gmem_RVALID)
    begin
                ap_block_state16_pp0_stage3_iter3 <= (m_axi_gmem_RVALID = ap_const_logic_0);
    end process;


    ap_block_state17_pp0_stage0_iter4_assign_proc : process(m_axi_gmem_RVALID)
    begin
                ap_block_state17_pp0_stage0_iter4 <= (m_axi_gmem_RVALID = ap_const_logic_0);
    end process;


    ap_block_state24_pp0_stage3_iter5_assign_proc : process(m_axi_gmem_BVALID, icmp_ln21_1_reg_750_pp0_iter4_reg)
    begin
                ap_block_state24_pp0_stage3_iter5 <= ((m_axi_gmem_BVALID = ap_const_logic_0) and (icmp_ln21_1_reg_750_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_block_state6_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_ARREADY, first_iter_0_reg_721)
    begin
                ap_block_state6_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) or ((m_axi_gmem_AWREADY = ap_const_logic_0) and (first_iter_0_reg_721 = ap_const_lv1_1)));
    end process;


    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, icmp_ln20_reg_696)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln20_reg_696 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (not(((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0) and (ap_loop_exit_ready = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    empty_42_fu_447_p2 <= std_logic_vector(unsigned(p_add23_fu_431_p2) + unsigned(p_shl24_fu_443_p1));
    empty_43_fu_480_p2 <= std_logic_vector(unsigned(p_add16_fu_464_p2) + unsigned(p_shl17_fu_476_p1));
    empty_44_fu_545_p2 <= std_logic_vector(unsigned(tmp12_fu_540_p2) + unsigned(p_cast38_fu_523_p1));
    empty_45_fu_551_p2 <= std_logic_vector(unsigned(tmp12_fu_540_p2) + unsigned(zext_ln21_1_fu_526_p1));
    first_iter_0_fu_316_p2 <= "1" when (select_ln20_fu_264_p3 = ap_const_lv31_0) else "0";

    gmem_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, m_axi_gmem_ARREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage3)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem_AWREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, first_iter_0_reg_721)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_iter_0_reg_721 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage3, m_axi_gmem_BVALID, icmp_ln21_1_reg_750_pp0_iter4_reg, ap_block_pp0_stage3)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln21_1_reg_750_pp0_iter4_reg = ap_const_lv1_0))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, m_axi_gmem_RVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem_WREADY, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln20_fu_233_p2 <= "1" when (indvar_flatten_fu_130 = bound) else "0";
    icmp_ln21_1_fu_495_p2 <= "1" when (signed(zext_ln21_2_fu_491_p1) < signed(div2_i)) else "0";
    icmp_ln21_fu_256_p2 <= "1" when (signed(zext_ln21_fu_252_p1) < signed(div2_i)) else "0";
    icmp_ln27_1_fu_623_p2 <= "1" when (signed(reg_207) > signed(max_1_fu_617_p3)) else "0";
    icmp_ln27_2_fu_637_p2 <= "1" when (signed(reg_207) > signed(max_3_reg_789)) else "0";
    icmp_ln27_fu_613_p2 <= "1" when (signed(val_reg_783) > signed(val_7_reg_777)) else "0";

    m_axi_gmem_ARADDR_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001, gmem_addr_6_reg_759, gmem_addr_7_reg_765)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
                m_axi_gmem_ARADDR <= gmem_addr_7_reg_765;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                m_axi_gmem_ARADDR <= gmem_addr_6_reg_759;
            else 
                m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv64_2(32 - 1 downto 0);
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_AWADDR <= sext_ln20_fu_597_p1;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= zext_ln20_cast_reg_691(32 - 1 downto 0);
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;

    m_axi_gmem_AWVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, first_iter_0_reg_721, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_iter_0_reg_721 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_gmem_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage3, icmp_ln21_1_reg_750_pp0_iter4_reg, ap_block_pp0_stage3_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln21_1_reg_750_pp0_iter4_reg = ap_const_lv1_0))) then 
            m_axi_gmem_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_WDATA <= max_4_reg_795;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv4_F;
    m_axi_gmem_WUSER <= ap_const_lv1_0;

    m_axi_gmem_WVALID_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
            m_axi_gmem_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    max_1_fu_617_p3 <= 
        val_reg_783 when (icmp_ln27_fu_613_p2(0) = '1') else 
        val_7_reg_777;
    max_3_fu_629_p3 <= 
        reg_207 when (icmp_ln27_1_fu_623_p2(0) = '1') else 
        max_1_fu_617_p3;
    max_4_fu_642_p3 <= 
        reg_207 when (icmp_ln27_2_fu_637_p2(0) = '1') else 
        max_3_reg_789;
    p_add14_fu_376_p2 <= std_logic_vector(unsigned(p_shl12_fu_360_p1) + unsigned(p_shl13_fu_372_p1));
    p_add16_fu_464_p2 <= std_logic_vector(unsigned(p_add14_reg_730) + unsigned(p_shl15_fu_460_p1));
    p_add21_fu_346_p2 <= std_logic_vector(unsigned(p_shl19_fu_330_p1) + unsigned(p_shl20_fu_342_p1));
    p_add23_fu_431_p2 <= std_logic_vector(unsigned(p_add21_reg_725) + unsigned(p_shl22_fu_427_p1));
    p_cast38_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_42_reg_740),64));
    p_cast46_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_529_p3),64));
    p_shl12_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_352_p3),47));
    p_shl13_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_364_p3),47));
    p_shl15_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_453_p3),47));
    p_shl17_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_469_p3),47));
    p_shl19_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_322_p3),47));
    p_shl20_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_334_p3),47));
    p_shl22_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_420_p3),47));
    p_shl24_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_436_p3),47));
    select_ln20_1_fu_278_p3 <= 
        i_fu_126 when (icmp_ln21_fu_256_p2(0) = '1') else 
        add_ln20_2_fu_272_p2;
    select_ln20_fu_264_p3 <= 
        j_1_fu_122 when (icmp_ln21_fu_256_p2(0) = '1') else 
        ap_const_lv31_0;
        sext_ln20_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln21_mid2_v_reg_754),64));

        sext_ln26_1_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln26_1_fu_577_p4),64));

        sext_ln26_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_557_p4),64));

    tmp12_fu_540_p2 <= std_logic_vector(unsigned(p_cast46_fu_536_p1) + unsigned(input_r));
    tmp_1_fu_529_p3 <= (select_ln20_reg_700 & ap_const_lv3_0);
    tmp_27_fu_298_p3 <= (select_ln20_1_fu_278_p3 & ap_const_lv8_0);
    tmp_28_fu_387_p3 <= (select_ln20_1_reg_706 & ap_const_lv6_0);
    tmp_29_fu_403_p3 <= (select_ln20_1_reg_706 & ap_const_lv4_0);
    tmp_30_fu_322_p3 <= (select_ln20_1_fu_278_p3 & ap_const_lv14_2000);
    tmp_31_fu_334_p3 <= (select_ln20_1_fu_278_p3 & ap_const_lv9_100);
    tmp_32_fu_420_p3 <= (select_ln20_1_reg_706 & ap_const_lv7_40);
    tmp_33_fu_436_p3 <= (select_ln20_1_reg_706 & ap_const_lv5_10);
    tmp_34_fu_352_p3 <= (select_ln20_1_fu_278_p3 & ap_const_lv14_0);
    tmp_35_fu_364_p3 <= (select_ln20_1_fu_278_p3 & ap_const_lv9_0);
    tmp_36_fu_453_p3 <= (select_ln20_1_reg_706 & ap_const_lv7_0);
    tmp_37_fu_469_p3 <= (select_ln20_1_reg_706 & ap_const_lv5_0);
    tmp_fu_286_p3 <= (select_ln20_1_fu_278_p3 & ap_const_lv13_0);
    trunc_ln1_fu_557_p4 <= empty_45_fu_551_p2(63 downto 2);
    trunc_ln26_1_fu_577_p4 <= empty_44_fu_545_p2(63 downto 2);
    zext_ln20_1_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_286_p3),46));
    zext_ln20_2_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_298_p3),46));
    zext_ln20_3_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln20_5_reg_735),64));
    zext_ln20_4_fu_394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_387_p3),46));
    zext_ln20_5_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_403_p3),46));
    zext_ln20_cast_fu_211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln20),64));
    zext_ln21_1_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_43_reg_745),64));
    zext_ln21_2_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln21_fu_486_p2),32));
    zext_ln21_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_fu_122),32));
end behav;
