#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue May 26 13:37:46 2020
# Process ID: 30809
# Current directory: /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1
# Command line: vivado -log MicroBlaze_HBM_Streams_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroBlaze_HBM_Streams_wrapper.tcl
# Log file: /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/MicroBlaze_HBM_Streams_wrapper.vds
# Journal file: /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MicroBlaze_HBM_Streams_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/jdumont/workspaces/vivado/ip_repo/MB_Debug_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/apps/xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1647.738 ; gain = 32.727 ; free physical = 25057 ; free virtual = 89719
Command: synth_design -top MicroBlaze_HBM_Streams_wrapper -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31402 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_traffic_gen_v3_0_6_systeminit_dmg with formal parameter declaration list [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13374]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:51 . Memory (MB): peak = 3014.188 ; gain = 136.531 ; free physical = 23605 ; free virtual = 88266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_wrapper' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/hdl/MicroBlaze_HBM_Streams_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:3961' bound to instance 'MicroBlaze_HBM_Streams_i' of component 'MicroBlaze_HBM_Streams' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/hdl/MicroBlaze_HBM_Streams_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:3975]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_MB_Debug_0_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_MB_Debug_0_0/synth/MicroBlaze_HBM_Streams_MB_Debug_0_0.vhd:56' bound to instance 'MB_Debug_0' of component 'MicroBlaze_HBM_Streams_MB_Debug_0_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:4543]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_MB_Debug_0_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_MB_Debug_0_0/synth/MicroBlaze_HBM_Streams_MB_Debug_0_0.vhd:83]
	Parameter C_S00_AXI_input_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_input_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MB_Debug_v1_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0.vhd:5' bound to instance 'U0' of component 'MB_Debug_v1_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_MB_Debug_0_0/synth/MicroBlaze_HBM_Streams_MB_Debug_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'MB_Debug_v1_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0.vhd:50]
	Parameter C_S00_AXI_input_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_input_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MB_Debug_v1_0_S00_AXI_input' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0_S00_AXI_input.vhd:5' bound to instance 'MB_Debug_v1_0_S00_AXI_input_inst' of component 'MB_Debug_v1_0_S00_AXI_input' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'MB_Debug_v1_0_S00_AXI_input' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0_S00_AXI_input.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0_S00_AXI_input.vhd:224]
INFO: [Synth 8-226] default block is never used [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0_S00_AXI_input.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0_S00_AXI_input.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'MB_Debug_v1_0_S00_AXI_input' (1#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0_S00_AXI_input.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'MB_Debug_v1_0' (2#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/9dbb/hdl/MB_Debug_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_MB_Debug_0_0' (3#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_MB_Debug_0_0/synth/MicroBlaze_HBM_Streams_MB_Debug_0_0.vhd:83]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:4019]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_axi_dma_0_1' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/synth/MicroBlaze_HBM_Streams_axi_dma_0_1.vhd:59' bound to instance 'axi_dma_0' of component 'MicroBlaze_HBM_Streams_axi_dma_0_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:4568]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_axi_dma_0_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/synth/MicroBlaze_HBM_Streams_axi_dma_0_1.vhd:137]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/synth/MicroBlaze_HBM_Streams_axi_dma_0_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
WARNING: [Synth 8-6014] Unused sequential element GEN_ASYNC_RESET.p_soft_reset_d3_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1277]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (5#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (6#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2463]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (6#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (6#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (6#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (6#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (6#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element araddr_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2164]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (7#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (8#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (9#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:28767]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_DESC_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTRPT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:20311]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:18551]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:18678]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (10#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19535]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (11#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19535]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19946]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (12#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19946]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (13#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:20311]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:22925]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:21334]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
WARNING: [Synth 8-6014] Unused sequential element sof_ftch_desc_del_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:21489]
WARNING: [Synth 8-6014] Unused sequential element GEN_NOMULT_CHANNEL.counter_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:21577]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (14#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:21334]
WARNING: [Synth 8-6014] Unused sequential element GEN_CURDESC_64.msb_curdesc_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:23332]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (15#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:22925]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:25105]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:24193]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (16#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:24193]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:23882]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (17#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:23882]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (18#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:25105]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:27329]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:25456]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_UPDT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG2_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (19#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:25456]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (20#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:27329]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:27933]
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (21#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:27933]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:17745]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:15584]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:303]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:340]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (22#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:2691]
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 100 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 100 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:2020]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (23#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:2020]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (23#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (24#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:2691]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7097]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (25#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7097]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7570]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 100 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7945]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_tag_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7799]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7951]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (26#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:7570]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4556]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4633]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4639]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4966]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4973]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (27#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:5484]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (28#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:5484]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (29#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:16514]
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:13571]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (30#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (31#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (32#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (33#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (33#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (33#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (33#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (33#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (33#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:1890]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (34#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:13571]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:9830]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 100 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_btt_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:10156]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_type_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:10209]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_reg_full_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:10215]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2data_valid_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:10050]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd2addr_valid_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:10049]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (35#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:9830]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4556]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4966]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4973]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (35#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:4556]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:11534]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_s2mm_strm_wready_del_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:11901]
WARNING: [Synth 8-6014] Unused sequential element sig_next_strt_strb_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:12837]
WARNING: [Synth 8-6014] Unused sequential element sig_first_dbeat_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:13099]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:13101]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (36#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:11534]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (37#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:16514]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (38#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:17745]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (39#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:28767]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:17780]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element queue_more_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:18662]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (40#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:17780]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:16138]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (41#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:16138]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (42#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (43#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (44#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (45#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 104 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (46#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:53209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (47#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 103 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 103 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (48#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (48#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (49#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (50#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 12 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 103 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 1024 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (51#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (52#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (52#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (52#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (52#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (52#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 128 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (53#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (54#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 128 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 7 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (55#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 138 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (56#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 138 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 138 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 138 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 138 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 138 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 138 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 138 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 138 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 138 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 138 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 2208 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (57#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (57#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 138 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 138 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 138 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (58#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (59#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (59#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (60#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (60#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (60#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (61#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (62#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (63#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (64#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (64#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (65#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (66#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 12 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
	Parameter C_STROBE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (67#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 14 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 14 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 14 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 224 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 14 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 14 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 14 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 14 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 14 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (67#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (67#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 1154 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 147712 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 11 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 147712 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1154 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1154 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1154 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1154 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1154 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1154 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1154 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1154 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1154 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1154 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 1156 - type: integer 
	Parameter rstb_loop_iter bound to: 1156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 1154 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:953]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (67#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1835]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (67#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (67#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 1032 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (67#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (68#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 91 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 91 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 91 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 91 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (68#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (68#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (68#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (68#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (69#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 280 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 280 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 280 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 280 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (69#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (69#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (69#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (69#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (70#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 1024 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (71#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (72#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (73#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (74#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net m_axis_mm2s_tuser in module/entity axi_dma does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22094]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tid in module/entity axi_dma does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22095]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tdest in module/entity axi_dma does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22096]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net mm2s_cntrl_strm_stop in module/entity axi_dma does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22730]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (75#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_axi_dma_0_1' (76#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/synth/MicroBlaze_HBM_Streams_axi_dma_0_1.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_axi_mem_intercon_2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:2397]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_196EUS7' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:87]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_auto_ds_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_ds_0/synth/MicroBlaze_HBM_Streams_auto_ds_0.v:58' bound to instance 'auto_ds' of component 'MicroBlaze_HBM_Streams_auto_ds_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:418]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_HBM_Streams_auto_ds_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_ds_0/synth/MicroBlaze_HBM_Streams_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_top' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi3_conv' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b_downsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b_downsizer' (77#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_a_axi3_conv' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 41'b11111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (78#1) [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen' (96#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo' (97#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_a_axi3_conv' (98#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_w_axi3_conv' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_w_axi3_conv' (99#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 41'b11111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized0' (99#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized0' (99#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0' (99#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_r_axi3_conv' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_r_axi3_conv' (100#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi3_conv' (101#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (102#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_axi_downsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_b_downsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_b_downsizer' (103#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b111 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b101 
	Parameter C_DOUBLE_LEN bound to: 41'b00000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized1' (103#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized1' (103#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 38 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 38 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized2' (103#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized2' (103#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer' (104#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_w_downsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_w_downsizer' (105#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b111 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b101 
	Parameter C_DOUBLE_LEN bound to: 41'b00000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0' (105#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_r_downsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 5 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_r_downsizer' (106#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_axi_downsizer' (107#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_top' (108#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_HBM_Streams_auto_ds_0' (109#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_ds_0/synth/MicroBlaze_HBM_Streams_auto_ds_0.v:58]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_auto_pc_1' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_pc_1/synth/MicroBlaze_HBM_Streams_auto_pc_1.v:58' bound to instance 'auto_pc' of component 'MicroBlaze_HBM_Streams_auto_pc_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:497]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_HBM_Streams_auto_pc_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_pc_1/synth/MicroBlaze_HBM_Streams_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi3_conv__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 0 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 0 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 41'b11111111111111111111111111111111100000000 
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element num_transactions_q_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:371]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized1' (109#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_w_axi3_conv__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 0 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_w_axi3_conv__parameterized0' (109#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
WARNING: [Synth 8-3848] Net USE_WRITE.wr_cmd_b_ready in module/entity axi_protocol_converter_v2_1_20_axi3_conv__parameterized0 does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1131]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi3_conv__parameterized0' (109#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter__parameterized0' (109#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_HBM_Streams_auto_pc_1' (110#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_pc_1/synth/MicroBlaze_HBM_Streams_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_196EUS7' (111#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:87]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_198LS4X' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1819]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_auto_us_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_us_0/synth/MicroBlaze_HBM_Streams_auto_us_0.v:58' bound to instance 'auto_us' of component 'MicroBlaze_HBM_Streams_auto_us_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:2027]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_HBM_Streams_auto_us_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_us_0/synth/MicroBlaze_HBM_Streams_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_top__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_axi_upsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_RATIO bound to: 32 - type: integer 
	Parameter C_RATIO_LOG bound to: 5 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_w_upsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_RATIO bound to: 32 - type: integer 
	Parameter C_RATIO_LOG bound to: 5 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_w_upsizer' (112#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_a_upsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b111 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 31 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (113#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_a_upsizer' (114#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_r_upsizer' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_RATIO bound to: 32 - type: integer 
	Parameter C_RATIO_LOG bound to: 5 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_r_upsizer' (115#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 1152 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 1026 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 1027 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 1028 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 1152 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 1026 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 1027 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 1028 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (116#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 1152 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 1026 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 1027 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 1028 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (117#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (118#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_DATA_WIDTH bound to: 1153 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (118#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (118#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_DATA_WIDTH bound to: 1028 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (118#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (119#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b111 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 31 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0' (119#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (119#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (119#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (119#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (119#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (119#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_axi_upsizer' (120#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_top__parameterized0' (120#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_HBM_Streams_auto_us_0' (121#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_us_0/synth/MicroBlaze_HBM_Streams_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_198LS4X' (122#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1819]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_MZ8RH7' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:2259]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_MZ8RH7' (123#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:2259]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_xbar_3' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_xbar_3/synth/MicroBlaze_HBM_Streams_xbar_3.v:59' bound to instance 'xbar' of component 'MicroBlaze_HBM_Streams_xbar_3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:2899]
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_HBM_Streams_xbar_3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_xbar_3/synth/MicroBlaze_HBM_Streams_xbar_3.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1024'b0000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010010000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 512'b00000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011011 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 2 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b01 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1024'b0000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010010000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000011111111111111111111111111111111000000000000000000000000000000001110111111111111111111111111111100000000000000000000000000000000110111111111111111111111111111110000000000000000000000000000000011001111111111111111111111111111000000000000000000000000000000001011111111111111111111111111111100000000000000000000000000000000101011111111111111111111111111110000000000000000000000000000000010011111111111111111111111111111000000000000000000000000000000001000111111111111111111111111111100000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000001101111111111111111111111111111000000000000000000000000000000000101111111111111111111111111111100000000000000000000000000000000010011111111111111111111111111110000000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000010111111111111111111111111111100000000000000000000000000000000000111111111111111111111111111110000000000000000000000000000000000001111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b01 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 2 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 1027 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 1154 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111011111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_si_transactor' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 1027 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010010000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000011111111111111111111111111111111000000000000000000000000000000001110111111111111111111111111111100000000000000000000000000000000110111111111111111111111111111110000000000000000000000000000000011001111111111111111111111111111000000000000000000000000000000001011111111111111111111111111111100000000000000000000000000000000101011111111111111111111111111110000000000000000000000000000000010011111111111111111111111111111000000000000000000000000000000001000111111111111111111111111111100000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000001101111111111111111111111111111000000000000000000000000000000000101111111111111111111111111111100000000000000000000000000000000010011111111111111111111111111110000000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000010111111111111111111111111111100000000000000000000000000000000000111111111111111111111111111110000000000000000000000000000000000001111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 1029 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 16 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010010000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000011111111111111111111111111111111000000000000000000000000000000001110111111111111111111111111111100000000000000000000000000000000110111111111111111111111111111110000000000000000000000000000000011001111111111111111111111111111000000000000000000000000000000001011111111111111111111111111111100000000000000000000000000000000101011111111111111111111111111110000000000000000000000000000000010011111111111111111111111111111000000000000000000000000000000001000111111111111111111111111111100000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000001101111111111111111111111111111000000000000000000000000000000000101111111111111111111111111111100000000000000000000000000000000010011111111111111111111111111110000000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000010111111111111111111111111111100000000000000000000000000000000000111111111111111111111111111110000000000000000000000000000000000001111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0000010000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (124#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0000100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0001000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0001100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0010100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0011000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0011100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0100100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0101000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0101100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0110100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0111000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 31'b0111100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 6 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (125#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (126#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_ndeep_srl' (127#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo' (128#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1029 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (129#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_si_transactor' (130#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_si_transactor__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010010000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000011111111111111111111111111111111000000000000000000000000000000001110111111111111111111111111111100000000000000000000000000000000110111111111111111111111111111110000000000000000000000000000000011001111111111111111111111111111000000000000000000000000000000001011111111111111111111111111111100000000000000000000000000000000101011111111111111111111111111110000000000000000000000000000000010011111111111111111111111111111000000000000000000000000000000001000111111111111111111111111111100000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000001101111111111111111111111111111000000000000000000000000000000000101111111111111111111111111111100000000000000000000000000000000010011111111111111111111111111110000000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000010111111111111111111111111111100000000000000000000000000000000000111111111111111111111111111110000000000000000000000000000000000001111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (130#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_si_transactor__parameterized0' (130#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (131#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_wdata_router' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 1154 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo' (132#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_wdata_router' (133#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_si_transactor__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 16 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 1024'b0000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001011000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010010000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1024'b0000000000000000000000000000000011111111111111111111111111111111000000000000000000000000000000001110111111111111111111111111111100000000000000000000000000000000110111111111111111111111111111110000000000000000000000000000000011001111111111111111111111111111000000000000000000000000000000001011111111111111111111111111111100000000000000000000000000000000101011111111111111111111111111110000000000000000000000000000000010011111111111111111111111111111000000000000000000000000000000001000111111111111111111111111111100000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000001101111111111111111111111111111000000000000000000000000000000000101111111111111111111111111111100000000000000000000000000000000010011111111111111111111111111110000000000000000000000000000000000111111111111111111111111111111000000000000000000000000000000000010111111111111111111111111111100000000000000000000000000000000000111111111111111111111111111110000000000000000000000000000000000001111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_si_transactor__parameterized1' (133#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b001 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder__parameterized0' (133#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder__parameterized1' (133#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0' (133#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 1154 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1154 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 1152 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 1026 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 1027 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 1028 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 1152 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 1026 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 1027 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 1028 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 1152 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 1153 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 1153 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 1024 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 1026 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 1027 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 1028 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 1028 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 1153 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 1028 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 1154 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 65 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_axi_mem_intercon_2' (140#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:2397]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_axi_traffic_gen_0_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_traffic_gen_0_0/synth/MicroBlaze_HBM_Streams_axi_traffic_gen_0_0.v:62' bound to instance 'axi_traffic_gen_0' of component 'MicroBlaze_HBM_Streams_axi_traffic_gen_0_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:4724]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_BASEADDR bound to: 1151336448 - type: integer 
	Parameter C_HIGHADDR bound to: 1151401983 - type: integer 
	Parameter C_ZERO_INVALID bound to: 1 - type: integer 
	Parameter C_NO_EXCL bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_AXIS2_HAS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS2_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 8 - type: integer 
	Parameter C_ATG_BASIC_AXI4 bound to: 0 - type: integer 
	Parameter C_ATG_REPEAT_TYPE bound to: 0 - type: integer 
	Parameter C_ATG_HLTP_MODE bound to: 0 - type: integer 
	Parameter C_ATG_STATIC bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_INIT bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_TEST bound to: 0 - type: integer 
	Parameter C_ATG_STREAMING bound to: 1 - type: integer 
	Parameter C_ATG_STREAMING_MST_ONLY bound to: 1 - type: integer 
	Parameter C_ATG_STREAMING_MST_LPBK bound to: 0 - type: integer 
	Parameter C_ATG_STREAMING_SLV_LPBK bound to: 0 - type: integer 
	Parameter C_ATG_STREAMING_MAX_LEN_BITS bound to: 16 - type: integer 
	Parameter C_ATG_STREAMING_MEM_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_ATG_AXIS_DATA_GEN_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_SPARSE_EN bound to: 1 - type: integer 
	Parameter C_ATG_SLAVE_ONLY bound to: 0 - type: integer 
	Parameter C_ATG_STATIC_WR_ADDRESS bound to: 64'b0000000000000000000000000000000000010010101000000000000000000000 
	Parameter C_ATG_STATIC_RD_ADDRESS bound to: 64'b0000000000000000000000000000000000010011101000000000000000000000 
	Parameter C_ATG_STATIC_WR_HIGH_ADDRESS bound to: 64'b0000000000000000000000000000000000010010101000000000111111111111 
	Parameter C_ATG_STATIC_RD_HIGH_ADDRESS bound to: 64'b0000000000000000000000000000000000010011101000000000111111111111 
	Parameter C_ATG_STATIC_INCR bound to: 0 - type: integer 
	Parameter C_ATG_STATIC_EN_READ bound to: 1 - type: integer 
	Parameter C_ATG_STATIC_EN_WRITE bound to: 1 - type: integer 
	Parameter C_ATG_STATIC_FREE_RUN bound to: 1 - type: integer 
	Parameter C_ATG_STATIC_RD_PIPELINE bound to: 3 - type: integer 
	Parameter C_ATG_STATIC_WR_PIPELINE bound to: 3 - type: integer 
	Parameter C_ATG_STATIC_TRANGAP bound to: 0 - type: integer 
	Parameter C_ATG_STATIC_LENGTH bound to: 16 - type: integer 
	Parameter C_ATG_SYSTEM_INIT_DATA_MIF bound to: MicroBlaze_HBM_Streams_axi_traffic_gen_0_0_data.mem - type: string 
	Parameter C_ATG_SYSTEM_INIT_ADDR_MIF bound to: MicroBlaze_HBM_Streams_axi_traffic_gen_0_0_addr.mem - type: string 
	Parameter C_ATG_SYSTEM_INIT_CTRL_MIF bound to: MicroBlaze_HBM_Streams_axi_traffic_gen_0_0_ctrl.mem - type: string 
	Parameter C_ATG_SYSTEM_INIT_MASK_MIF bound to: MicroBlaze_HBM_Streams_axi_traffic_gen_0_0_mask.mem - type: string 
	Parameter C_ATG_MIF_DATA_DEPTH bound to: 16 - type: integer 
	Parameter C_ATG_MIF_ADDR_BITS bound to: 4 - type: integer 
	Parameter C_ATG_SYSTEM_CMD_MAX_RETRY bound to: 256 - type: integer 
	Parameter C_ATG_SYSTEM_TEST_MAX_CLKS bound to: 5000 - type: integer 
	Parameter C_ATG_SYSTEM_MAX_CHANNELS bound to: 1 - type: integer 
	Parameter C_ATG_SYSTEM_CH1_LOW bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_CH1_HIGH bound to: -1 - type: integer 
	Parameter C_ATG_SYSTEM_CH2_LOW bound to: 256 - type: integer 
	Parameter C_ATG_SYSTEM_CH2_HIGH bound to: 511 - type: integer 
	Parameter C_ATG_SYSTEM_CH3_LOW bound to: 512 - type: integer 
	Parameter C_ATG_SYSTEM_CH3_HIGH bound to: 767 - type: integer 
	Parameter C_ATG_SYSTEM_CH4_LOW bound to: 768 - type: integer 
	Parameter C_ATG_SYSTEM_CH4_HIGH bound to: 1023 - type: integer 
	Parameter C_ATG_SYSTEM_CH5_LOW bound to: 1024 - type: integer 
	Parameter C_ATG_SYSTEM_CH5_HIGH bound to: 1279 - type: integer 
	Parameter C_RAMINIT_CMDRAM0_F bound to: MicroBlaze_HBM_Streams_axi_traffic_gen_0_0_default_cmdram.mem - type: string 
	Parameter C_RAMINIT_CMDRAM1_F bound to: NONE - type: string 
	Parameter C_RAMINIT_CMDRAM2_F bound to: NONE - type: string 
	Parameter C_RAMINIT_CMDRAM3_F bound to: NONE - type: string 
	Parameter C_RAMINIT_SRAM0_F bound to: MicroBlaze_HBM_Streams_axi_traffic_gen_0_0_default_mstram.mem - type: string 
	Parameter C_RAMINIT_PARAMRAM0_F bound to: MicroBlaze_HBM_Streams_axi_traffic_gen_0_0_default_prmram.mem - type: string 
	Parameter C_RAMINIT_ADDRRAM0_F bound to: MicroBlaze_HBM_Streams_axi_traffic_gen_0_0_default_addrram.mem - type: string 
	Parameter C_REPEAT_COUNT bound to: 254 - type: integer 
	Parameter C_STRM_DATA_SEED bound to: 43981 - type: integer 
	Parameter C_AXI_WR_ADDR_SEED bound to: 31899 - type: integer 
	Parameter C_AXI_RD_ADDR_SEED bound to: 23130 - type: integer 
	Parameter C_READ_ONLY bound to: 0 - type: integer 
	Parameter C_WRITE_ONLY bound to: 0 - type: integer 
	Parameter ATG_VERSAL_400 bound to: 0 - type: integer 
	Parameter C_CMDRAM_F bound to: none - type: string 
	Parameter C_SRAM_F bound to: none - type: string 
	Parameter C_PRAM_F bound to: none - type: string 
	Parameter C_ADDR_F bound to: none - type: string 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_AXIS2_HAS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS2_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 8 - type: integer 
	Parameter ZERO_INVALID bound to: 1'b0 
	Parameter C_ATG_STREAMING_MST_ONLY bound to: 1 - type: integer 
	Parameter C_ATG_STREAMING_MST_LPBK bound to: 0 - type: integer 
	Parameter C_ATG_STREAMING_SLV_LPBK bound to: 0 - type: integer 
	Parameter C_ATG_STREAMING_MAX_LEN_BITS bound to: 16 - type: integer 
	Parameter C_FIRST_AXIS bound to: 0 - type: integer 
	Parameter C_AXIS_SPARSE_EN bound to: 1 - type: integer 
	Parameter C_BASEADDR bound to: 1151336448 - type: integer 
	Parameter C_HIGHADDR bound to: 1151401983 - type: integer 
	Parameter C_STRM_DATA_SEED bound to: 43981 - type: integer 
	Parameter ATG_VERSAL_400 bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_BYTE_WIDTH bound to: 128 - type: integer 
	Parameter C_AXIS_TDATA_2BYTE_WIDTH bound to: 256 - type: integer 
	Parameter seed bound to: 43981 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element awvalid_s_ff_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12308]
WARNING: [Synth 8-6014] Unused sequential element wvalid_s_ff_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12310]
WARNING: [Synth 8-6014] Unused sequential element wstrb_ff_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12304]
WARNING: [Synth 8-6014] Unused sequential element araddrbus_ff_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12323]
WARNING: [Synth 8-6014] Unused sequential element arvalid_s_ff_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12325]
INFO: [Synth 8-4471] merging register 'axis1_gen_in_nxt_data_d1_reg' into 'ATG_STREAMING_MST_LPBK_OFF.axis1_err_out_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13259]
WARNING: [Synth 8-6014] Unused sequential element AXIS1_SPARSE_STROBE.sparse_keep_strb_int_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13127]
WARNING: [Synth 8-6014] Unused sequential element axis1_gen_in_nxt_data_d1_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13259]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (143#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-3848] Net m_axi_awid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14981]
WARNING: [Synth 8-3848] Net m_axi_awaddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14982]
WARNING: [Synth 8-3848] Net m_axi_awlen in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14983]
WARNING: [Synth 8-3848] Net m_axi_awsize in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14984]
WARNING: [Synth 8-3848] Net m_axi_awburst in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14985]
WARNING: [Synth 8-3848] Net m_axi_awlock in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14986]
WARNING: [Synth 8-3848] Net m_axi_awcache in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14987]
WARNING: [Synth 8-3848] Net m_axi_awprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14988]
WARNING: [Synth 8-3848] Net m_axi_awqos in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14989]
WARNING: [Synth 8-3848] Net m_axi_awuser in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14990]
WARNING: [Synth 8-3848] Net m_axi_awvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14991]
WARNING: [Synth 8-3848] Net m_axi_wlast in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14993]
WARNING: [Synth 8-3848] Net m_axi_wdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14994]
WARNING: [Synth 8-3848] Net m_axi_wstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14995]
WARNING: [Synth 8-3848] Net m_axi_wvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:14996]
WARNING: [Synth 8-3848] Net m_axi_bready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15001]
WARNING: [Synth 8-3848] Net m_axi_arid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15003]
WARNING: [Synth 8-3848] Net m_axi_araddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15004]
WARNING: [Synth 8-3848] Net m_axi_arlen in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15005]
WARNING: [Synth 8-3848] Net m_axi_arsize in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15006]
WARNING: [Synth 8-3848] Net m_axi_arburst in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15007]
WARNING: [Synth 8-3848] Net m_axi_arlock in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15008]
WARNING: [Synth 8-3848] Net m_axi_arcache in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15009]
WARNING: [Synth 8-3848] Net m_axi_arprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15010]
WARNING: [Synth 8-3848] Net m_axi_arqos in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15011]
WARNING: [Synth 8-3848] Net m_axi_aruser in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15012]
WARNING: [Synth 8-3848] Net m_axi_arvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15013]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15020]
WARNING: [Synth 8-3848] Net irq_out in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15064]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_awaddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15068]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_awprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15069]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_awvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15070]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_wdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15072]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_wstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15073]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_wvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15074]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_bready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15078]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_araddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15079]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_arvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15080]
WARNING: [Synth 8-3848] Net m_axi_lite_ch1_rready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15085]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_awaddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15086]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_awprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15087]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_awvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15088]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_wdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15090]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_wstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15091]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_wvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15092]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_bready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15096]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_araddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15097]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_arvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15098]
WARNING: [Synth 8-3848] Net m_axi_lite_ch2_rready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15103]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_awaddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15104]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_awprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15105]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_awvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15106]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_wdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15108]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_wstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15109]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_wvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15110]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_bready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15114]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_araddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15115]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_arvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15116]
WARNING: [Synth 8-3848] Net m_axi_lite_ch3_rready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15121]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_awaddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15122]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_awprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15123]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_awvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15124]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_wdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15126]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_wstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15127]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_wvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15128]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_bready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15132]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_araddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15133]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_arvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15134]
WARNING: [Synth 8-3848] Net m_axi_lite_ch4_rready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15139]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_awaddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15140]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_awprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15141]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_awvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15142]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_wdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15144]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_wstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15145]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_wvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15146]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_bready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15150]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_araddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15151]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_arvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15152]
WARNING: [Synth 8-3848] Net m_axi_lite_ch5_rready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15157]
WARNING: [Synth 8-3848] Net done in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15158]
WARNING: [Synth 8-3848] Net status in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:15159]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_clk_wiz_0_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_clk_wiz_0_0/MicroBlaze_HBM_Streams_clk_wiz_0_0.v:70' bound to instance 'clk_wiz_0' of component 'MicroBlaze_HBM_Streams_clk_wiz_0_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:4774]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_hbm_0_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_hbm_0_0/synth/MicroBlaze_HBM_Streams_hbm_0_0.v:63' bound to instance 'hbm_0' of component 'MicroBlaze_HBM_Streams_hbm_0_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:4782]
	Parameter HBM_STACK bound to: 1 - type: integer 
	Parameter SWITCH_ENABLE_00 bound to: TRUE - type: string 
	Parameter SWITCH_ENABLE_01 bound to: FALSE - type: string 
	Parameter INIT_BYPASS bound to: FALSE - type: string 
	Parameter INIT_SEQ_TIMEOUT bound to: 10000000 - type: integer 
	Parameter AXI_RST_ASSERT_WIDTH bound to: 16 - type: integer 
	Parameter AXI_RST_DEASSERT_WIDTH bound to: 2 - type: integer 
	Parameter TEMP_WAIT_PERIOD_0 bound to: 100000 - type: integer 
	Parameter TEMP_WAIT_PERIOD_1 bound to: 100000 - type: integer 
	Parameter SWITCH_EN_0 bound to: 16'b0000000000000001 
	Parameter SWITCH_EN_1 bound to: 16'b0000000000000000 
	Parameter AXI_CLK_FREQ bound to: 16'b0000000111000010 
	Parameter AXI_CLK1_FREQ bound to: 16'b0000000111000010 
	Parameter HBM_REF_CLK_FREQ_0 bound to: 16'b0000000001100100 
	Parameter HBM_REF_CLK_FREQ_1 bound to: 16'b0000000001100100 
	Parameter HBM_CLK_FREQ_0 bound to: 16'b0000001110000100 
	Parameter HBM_CLK_FREQ_1 bound to: 16'b0000001110000100 
	Parameter HBM_STACK_NUM bound to: 16'b0000000000000000 
	Parameter CLK_SEL_00 bound to: TRUE - type: string 
	Parameter CLK_SEL_01 bound to: FALSE - type: string 
	Parameter CLK_SEL_02 bound to: FALSE - type: string 
	Parameter CLK_SEL_03 bound to: FALSE - type: string 
	Parameter CLK_SEL_04 bound to: FALSE - type: string 
	Parameter CLK_SEL_05 bound to: FALSE - type: string 
	Parameter CLK_SEL_06 bound to: FALSE - type: string 
	Parameter CLK_SEL_07 bound to: FALSE - type: string 
	Parameter CLK_SEL_08 bound to: FALSE - type: string 
	Parameter CLK_SEL_09 bound to: FALSE - type: string 
	Parameter CLK_SEL_10 bound to: FALSE - type: string 
	Parameter CLK_SEL_11 bound to: FALSE - type: string 
	Parameter CLK_SEL_12 bound to: FALSE - type: string 
	Parameter CLK_SEL_13 bound to: FALSE - type: string 
	Parameter CLK_SEL_14 bound to: FALSE - type: string 
	Parameter CLK_SEL_15 bound to: FALSE - type: string 
	Parameter CLK_SEL_16 bound to: FALSE - type: string 
	Parameter CLK_SEL_17 bound to: FALSE - type: string 
	Parameter CLK_SEL_18 bound to: FALSE - type: string 
	Parameter CLK_SEL_19 bound to: FALSE - type: string 
	Parameter CLK_SEL_20 bound to: FALSE - type: string 
	Parameter CLK_SEL_21 bound to: FALSE - type: string 
	Parameter CLK_SEL_22 bound to: FALSE - type: string 
	Parameter CLK_SEL_23 bound to: FALSE - type: string 
	Parameter CLK_SEL_24 bound to: FALSE - type: string 
	Parameter CLK_SEL_25 bound to: FALSE - type: string 
	Parameter CLK_SEL_26 bound to: FALSE - type: string 
	Parameter CLK_SEL_27 bound to: FALSE - type: string 
	Parameter CLK_SEL_28 bound to: FALSE - type: string 
	Parameter CLK_SEL_29 bound to: FALSE - type: string 
	Parameter CLK_SEL_30 bound to: FALSE - type: string 
	Parameter CLK_SEL_31 bound to: FALSE - type: string 
	Parameter DATARATE_STACK_0 bound to: 1800 - type: integer 
	Parameter DATARATE_STACK_1 bound to: 1800 - type: integer 
	Parameter READ_PERCENT_00 bound to: 40 - type: integer 
	Parameter READ_PERCENT_01 bound to: 40 - type: integer 
	Parameter READ_PERCENT_02 bound to: 40 - type: integer 
	Parameter READ_PERCENT_03 bound to: 40 - type: integer 
	Parameter READ_PERCENT_04 bound to: 40 - type: integer 
	Parameter READ_PERCENT_05 bound to: 40 - type: integer 
	Parameter READ_PERCENT_06 bound to: 40 - type: integer 
	Parameter READ_PERCENT_07 bound to: 40 - type: integer 
	Parameter READ_PERCENT_08 bound to: 40 - type: integer 
	Parameter READ_PERCENT_09 bound to: 40 - type: integer 
	Parameter READ_PERCENT_10 bound to: 40 - type: integer 
	Parameter READ_PERCENT_11 bound to: 40 - type: integer 
	Parameter READ_PERCENT_12 bound to: 40 - type: integer 
	Parameter READ_PERCENT_13 bound to: 40 - type: integer 
	Parameter READ_PERCENT_14 bound to: 40 - type: integer 
	Parameter READ_PERCENT_15 bound to: 40 - type: integer 
	Parameter READ_PERCENT_16 bound to: 40 - type: integer 
	Parameter READ_PERCENT_17 bound to: 40 - type: integer 
	Parameter READ_PERCENT_18 bound to: 40 - type: integer 
	Parameter READ_PERCENT_19 bound to: 40 - type: integer 
	Parameter READ_PERCENT_20 bound to: 40 - type: integer 
	Parameter READ_PERCENT_21 bound to: 40 - type: integer 
	Parameter READ_PERCENT_22 bound to: 40 - type: integer 
	Parameter READ_PERCENT_23 bound to: 40 - type: integer 
	Parameter READ_PERCENT_24 bound to: 40 - type: integer 
	Parameter READ_PERCENT_25 bound to: 40 - type: integer 
	Parameter READ_PERCENT_26 bound to: 40 - type: integer 
	Parameter READ_PERCENT_27 bound to: 40 - type: integer 
	Parameter READ_PERCENT_28 bound to: 40 - type: integer 
	Parameter READ_PERCENT_29 bound to: 40 - type: integer 
	Parameter READ_PERCENT_30 bound to: 40 - type: integer 
	Parameter READ_PERCENT_31 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_00 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_01 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_02 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_03 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_04 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_05 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_06 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_07 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_08 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_09 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_10 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_11 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_12 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_13 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_14 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_15 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_16 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_17 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_18 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_19 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_20 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_21 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_22 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_23 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_24 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_25 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_26 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_27 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_28 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_29 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_30 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_31 bound to: 40 - type: integer 
	Parameter PAGEHIT_PERCENT_00 bound to: 75 - type: integer 
	Parameter PAGEHIT_PERCENT_01 bound to: 75 - type: integer 
	Parameter MC_ENABLE_00 bound to: TRUE - type: string 
	Parameter MC_ENABLE_01 bound to: TRUE - type: string 
	Parameter MC_ENABLE_02 bound to: TRUE - type: string 
	Parameter MC_ENABLE_03 bound to: TRUE - type: string 
	Parameter MC_ENABLE_04 bound to: TRUE - type: string 
	Parameter MC_ENABLE_05 bound to: TRUE - type: string 
	Parameter MC_ENABLE_06 bound to: TRUE - type: string 
	Parameter MC_ENABLE_07 bound to: TRUE - type: string 
	Parameter MC_ENABLE_08 bound to: FALSE - type: string 
	Parameter MC_ENABLE_09 bound to: FALSE - type: string 
	Parameter MC_ENABLE_10 bound to: FALSE - type: string 
	Parameter MC_ENABLE_11 bound to: FALSE - type: string 
	Parameter MC_ENABLE_12 bound to: FALSE - type: string 
	Parameter MC_ENABLE_13 bound to: FALSE - type: string 
	Parameter MC_ENABLE_14 bound to: FALSE - type: string 
	Parameter MC_ENABLE_15 bound to: FALSE - type: string 
	Parameter MC_ENABLE_APB_00 bound to: TRUE - type: string 
	Parameter MC_ENABLE_APB_01 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_00 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_01 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_02 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_03 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_04 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_05 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_06 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_07 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_08 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_09 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_10 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_11 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_12 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_13 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_14 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_15 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_16 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_17 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_18 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_19 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_20 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_21 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_22 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_23 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_24 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_25 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_26 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_27 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_28 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_29 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_30 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_31 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_APB_00 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_APB_01 bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_hbm_0_0/hdl/rtl/hbm_v1_0_6.sv:1749]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_hbm_0_0/hdl/rtl/hbm_v1_0_6.sv:1750]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_hbm_0_0/hdl/rtl/hbm_v1_0_6.sv:1751]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_hbm_0_0/hdl/rtl/hbm_v1_0_6.sv:1752]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter HBM_STACK bound to: 1 - type: integer 
	Parameter SWITCH_ENABLE_00 bound to: TRUE - type: string 
	Parameter SWITCH_ENABLE_01 bound to: FALSE - type: string 
	Parameter INIT_BYPASS bound to: FALSE - type: string 
	Parameter INIT_SEQ_TIMEOUT bound to: 10000000 - type: integer 
	Parameter AXI_RST_ASSERT_WIDTH bound to: 16 - type: integer 
	Parameter AXI_RST_DEASSERT_WIDTH bound to: 2 - type: integer 
	Parameter TEMP_WAIT_PERIOD_0 bound to: 100000 - type: integer 
	Parameter TEMP_WAIT_PERIOD_1 bound to: 100000 - type: integer 
	Parameter SWITCH_EN_0 bound to: 16'b0000000000000001 
	Parameter SWITCH_EN_1 bound to: 16'b0000000000000000 
	Parameter AXI_CLK_FREQ bound to: 16'b0000000111000010 
	Parameter AXI_CLK1_FREQ bound to: 16'b0000000111000010 
	Parameter HBM_REF_CLK_FREQ_0 bound to: 16'b0000000001100100 
	Parameter HBM_REF_CLK_FREQ_1 bound to: 16'b0000000001100100 
	Parameter HBM_CLK_FREQ_0 bound to: 16'b0000001110000100 
	Parameter HBM_CLK_FREQ_1 bound to: 16'b0000001110000100 
	Parameter HBM_STACK_NUM bound to: 16'b0000000000000000 
	Parameter CLK_SEL_00 bound to: TRUE - type: string 
	Parameter CLK_SEL_01 bound to: FALSE - type: string 
	Parameter CLK_SEL_02 bound to: FALSE - type: string 
	Parameter CLK_SEL_03 bound to: FALSE - type: string 
	Parameter CLK_SEL_04 bound to: FALSE - type: string 
	Parameter CLK_SEL_05 bound to: FALSE - type: string 
	Parameter CLK_SEL_06 bound to: FALSE - type: string 
	Parameter CLK_SEL_07 bound to: FALSE - type: string 
	Parameter CLK_SEL_08 bound to: FALSE - type: string 
	Parameter CLK_SEL_09 bound to: FALSE - type: string 
	Parameter CLK_SEL_10 bound to: FALSE - type: string 
	Parameter CLK_SEL_11 bound to: FALSE - type: string 
	Parameter CLK_SEL_12 bound to: FALSE - type: string 
	Parameter CLK_SEL_13 bound to: FALSE - type: string 
	Parameter CLK_SEL_14 bound to: FALSE - type: string 
	Parameter CLK_SEL_15 bound to: FALSE - type: string 
	Parameter CLK_SEL_16 bound to: FALSE - type: string 
	Parameter CLK_SEL_17 bound to: FALSE - type: string 
	Parameter CLK_SEL_18 bound to: FALSE - type: string 
	Parameter CLK_SEL_19 bound to: FALSE - type: string 
	Parameter CLK_SEL_20 bound to: FALSE - type: string 
	Parameter CLK_SEL_21 bound to: FALSE - type: string 
	Parameter CLK_SEL_22 bound to: FALSE - type: string 
	Parameter CLK_SEL_23 bound to: FALSE - type: string 
	Parameter CLK_SEL_24 bound to: FALSE - type: string 
	Parameter CLK_SEL_25 bound to: FALSE - type: string 
	Parameter CLK_SEL_26 bound to: FALSE - type: string 
	Parameter CLK_SEL_27 bound to: FALSE - type: string 
	Parameter CLK_SEL_28 bound to: FALSE - type: string 
	Parameter CLK_SEL_29 bound to: FALSE - type: string 
	Parameter CLK_SEL_30 bound to: FALSE - type: string 
	Parameter CLK_SEL_31 bound to: FALSE - type: string 
	Parameter DATARATE_STACK_0 bound to: 1800 - type: integer 
	Parameter DATARATE_STACK_1 bound to: 1800 - type: integer 
	Parameter READ_PERCENT_00 bound to: 40 - type: integer 
	Parameter READ_PERCENT_01 bound to: 40 - type: integer 
	Parameter READ_PERCENT_02 bound to: 40 - type: integer 
	Parameter READ_PERCENT_03 bound to: 40 - type: integer 
	Parameter READ_PERCENT_04 bound to: 40 - type: integer 
	Parameter READ_PERCENT_05 bound to: 40 - type: integer 
	Parameter READ_PERCENT_06 bound to: 40 - type: integer 
	Parameter READ_PERCENT_07 bound to: 40 - type: integer 
	Parameter READ_PERCENT_08 bound to: 40 - type: integer 
	Parameter READ_PERCENT_09 bound to: 40 - type: integer 
	Parameter READ_PERCENT_10 bound to: 40 - type: integer 
	Parameter READ_PERCENT_11 bound to: 40 - type: integer 
	Parameter READ_PERCENT_12 bound to: 40 - type: integer 
	Parameter READ_PERCENT_13 bound to: 40 - type: integer 
	Parameter READ_PERCENT_14 bound to: 40 - type: integer 
	Parameter READ_PERCENT_15 bound to: 40 - type: integer 
	Parameter READ_PERCENT_16 bound to: 40 - type: integer 
	Parameter READ_PERCENT_17 bound to: 40 - type: integer 
	Parameter READ_PERCENT_18 bound to: 40 - type: integer 
	Parameter READ_PERCENT_19 bound to: 40 - type: integer 
	Parameter READ_PERCENT_20 bound to: 40 - type: integer 
	Parameter READ_PERCENT_21 bound to: 40 - type: integer 
	Parameter READ_PERCENT_22 bound to: 40 - type: integer 
	Parameter READ_PERCENT_23 bound to: 40 - type: integer 
	Parameter READ_PERCENT_24 bound to: 40 - type: integer 
	Parameter READ_PERCENT_25 bound to: 40 - type: integer 
	Parameter READ_PERCENT_26 bound to: 40 - type: integer 
	Parameter READ_PERCENT_27 bound to: 40 - type: integer 
	Parameter READ_PERCENT_28 bound to: 40 - type: integer 
	Parameter READ_PERCENT_29 bound to: 40 - type: integer 
	Parameter READ_PERCENT_30 bound to: 40 - type: integer 
	Parameter READ_PERCENT_31 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_00 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_01 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_02 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_03 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_04 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_05 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_06 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_07 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_08 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_09 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_10 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_11 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_12 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_13 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_14 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_15 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_16 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_17 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_18 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_19 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_20 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_21 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_22 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_23 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_24 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_25 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_26 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_27 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_28 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_29 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_30 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_31 bound to: 40 - type: integer 
	Parameter PAGEHIT_PERCENT_00 bound to: 75 - type: integer 
	Parameter PAGEHIT_PERCENT_01 bound to: 75 - type: integer 
	Parameter MC_ENABLE_00 bound to: TRUE - type: string 
	Parameter MC_ENABLE_01 bound to: TRUE - type: string 
	Parameter MC_ENABLE_02 bound to: TRUE - type: string 
	Parameter MC_ENABLE_03 bound to: TRUE - type: string 
	Parameter MC_ENABLE_04 bound to: TRUE - type: string 
	Parameter MC_ENABLE_05 bound to: TRUE - type: string 
	Parameter MC_ENABLE_06 bound to: TRUE - type: string 
	Parameter MC_ENABLE_07 bound to: TRUE - type: string 
	Parameter MC_ENABLE_08 bound to: FALSE - type: string 
	Parameter MC_ENABLE_09 bound to: FALSE - type: string 
	Parameter MC_ENABLE_10 bound to: FALSE - type: string 
	Parameter MC_ENABLE_11 bound to: FALSE - type: string 
	Parameter MC_ENABLE_12 bound to: FALSE - type: string 
	Parameter MC_ENABLE_13 bound to: FALSE - type: string 
	Parameter MC_ENABLE_14 bound to: FALSE - type: string 
	Parameter MC_ENABLE_15 bound to: FALSE - type: string 
	Parameter MC_ENABLE_APB_00 bound to: TRUE - type: string 
	Parameter MC_ENABLE_APB_01 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_00 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_01 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_02 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_03 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_04 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_05 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_06 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_07 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_08 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_09 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_10 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_11 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_12 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_13 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_14 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_15 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_16 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_17 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_18 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_19 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_20 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_21 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_22 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_23 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_24 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_25 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_26 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_27 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_28 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_29 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_30 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_31 bound to: FALSE - type: string 
	Parameter PHY_ENABLE_APB_00 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_APB_01 bound to: FALSE - type: string 
	Parameter AXI_SW_CLK_SEL_0 bound to: 16'b0000000000000000 
	Parameter AXI_SW_CLK_SEL_1 bound to: 16'b0000000000000000 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1829]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1830]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1831]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1832]
	Parameter MEMORY_SIZE bound to: 65536 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: xpm_internal_config_file_0.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 65536 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: xpm_internal_config_file_0.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
INFO: [Synth 8-3876] $readmem data file 'xpm_internal_config_file_0.mem' is read successfully [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1100]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter XPM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter XPM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 22 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element stall_rd_r_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:8302]
WARNING: [Synth 8-6014] Unused sequential element gen_apb_tran_r_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:8316]
WARNING: [Synth 8-6014] Unused sequential element gen_apb_wr_rd_r_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:8317]
WARNING: [Synth 8-6014] Unused sequential element gen_apb_addr_r_reg was removed.  [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:8331]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT_BYPASS bound to: FALSE - type: string 
	Parameter INIT_SEQ_TIMEOUT bound to: 10000000 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 22 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IDLE bound to: 3'b001 
	Parameter C_SETUP bound to: 3'b010 
	Parameter C_ACCESS bound to: 3'b100 
	Parameter TEMP_WAIT_PERIOD bound to: 100000 - type: integer 
	Parameter APB_ADDR_WIDTH bound to: 22 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IDLE bound to: 6'b000001 
	Parameter C_WAIT_INTRVL bound to: 6'b000010 
	Parameter C_APB_ACC_REQ bound to: 6'b000100 
	Parameter C_SEND_TEMP_ACC_CMD bound to: 6'b001000 
	Parameter C_POLL_TEMP_ACC_CMD_ST bound to: 6'b010000 
	Parameter C_READ_TEMP bound to: 6'b100000 
	Parameter C_APB_IDLE bound to: 3'b001 
	Parameter C_APB_SETUP bound to: 3'b010 
	Parameter C_APB_ACCESS bound to: 3'b100 
	Parameter INIT_BYPASS bound to: FALSE - type: string 
	Parameter APB_ADDR_WIDTH bound to: 22 - type: integer 
	Parameter APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IDLE bound to: 3'b001 
	Parameter C_SETUP bound to: 3'b010 
	Parameter C_ACCESS bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:7906]
	Parameter CLK_SEL_00 bound to: TRUE - type: string 
	Parameter CLK_SEL_01 bound to: FALSE - type: string 
	Parameter CLK_SEL_02 bound to: FALSE - type: string 
	Parameter CLK_SEL_03 bound to: FALSE - type: string 
	Parameter CLK_SEL_04 bound to: FALSE - type: string 
	Parameter CLK_SEL_05 bound to: FALSE - type: string 
	Parameter CLK_SEL_06 bound to: FALSE - type: string 
	Parameter CLK_SEL_07 bound to: FALSE - type: string 
	Parameter CLK_SEL_08 bound to: FALSE - type: string 
	Parameter CLK_SEL_09 bound to: FALSE - type: string 
	Parameter CLK_SEL_10 bound to: FALSE - type: string 
	Parameter CLK_SEL_11 bound to: FALSE - type: string 
	Parameter CLK_SEL_12 bound to: FALSE - type: string 
	Parameter CLK_SEL_13 bound to: FALSE - type: string 
	Parameter CLK_SEL_14 bound to: FALSE - type: string 
	Parameter CLK_SEL_15 bound to: FALSE - type: string 
	Parameter DATARATE_00 bound to: 1800 - type: integer 
	Parameter DATARATE_01 bound to: 1800 - type: integer 
	Parameter DATARATE_02 bound to: 1800 - type: integer 
	Parameter DATARATE_03 bound to: 1800 - type: integer 
	Parameter DATARATE_04 bound to: 1800 - type: integer 
	Parameter DATARATE_05 bound to: 1800 - type: integer 
	Parameter DATARATE_06 bound to: 1800 - type: integer 
	Parameter DATARATE_07 bound to: 1800 - type: integer 
	Parameter DA_LOCKOUT bound to: FALSE - type: string 
	Parameter IS_APB_0_PCLK_INVERTED bound to: 1'b0 
	Parameter IS_APB_0_PRESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_00_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_00_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_01_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_01_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_02_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_02_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_03_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_03_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_04_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_04_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_05_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_05_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_06_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_06_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_07_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_07_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_08_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_08_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_09_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_09_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_10_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_10_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_11_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_11_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_12_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_12_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_13_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_13_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_14_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_14_ARESET_N_INVERTED bound to: 1'b0 
	Parameter IS_AXI_15_ACLK_INVERTED bound to: 1'b0 
	Parameter IS_AXI_15_ARESET_N_INVERTED bound to: 1'b0 
	Parameter MC_ENABLE_0 bound to: TRUE - type: string 
	Parameter MC_ENABLE_1 bound to: TRUE - type: string 
	Parameter MC_ENABLE_2 bound to: TRUE - type: string 
	Parameter MC_ENABLE_3 bound to: TRUE - type: string 
	Parameter MC_ENABLE_4 bound to: TRUE - type: string 
	Parameter MC_ENABLE_5 bound to: TRUE - type: string 
	Parameter MC_ENABLE_6 bound to: TRUE - type: string 
	Parameter MC_ENABLE_7 bound to: TRUE - type: string 
	Parameter MC_ENABLE_APB bound to: TRUE - type: string 
	Parameter PAGEHIT_PERCENT_00 bound to: 75 - type: integer 
	Parameter PHY_ENABLE_00 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_01 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_02 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_03 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_04 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_05 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_06 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_07 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_08 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_09 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_10 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_11 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_12 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_13 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_14 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_15 bound to: TRUE - type: string 
	Parameter PHY_ENABLE_APB bound to: TRUE - type: string 
	Parameter PHY_PCLK_INVERT_01 bound to: FALSE - type: string 
	Parameter READ_PERCENT_00 bound to: 40 - type: integer 
	Parameter READ_PERCENT_01 bound to: 40 - type: integer 
	Parameter READ_PERCENT_02 bound to: 40 - type: integer 
	Parameter READ_PERCENT_03 bound to: 40 - type: integer 
	Parameter READ_PERCENT_04 bound to: 40 - type: integer 
	Parameter READ_PERCENT_05 bound to: 40 - type: integer 
	Parameter READ_PERCENT_06 bound to: 40 - type: integer 
	Parameter READ_PERCENT_07 bound to: 40 - type: integer 
	Parameter READ_PERCENT_08 bound to: 40 - type: integer 
	Parameter READ_PERCENT_09 bound to: 40 - type: integer 
	Parameter READ_PERCENT_10 bound to: 40 - type: integer 
	Parameter READ_PERCENT_11 bound to: 40 - type: integer 
	Parameter READ_PERCENT_12 bound to: 40 - type: integer 
	Parameter READ_PERCENT_13 bound to: 40 - type: integer 
	Parameter READ_PERCENT_14 bound to: 40 - type: integer 
	Parameter READ_PERCENT_15 bound to: 40 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter STACK_LOCATION bound to: 0 - type: integer 
	Parameter SWITCH_ENABLE bound to: TRUE - type: string 
	Parameter WRITE_PERCENT_00 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_01 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_02 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_03 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_04 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_05 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_06 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_07 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_08 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_09 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_10 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_11 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_12 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_13 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_14 bound to: 40 - type: integer 
	Parameter WRITE_PERCENT_15 bound to: 40 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net AXI_16_DFI_AW_AERR_N in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1446]
WARNING: [Synth 8-3848] Net AXI_16_DFI_CLK_BUF in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1447]
WARNING: [Synth 8-3848] Net AXI_16_DFI_DBI_BYTE_DISABLE in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1448]
WARNING: [Synth 8-3848] Net AXI_16_DFI_DW_RDDATA_DBI in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1449]
WARNING: [Synth 8-3848] Net AXI_16_DFI_DW_RDDATA_DERR in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1450]
WARNING: [Synth 8-3848] Net AXI_16_DFI_DW_RDDATA_VALID in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1451]
WARNING: [Synth 8-3848] Net AXI_16_DFI_INIT_COMPLETE in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1452]
WARNING: [Synth 8-3848] Net AXI_16_DFI_PHYUPD_REQ in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1453]
WARNING: [Synth 8-3848] Net AXI_16_DFI_PHY_LP_STATE in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1454]
WARNING: [Synth 8-3848] Net AXI_16_DFI_RST_N_BUF in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1455]
WARNING: [Synth 8-3848] Net AXI_16_MC_STATUS in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1456]
WARNING: [Synth 8-3848] Net AXI_16_PHY_STATUS in module/entity hbm_top does not have driver. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/98cb/hdl/hbm_v1_0_vl_rfs.sv:1457]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_microblaze_0_2' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_microblaze_0_2/synth/MicroBlaze_HBM_Streams_microblaze_0_2.vhd:59' bound to instance 'microblaze_0' of component 'MicroBlaze_HBM_Streams_microblaze_0_2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:4824]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_microblaze_0_2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_microblaze_0_2/synth/MicroBlaze_HBM_Streams_microblaze_0_2.vhd:137]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 250000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: MicroBlaze_HBM_Streams_microblaze_0_2 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/f871/hdl/microblaze_v11_0_vh_rfs.vhd:163660' bound to instance 'U0' of component 'MicroBlaze' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_microblaze_0_2/synth/MicroBlaze_HBM_Streams_microblaze_0_2.vhd:851]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_microblaze_0_2' (206#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_microblaze_0_2/synth/MicroBlaze_HBM_Streams_microblaze_0_2.vhd:137]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_microblaze_0_axi_periph_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:3139]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_UMDU1S' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:616]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_UMDU1S' (207#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:616]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_189GWQY' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:732]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_auto_pc_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_auto_pc_0/synth/MicroBlaze_HBM_Streams_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'MicroBlaze_HBM_Streams_auto_pc_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:904]
	Parameter C_FAMILY bound to: virtexuplushbm - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_189GWQY' (209#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:732]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_O11A45' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_O11A45' (210#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1AERMCF' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1126]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1AERMCF' (211#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1126]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UXX6DI' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:2154]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UXX6DI' (212#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:2154]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_xbar_2' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_xbar_2/synth/MicroBlaze_HBM_Streams_xbar_2.v:59' bound to instance 'xbar' of component 'MicroBlaze_HBM_Streams_xbar_2' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:3823]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001111000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001111000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000100101000101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001111000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100101000100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000001111000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000100101000101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000001111000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_microblaze_0_axi_periph_1' (216#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:3139]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_19G04XD' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1216]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1/synth/MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1.vhd:59' bound to instance 'dlmb_bram_if_cntlr' of component 'MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1430]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1/synth/MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3141' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1/synth/MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3518]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (217#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (218#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (219#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1' (220#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1/synth/MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_dlmb_v10_1' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_v10_1/synth/MicroBlaze_HBM_Streams_dlmb_v10_1.vhd:59' bound to instance 'dlmb_v10' of component 'MicroBlaze_HBM_Streams_dlmb_v10_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1484]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_dlmb_v10_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_v10_1/synth/MicroBlaze_HBM_Streams_dlmb_v10_1.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_v10_1/synth/MicroBlaze_HBM_Streams_dlmb_v10_1.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/apps/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831' bound to instance 'POR_FF_I' of component 'FDS' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (222#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_dlmb_v10_1' (223#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_v10_1/synth/MicroBlaze_HBM_Streams_dlmb_v10_1.vhd:89]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1/synth/MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1.vhd:59' bound to instance 'ilmb_bram_if_cntlr' of component 'MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1512]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1/synth/MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3141' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1/synth/MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1.vhd:226]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3518]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (223#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (223#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (223#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1' (224#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1/synth/MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_ilmb_v10_1' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_v10_1/synth/MicroBlaze_HBM_Streams_ilmb_v10_1.vhd:59' bound to instance 'ilmb_v10' of component 'MicroBlaze_HBM_Streams_ilmb_v10_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1566]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_ilmb_v10_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_v10_1/synth/MicroBlaze_HBM_Streams_ilmb_v10_1.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_v10_1/synth/MicroBlaze_HBM_Streams_ilmb_v10_1.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_ilmb_v10_1' (225#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_v10_1/synth/MicroBlaze_HBM_Streams_ilmb_v10_1.vhd:89]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_lmb_bram_1' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_lmb_bram_1/synth/MicroBlaze_HBM_Streams_lmb_bram_1.vhd:59' bound to instance 'lmb_bram' of component 'MicroBlaze_HBM_Streams_lmb_bram_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1594]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_lmb_bram_1' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_lmb_bram_1/synth/MicroBlaze_HBM_Streams_lmb_bram_1.vhd:80]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: MicroBlaze_HBM_Streams_lmb_bram_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     24.490494 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_lmb_bram_1/synth/MicroBlaze_HBM_Streams_lmb_bram_1.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_lmb_bram_1' (236#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_lmb_bram_1/synth/MicroBlaze_HBM_Streams_lmb_bram_1.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_19G04XD' (237#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:1216]
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_resetn_inv_0_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_resetn_inv_0_0/synth/MicroBlaze_HBM_Streams_resetn_inv_0_0.v:57' bound to instance 'resetn_inv_0' of component 'MicroBlaze_HBM_Streams_resetn_inv_0_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:5043]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze_HBM_Streams_rst_Clk_100M_0' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_rst_Clk_100M_0/synth/MicroBlaze_HBM_Streams_rst_Clk_100M_0.vhd:59' bound to instance 'rst_Clk_100M' of component 'MicroBlaze_HBM_Streams_rst_Clk_100M_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:5048]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_HBM_Streams_rst_Clk_100M_0' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_rst_Clk_100M_0/synth/MicroBlaze_HBM_Streams_rst_Clk_100M_0.vhd:74]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_rst_Clk_100M_0/synth/MicroBlaze_HBM_Streams_rst_Clk_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/apps/xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78190' bound to instance 'POR_SRL_I' of component 'SRL16' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (240#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (241#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (242#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (243#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (244#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_rst_Clk_100M_0' (245#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_rst_Clk_100M_0/synth/MicroBlaze_HBM_Streams_rst_Clk_100M_0.vhd:74]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams' (246#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/synth/MicroBlaze_HBM_Streams.vhd:3975]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_HBM_Streams_wrapper' (247#1) [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/hdl/MicroBlaze_HBM_Streams_wrapper.vhd:24]
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized6 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design util_vector_logic_v2_0_1_util_vector_logic has unconnected port Op2[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized23 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized23 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized23 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized23 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized23 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized23 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized23 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized22 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized22 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized22 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized22 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized22 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized22 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized22 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized21 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized20 has unconnected port INJECTDBITERR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:02:22 . Memory (MB): peak = 3626.598 ; gain = 748.941 ; free physical = 23304 ; free virtual = 87975
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:02:27 . Memory (MB): peak = 3626.598 ; gain = 748.941 ; free physical = 23394 ; free virtual = 88065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:10 ; elapsed = 00:02:27 . Memory (MB): peak = 3626.598 ; gain = 748.941 ; free physical = 23394 ; free virtual = 88065
---------------------------------------------------------------------------------
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'POR_SRL_I' of module 'SRL16'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.594 ; gain = 0.000 ; free physical = 23220 ; free virtual = 87891
INFO: [Netlist 29-17] Analyzing 1162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_hbm_0_0/hdl/par/hbm_ip.xdc] for cell 'MicroBlaze_HBM_Streams_i/hbm_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3864.312 ; gain = 21.781 ; free physical = 22912 ; free virtual = 87583
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_hbm_0_0/hdl/par/hbm_ip.xdc] for cell 'MicroBlaze_HBM_Streams_i/hbm_0/inst'
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/MicroBlaze_HBM_Streams_axi_dma_0_1.xdc] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/MicroBlaze_HBM_Streams_axi_dma_0_1.xdc] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/MicroBlaze_HBM_Streams_axi_dma_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_traffic_gen_0_0/MicroBlaze_HBM_Streams_axi_traffic_gen_0_0.xdc] for cell 'MicroBlaze_HBM_Streams_i/axi_traffic_gen_0/inst'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_traffic_gen_0_0/MicroBlaze_HBM_Streams_axi_traffic_gen_0_0.xdc] for cell 'MicroBlaze_HBM_Streams_i/axi_traffic_gen_0/inst'
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_rst_Clk_100M_0/MicroBlaze_HBM_Streams_rst_Clk_100M_0_board.xdc] for cell 'MicroBlaze_HBM_Streams_i/rst_Clk_100M/U0'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_rst_Clk_100M_0/MicroBlaze_HBM_Streams_rst_Clk_100M_0_board.xdc] for cell 'MicroBlaze_HBM_Streams_i/rst_Clk_100M/U0'
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_rst_Clk_100M_0/MicroBlaze_HBM_Streams_rst_Clk_100M_0.xdc] for cell 'MicroBlaze_HBM_Streams_i/rst_Clk_100M/U0'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_rst_Clk_100M_0/MicroBlaze_HBM_Streams_rst_Clk_100M_0.xdc] for cell 'MicroBlaze_HBM_Streams_i/rst_Clk_100M/U0'
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_microblaze_0_2/MicroBlaze_HBM_Streams_microblaze_0_2.xdc] for cell 'MicroBlaze_HBM_Streams_i/microblaze_0/U0'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_microblaze_0_2/MicroBlaze_HBM_Streams_microblaze_0_2.xdc] for cell 'MicroBlaze_HBM_Streams_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_microblaze_0_2/MicroBlaze_HBM_Streams_microblaze_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_v10_1/MicroBlaze_HBM_Streams_dlmb_v10_1.xdc] for cell 'MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_dlmb_v10_1/MicroBlaze_HBM_Streams_dlmb_v10_1.xdc] for cell 'MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_v10_1/MicroBlaze_HBM_Streams_ilmb_v10_1.xdc] for cell 'MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_ilmb_v10_1/MicroBlaze_HBM_Streams_ilmb_v10_1.xdc] for cell 'MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_clk_wiz_0_0/MicroBlaze_HBM_Streams_clk_wiz_0_0_board.xdc] for cell 'MicroBlaze_HBM_Streams_i/clk_wiz_0/inst'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_clk_wiz_0_0/MicroBlaze_HBM_Streams_clk_wiz_0_0_board.xdc] for cell 'MicroBlaze_HBM_Streams_i/clk_wiz_0/inst'
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_clk_wiz_0_0/MicroBlaze_HBM_Streams_clk_wiz_0_0.xdc] for cell 'MicroBlaze_HBM_Streams_i/clk_wiz_0/inst'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_clk_wiz_0_0/MicroBlaze_HBM_Streams_clk_wiz_0_0.xdc] for cell 'MicroBlaze_HBM_Streams_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_clk_wiz_0_0/MicroBlaze_HBM_Streams_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/MicroBlaze_HBM_Streams_axi_dma_0_1_clocks.xdc] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0'
Finished Parsing XDC File [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ip/MicroBlaze_HBM_Streams_axi_dma_0_1/MicroBlaze_HBM_Streams_axi_dma_0_1_clocks.xdc] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroBlaze_HBM_Streams_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3888.125 ; gain = 0.000 ; free physical = 22904 ; free virtual = 87576
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 959 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FDR => FDRE: 726 instances
  FDS => FDSE: 3 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 127 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3888.129 ; gain = 0.004 ; free physical = 22904 ; free virtual = 87575
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:49 ; elapsed = 00:03:13 . Memory (MB): peak = 3888.129 ; gain = 1010.473 ; free physical = 23347 ; free virtual = 88018
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:49 ; elapsed = 00:03:13 . Memory (MB): peak = 3888.129 ; gain = 1010.473 ; free physical = 23346 ; free virtual = 88018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/hbm_0/inst. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_dma_0/U0. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_traffic_gen_0/inst. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/rst_Clk_100M/U0. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0/U0. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 93).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 100).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 105).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/clk_wiz_0/inst. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 126).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst. (constraint file  /work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/hbm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_traffic_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/rst_Clk_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/MB_Debug_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/resetn_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst /\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst /\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst /\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_mem_intercon/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER /I_TSTRB_FIFO/\USE_SYNC_FIFO.I_SYNC_FIFO /\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:03:14 . Memory (MB): peak = 3888.129 ; gain = 1010.473 ; free physical = 23344 ; free virtual = 88015
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_WRITE.rst_wvalid_re_reg' into 'GEN_ASYNC_WRITE.bvalid_i_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2485]
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_READ.rst_rvalid_re_reg' into 'GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:2965]
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd:19746]
INFO: [Synth 8-802] inferred FSM for state register 'pntr_cs_reg' in module 'axi_sg_updt_queue'
INFO: [Synth 8-5544] ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:16757]
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/ec2a/hdl/axi_dma_v7_1_vh_rfs.vhd:18893]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5545] ROM "var_ms_strb_index" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1058]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_21_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-4471] merging register 'slv_bvalid_ff_reg' into 'slv_wbusy_ff_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12343]
INFO: [Synth 8-4471] merging register 'slv_rvalid_ff_reg' into 'slv_rbusy_ff_reg' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12342]
INFO: [Synth 8-4471] merging register 'stage_1_comp[1].stage1_data_cmp_reg[1:1]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[2].stage1_data_cmp_reg[2:2]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[3].stage1_data_cmp_reg[3:3]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[4].stage1_data_cmp_reg[4:4]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[5].stage1_data_cmp_reg[5:5]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[6].stage1_data_cmp_reg[6:6]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[7].stage1_data_cmp_reg[7:7]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[8].stage1_data_cmp_reg[8:8]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[9].stage1_data_cmp_reg[9:9]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[10].stage1_data_cmp_reg[10:10]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[11].stage1_data_cmp_reg[11:11]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[12].stage1_data_cmp_reg[12:12]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[13].stage1_data_cmp_reg[13:13]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[14].stage1_data_cmp_reg[14:14]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[15].stage1_data_cmp_reg[15:15]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[16].stage1_data_cmp_reg[16:16]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[17].stage1_data_cmp_reg[17:17]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[18].stage1_data_cmp_reg[18:18]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[19].stage1_data_cmp_reg[19:19]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[20].stage1_data_cmp_reg[20:20]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[21].stage1_data_cmp_reg[21:21]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[22].stage1_data_cmp_reg[22:22]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[23].stage1_data_cmp_reg[23:23]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[24].stage1_data_cmp_reg[24:24]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[25].stage1_data_cmp_reg[25:25]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[26].stage1_data_cmp_reg[26:26]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[27].stage1_data_cmp_reg[27:27]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[28].stage1_data_cmp_reg[28:28]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[29].stage1_data_cmp_reg[29:29]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[30].stage1_data_cmp_reg[30:30]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[31].stage1_data_cmp_reg[31:31]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[32].stage1_data_cmp_reg[32:32]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[33].stage1_data_cmp_reg[33:33]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[34].stage1_data_cmp_reg[34:34]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[35].stage1_data_cmp_reg[35:35]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[36].stage1_data_cmp_reg[36:36]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[37].stage1_data_cmp_reg[37:37]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[38].stage1_data_cmp_reg[38:38]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[39].stage1_data_cmp_reg[39:39]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[40].stage1_data_cmp_reg[40:40]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[41].stage1_data_cmp_reg[41:41]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[42].stage1_data_cmp_reg[42:42]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[43].stage1_data_cmp_reg[43:43]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[44].stage1_data_cmp_reg[44:44]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[45].stage1_data_cmp_reg[45:45]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[46].stage1_data_cmp_reg[46:46]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[47].stage1_data_cmp_reg[47:47]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[48].stage1_data_cmp_reg[48:48]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[49].stage1_data_cmp_reg[49:49]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[50].stage1_data_cmp_reg[50:50]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[51].stage1_data_cmp_reg[51:51]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[52].stage1_data_cmp_reg[52:52]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[53].stage1_data_cmp_reg[53:53]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[54].stage1_data_cmp_reg[54:54]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[55].stage1_data_cmp_reg[55:55]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[56].stage1_data_cmp_reg[56:56]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[57].stage1_data_cmp_reg[57:57]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[58].stage1_data_cmp_reg[58:58]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[59].stage1_data_cmp_reg[59:59]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[60].stage1_data_cmp_reg[60:60]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[61].stage1_data_cmp_reg[61:61]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[62].stage1_data_cmp_reg[62:62]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[63].stage1_data_cmp_reg[63:63]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[64].stage1_data_cmp_reg[64:64]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[65].stage1_data_cmp_reg[65:65]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[66].stage1_data_cmp_reg[66:66]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[67].stage1_data_cmp_reg[67:67]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[68].stage1_data_cmp_reg[68:68]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[69].stage1_data_cmp_reg[69:69]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[70].stage1_data_cmp_reg[70:70]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[71].stage1_data_cmp_reg[71:71]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[72].stage1_data_cmp_reg[72:72]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[73].stage1_data_cmp_reg[73:73]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[74].stage1_data_cmp_reg[74:74]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[75].stage1_data_cmp_reg[75:75]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[76].stage1_data_cmp_reg[76:76]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[77].stage1_data_cmp_reg[77:77]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[78].stage1_data_cmp_reg[78:78]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Synth 8-4471] merging register 'stage_1_comp[79].stage1_data_cmp_reg[79:79]' into 'stage_1_comp[0].stage1_data_cmp_reg[0:0]' [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:13227]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12855]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/dc6c/hdl/axi_traffic_gen_v3_0_rfs.v:12854]
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'hbm_apb_mst'
INFO: [Synth 8-802] inferred FSM for state register 'main_fsm_curr_state_reg' in module 'hbm_temp_rd'
INFO: [Synth 8-802] inferred FSM for state register 'apb_fsm_curr_state_reg' in module 'hbm_temp_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        read_curdesc_lsb |                               01 |                               01
            write_status |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pntr_cs_reg' using encoding 'sequential' in module 'axi_sg_updt_queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=138) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_21_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized2:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "xpm_memory_base__parameterized2:/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "xpm_memory_base__parameterized2:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  C_IDLE |                              001 |                              001
                 C_SETUP |                              010 |                              010
                C_ACCESS |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'hbm_apb_mst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              C_APB_IDLE |                              001 |                              001
             C_APB_SETUP |                              010 |                              010
            C_APB_ACCESS |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'apb_fsm_curr_state_reg' in module 'hbm_temp_rd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  C_IDLE |                           000001 |                           000001
           C_WAIT_INTRVL |                           000010 |                           000010
           C_APB_ACC_REQ |                           000100 |                           000100
     C_SEND_TEMP_ACC_CMD |                           001000 |                           001000
  C_POLL_TEMP_ACC_CMD_ST |                           010000 |                           010000
             C_READ_TEMP |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'main_fsm_curr_state_reg' in module 'hbm_temp_rd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:03:37 . Memory (MB): peak = 3888.129 ; gain = 1010.473 ; free physical = 21651 ; free virtual = 86331
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |axi_datamover_strb_gen2                         |           2|     33039|
|2     |axi_datamover_s2mm_scatter__GC0                 |           1|      9464|
|3     |axi_datamover_s2mm_realign__GC0                 |           1|       128|
|4     |axi_datamover_wrdata_cntl__GC0                  |           1|      1011|
|5     |axi_datamover_s2mm_full_wrap__GC0               |           1|     17265|
|6     |axi_dma__GC0                                    |           1|      7776|
|7     |s00_couplers_imp_198LS4X                        |           1|     20380|
|8     |MicroBlaze_HBM_Streams_axi_mem_intercon_2__GB1  |           1|     25134|
|9     |m00_couplers_imp_196EUS7                        |           1|     10986|
|10    |MicroBlaze_HBM_Streams_clk_wiz_0_0_clk_wiz__GC0 |           1|         2|
|11    |hbm_v1_0_6__GC0                                 |           1|      3790|
|12    |MicroBlaze_HBM_Streams__GC0                     |           1|     19182|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.doutb_reg_reg [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2808]
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0] [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2916]
INFO: [Synth 8-3538] Detected potentially large (wide) register sig_data_skid_reg_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19736]
INFO: [Synth 8-3538] Detected potentially large (wide) register sig_data_reg_out_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19571]
INFO: [Synth 8-3538] Detected potentially large (wide) register skid_buffer_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Synth 8-3538] Detected potentially large (wide) register m_payload_i_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3538] Detected potentially large (wide) register skid_buffer_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Synth 8-3538] Detected potentially large (wide) register m_payload_i_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3538] Detected potentially large (wide) register skid_buffer_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Synth 8-3538] Detected potentially large (wide) register m_payload_i_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3538] Detected potentially large (wide) register skid_buffer_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Synth 8-3538] Detected potentially large (wide) register m_payload_i_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     60 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     16 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 29    
	   4 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 11    
	   4 Input      7 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   4 Input      5 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 26    
	   4 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 6     
	   4 Input      2 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 20    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 218   
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	             1154 Bit    Registers := 2     
	             1153 Bit    Registers := 2     
	             1032 Bit    Registers := 2     
	             1028 Bit    Registers := 6     
	             1024 Bit    Registers := 7     
	              256 Bit    Registers := 5     
	              138 Bit    Registers := 3     
	              129 Bit    Registers := 3     
	              128 Bit    Registers := 9     
	              103 Bit    Registers := 1     
	              100 Bit    Registers := 2     
	               91 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 16    
	               63 Bit    Registers := 4     
	               50 Bit    Registers := 2     
	               38 Bit    Registers := 4     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 17    
	               32 Bit    Registers := 67    
	               26 Bit    Registers := 3     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 9     
	               16 Bit    Registers := 14    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 13    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 300   
	                7 Bit    Registers := 26    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 115   
	                4 Bit    Registers := 84    
	                3 Bit    Registers := 39    
	                2 Bit    Registers := 108   
	                1 Bit    Registers := 1561  
+---RAMs : 
	             144K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1153 Bit        Muxes := 2     
	   2 Input   1032 Bit        Muxes := 1     
	   2 Input   1028 Bit        Muxes := 6     
	   2 Input   1024 Bit        Muxes := 3     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 7     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 10    
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 2     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 1     
	   8 Input     33 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 59    
	  68 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 6     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 11    
	   5 Input     22 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 24    
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 11    
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 6     
	   3 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 300   
	 129 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	  17 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 21    
	   7 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 2     
	  74 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 24    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 31    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 218   
	   4 Input      2 Bit        Muxes := 21    
	   5 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 6     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1243  
	   4 Input      1 Bit        Muxes := 43    
	   3 Input      1 Bit        Muxes := 30    
	   6 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.doutb_reg_reg [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2808]
INFO: [Synth 8-3538] Detected potentially large (wide) register gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0] [/opt/apps/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2916]
INFO: [Synth 8-3538] Detected potentially large (wide) register sig_data_skid_reg_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19736]
INFO: [Synth 8-3538] Detected potentially large (wide) register sig_data_reg_out_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/1e40/hdl/axi_datamover_v5_1_vh_rfs.vhd:19571]
INFO: [Synth 8-3538] Detected potentially large (wide) register skid_buffer_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Synth 8-3538] Detected potentially large (wide) register m_payload_i_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3538] Detected potentially large (wide) register skid_buffer_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Synth 8-3538] Detected potentially large (wide) register m_payload_i_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3538] Detected potentially large (wide) register skid_buffer_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Synth 8-3538] Detected potentially large (wide) register m_payload_i_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3538] Detected potentially large (wide) register skid_buffer_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Synth 8-3538] Detected potentially large (wide) register m_payload_i_reg [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
Hierarchical RTL Component report 
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	 129 Input      8 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              138 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_stbs_set_nodre__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1154 Bit    Registers := 2     
+---RAMs : 
	             144K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             1032 Bit    Registers := 2     
	              129 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   1032 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 27    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register_s2mm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_dma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	  68 Input     32 Bit        Muxes := 1     
	  74 Input      7 Bit        Muxes := 1     
Module axi_sg_ftch_sm 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_ftch_pntr 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_ftch_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_ftch_queue 
Detailed RTL Component Info : 
+---Registers : 
	               91 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module axi_sg_ftch_q_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_updt_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     60 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_updt_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_sg_updt_queue 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module axi_sg_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_sg_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_scc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_rddata_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_sg_mm2s_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_sg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_sg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_sg_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_sg_scc_wr 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_sg_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_sg_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_sg_s2mm_basic_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_sg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 4     
Module axi_dma_s2mm_sm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_s2mm_sg_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_s2mm_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_protocol_converter_v2_1_20_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_20_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_20_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_20_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module rd_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   8 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_20_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module xpm_cdc_async_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module memory__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_20_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_cdc_async_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_protocol_converter_v2_1_20_w_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_20_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 257   
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 261   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 258   
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 643   
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_20_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_20_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             1153 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1153 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	             1028 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_21_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_19_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_21_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_splitter__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_19_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_21_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_addr_decoder__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	             1028 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_addr_decoder__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	             1028 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1028 Bit        Muxes := 2     
Module axi_crossbar_v2_1_21_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module hbm_data_fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module hbm_apb_mst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     22 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 1     
Module hbm_temp_rd 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     24 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 22    
Module hbm_apb_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module MB_Debug_v1_0_S00_AXI_input 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_traffic_gen_v3_0_6_randgen__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module axi_traffic_gen_v3_0_6_randgen 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module axi_traffic_gen_v3_0_6_streaming_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 1     
Module axi_traffic_gen_v3_0_6_asynch_rst_ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_traffic_gen_v3_0_6_asynch_rst_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_traffic_gen_v3_0_6_asynch_rst_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_traffic_gen_v3_0_6_asynch_rst_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 135   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_addr_decoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_21_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_21_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "var_ms_strb_index" won't be mapped to RAM because address size (128) is larger than maximum supported(25)
INFO: [Synth 8-6904] The RAM "MicroBlaze_HBM_Streams_i/axi_dma_0/U0/\GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1 /\I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=138) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "MicroBlaze_HBM_Streams_i/axi_dma_0/U0/\GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1 /\I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=138) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[8]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[9]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[9]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[10]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[10]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[11]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[11]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[12]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[12]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/sig_max_first_increment_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/\GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1 /\sig_max_first_increment_reg[13] )
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[63]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[62]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[61]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[60]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[59]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[58]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[57]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[56]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[55]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[54]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[53]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[52]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[51]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[50]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[49]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[48]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[47]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[46]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[45]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[44]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[43]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[42]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[41]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[40]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[39]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[38]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[37]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[36]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[35]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[34]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[33]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[32]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[31]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[30]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[29]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[28]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[27]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[26]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[25]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[24]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[23]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[22]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[21]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[20]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[19]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[18]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[17]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[16]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[15]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[14]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[13]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[12]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[11]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[10]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[9]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[8]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[7]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[6]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[5]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[4]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[85]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[86]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[87]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[88]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[89]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[90]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[91]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[92]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[93]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[94]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[95]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[96]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[97]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[98]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[99]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[100]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[101]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[102]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[103]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[104]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[105]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[106]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[107]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[108]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[109]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[110]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[111]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[112]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[113]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[114]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Synth 8-3886] merging instance 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[115]' (FDRE) to 'MicroBlaze_HBM_Streams_i/axi_dma_0/U0/GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[64]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/\GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1 /\I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/I_WR_DATA_CNTLi_3/sig_data2wsc_last_err_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_desc_reg0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_interr_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_64_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/hbm_0/inst/i_0/\ONE_STACK.u_hbm_top/ONE_STACK_HBM.u_hbm_temp_rd_0/gen_apb_data_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MicroBlaze_HBM_Streams_i/axi_dma_0/U0/i_0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1] )
INFO: [Synth 8-6904] The RAM "\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GC0 has port s2mm_sts_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GC0 has port s2mm_sts_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GC0 has port s2mm_sts_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GC0 has port s2mm_sts_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GC0 has port s2mm_sts_wlast driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=14) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[79] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover_ibttcc.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module MicroBlaze_HBM_Streams_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module MicroBlaze_HBM_Streams_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module MicroBlaze_HBM_Streams_xbar_3.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module MicroBlaze_HBM_Streams_xbar_3.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:05:25 . Memory (MB): peak = 3888.129 ; gain = 1010.473 ; free physical = 16412 ; free virtual = 81164
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 1154(NO_CHANGE)  | W |   | 128 x 1154(NO_CHANGE)  |   | R | Port A and B     | 1      | 16     |                 | 
|xpm_memory_base__parameterized2:                                                                                                                                          | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 1,1             | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|MicroBlaze_HBM_Streams_i/axi_dma_0/U0/\GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1 /\I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 138             | RAM32M16 x 10	 | 
|\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 14              | RAM32M16 x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                              | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                      | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_WRITE.write_addr_inst /\cmd_queue/inst/fifo_gen_inst                                                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 38              | RAM32M16 x 3	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_READ.read_addr_inst /\cmd_queue/inst/fifo_gen_inst                                                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 38              | RAM32M16 x 3	  | 
|auto_pc/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1	  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |axi_datamover_strb_gen2                         |           2|       579|
|2     |axi_datamover_s2mm_scatter__GC0                 |           1|      8372|
|3     |axi_datamover_s2mm_realign__GC0                 |           1|       131|
|4     |axi_datamover_wrdata_cntl__GC0                  |           1|      1003|
|5     |axi_datamover_s2mm_full_wrap__GC0               |           1|     21914|
|6     |axi_dma__GC0                                    |           1|      3932|
|7     |s00_couplers_imp_198LS4X                        |           1|     19041|
|8     |MicroBlaze_HBM_Streams_axi_mem_intercon_2__GB1  |           1|     16664|
|9     |m00_couplers_imp_196EUS7                        |           1|      8144|
|10    |MicroBlaze_HBM_Streams_clk_wiz_0_0_clk_wiz__GC0 |           1|         2|
|11    |hbm_v1_0_6__GC0                                 |           1|      1975|
|12    |MicroBlaze_HBM_Streams__GC0                     |           1|      8339|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'MicroBlaze_HBM_Streams_i/hbm_0/inst/HBM_REF_CLK_0' to pin 'clkout1_buf/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:35 ; elapsed = 00:07:36 . Memory (MB): peak = 3888.129 ; gain = 1010.473 ; free physical = 15871 ; free virtual = 80676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (211.0/oG.CP 500.0ps)
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5556] The block RAM "MicroBlaze_HBM_Streams_i/hbm_0/inst/i_0/\ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "MicroBlaze_HBM_Streams_i/hbm_0/inst/i_0/\ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 14 for RAM "MicroBlaze_HBM_Streams_i/hbm_0/inst/i_0/\ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:42 ; elapsed = 00:08:46 . Memory (MB): peak = 4211.121 ; gain = 1333.465 ; free physical = 15505 ; free virtual = 80312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 1154(NO_CHANGE)  | W |   | 128 x 1154(NO_CHANGE)  |   | R | Port A and B     | 1      | 16     |                 | 
|MicroBlaze_HBM_Streams_i/hbm_0/inst/i_0/\ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst                                                   | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 1,1             | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|MicroBlaze_HBM_Streams_i/axi_dma_0/U0/\GEN_INCLUDE_SCATTER.I_S2MM_SCATTERi_1 /\I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 138             | RAM32M16 x 10	 | 
|\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                       | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 14              | RAM32M16 x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                              | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst                                                      | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1	  | 
|auto_ds/inst/\gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst /\USE_READ.read_addr_inst /\cmd_queue/inst/fifo_gen_inst                                                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 38              | RAM32M16 x 3	  | 
|auto_pc/\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst                                                                                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M16 x 1	  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |axi_datamover_strb_gen2                         |           1|       579|
|2     |axi_datamover_s2mm_scatter__GC0                 |           1|      8372|
|3     |axi_datamover_s2mm_realign__GC0                 |           1|       129|
|4     |axi_datamover_wrdata_cntl__GC0                  |           1|       984|
|5     |axi_datamover_s2mm_full_wrap__GC0               |           1|     21545|
|6     |axi_dma__GC0                                    |           1|      3932|
|7     |s00_couplers_imp_198LS4X                        |           1|     19041|
|8     |MicroBlaze_HBM_Streams_axi_mem_intercon_2__GB1  |           1|     16756|
|9     |m00_couplers_imp_196EUS7                        |           1|      8145|
|10    |MicroBlaze_HBM_Streams_clk_wiz_0_0_clk_wiz__GC0 |           1|         2|
|11    |hbm_v1_0_6__GC0                                 |           1|      1975|
|12    |MicroBlaze_HBM_Streams__GC0                     |           1|      8339|
|13    |axi_datamover_strb_gen2__1                      |           1|       537|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance MicroBlaze_HBM_Streams_i/hbm_0/inst/i_0/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MicroBlaze_HBM_Streams_i/hbm_0/inst/i_0/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:29 ; elapsed = 00:11:27 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 13731 ; free virtual = 78551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |axi_datamover_strb_gen2                         |           1|       214|
|2     |axi_datamover_s2mm_scatter__GC0                 |           1|      5015|
|3     |axi_datamover_s2mm_realign__GC0                 |           1|        52|
|4     |axi_datamover_wrdata_cntl__GC0                  |           1|       412|
|5     |axi_datamover_s2mm_full_wrap__GC0               |           1|     12054|
|6     |axi_dma__GC0                                    |           1|      2532|
|7     |s00_couplers_imp_198LS4X                        |           1|      9537|
|8     |MicroBlaze_HBM_Streams_axi_mem_intercon_2__GB1  |           1|      5817|
|9     |m00_couplers_imp_196EUS7                        |           1|      4733|
|10    |MicroBlaze_HBM_Streams_clk_wiz_0_0_clk_wiz__GC0 |           1|         2|
|11    |hbm_v1_0_6__GC0                                 |           1|      1070|
|12    |MicroBlaze_HBM_Streams__GC0                     |           1|      4866|
|13    |axi_datamover_strb_gen2__1                      |           1|       172|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance MicroBlaze_HBM_Streams_i/hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MicroBlaze_HBM_Streams_i/hbm_0/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.xpm_memory_spram_inst_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin ONE_STACK.u_hbm_top/sl_oport1_inferred:in0[0] to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.srcs/sources_1/bd/MicroBlaze_HBM_Streams/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1734]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:49 ; elapsed = 00:11:48 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 13831 ; free virtual = 78735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:49 ; elapsed = 00:11:48 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 13831 ; free virtual = 78736
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:57 ; elapsed = 00:11:56 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 13821 ; free virtual = 78726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:57 ; elapsed = 00:11:56 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 13821 ; free virtual = 78725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:02 ; elapsed = 00:12:01 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 13820 ; free virtual = 78725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:02 ; elapsed = 00:12:02 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 13820 ; free virtual = 78725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_4 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[2]                       | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[2]                       | 7      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[5]                       | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]                       | 21     | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]                       | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]                       | 91     | 91         | 91     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3]                       | 280    | 280        | 280    | 0       | 0      | 0      | 0      | 
|dsrl__7     | USE_RTL_FIFO.data_srl_reg[31]                  | 50     | 50         | 0      | 50      | 0      | 0      | 0      | 
|dsrl__8     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__9     | PC_Buffer_reg[3]                               | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__10    | ibuffer_reg[3]                                 | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |AND2B1L            |     1|
|2     |BUFG               |     2|
|3     |CARRY8             |    69|
|4     |HBM_ONE_STACK_INTF |     1|
|5     |LUT1               |   265|
|6     |LUT2               |  1626|
|7     |LUT3               |  9564|
|8     |LUT4               |  2386|
|9     |LUT5               |  2672|
|10    |LUT6               |  3464|
|11    |LUT6_2             |    64|
|12    |MULT_AND           |     1|
|13    |MUXCY_L            |    93|
|14    |MUXF7              |   172|
|15    |MUXF8              |    32|
|16    |PLLE4_ADV          |     1|
|17    |RAM32M             |    16|
|18    |RAM32M16           |    21|
|19    |RAM32X1D           |     1|
|20    |RAMB18E2_1         |     1|
|21    |RAMB36E2_3         |    32|
|22    |RAMB36E2_4         |     1|
|23    |RAMB36E2_5         |     1|
|24    |RAMB36E2_6         |    16|
|25    |SRL16              |     1|
|26    |SRL16E             |   179|
|27    |SRLC32E            |   100|
|28    |XORCY              |    62|
|29    |FDCE               |   595|
|30    |FDPE               |    84|
|31    |FDR                |   352|
|32    |FDRE               | 24326|
|33    |FDS                |     3|
|34    |FDSE               |   312|
|35    |IBUF               |     4|
|36    |IBUFDS             |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                              |Module                                                                |Cells |
+------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                   |                                                                      | 46521|
|2     |  MicroBlaze_HBM_Streams_i                                                            |MicroBlaze_HBM_Streams                                                | 46518|
|3     |    axi_dma_0                                                                         |MicroBlaze_HBM_Streams_axi_dma_0_1                                    | 20455|
|4     |      U0                                                                              |axi_dma                                                               | 20455|
|5     |        \GEN_SG_ENGINE.I_SG_ENGINE                                                    |axi_sg                                                                |  1519|
|6     |          \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                           |axi_sg_updt_mngr                                                      |   162|
|7     |            I_UPDT_CMDSTS_IF                                                          |axi_sg_updt_cmdsts_if                                                 |    13|
|8     |            I_UPDT_SG                                                                 |axi_sg_updt_sm                                                        |   149|
|9     |          \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                          |axi_sg_updt_q_mngr                                                    |   186|
|10    |            \GEN_QUEUE.I_UPDT_DESC_QUEUE                                              |axi_sg_updt_queue                                                     |   186|
|11    |          \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                        |axi_sg_intrpt                                                         |    67|
|12    |          I_SG_AXI_DATAMOVER                                                          |axi_sg_datamover                                                      |   390|
|13    |            \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                      |axi_sg_mm2s_basic_wrap                                                |   143|
|14    |              I_ADDR_CNTL                                                             |axi_sg_addr_cntl                                                      |    38|
|15    |              I_CMD_STATUS                                                            |axi_sg_cmd_status_584                                                 |    47|
|16    |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |axi_sg_fifo__parameterized0_585                                       |    12|
|17    |                I_CMD_FIFO                                                            |axi_sg_fifo_586                                                       |    35|
|18    |              I_MSTR_SCC                                                              |axi_sg_scc                                                            |    34|
|19    |              I_RD_DATA_CNTL                                                          |axi_sg_rddata_cntl                                                    |    11|
|20    |              I_RD_STATUS_CNTLR                                                       |axi_sg_rd_status_cntl                                                 |     9|
|21    |              I_RESET                                                                 |axi_sg_reset                                                          |     4|
|22    |            \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                      |axi_sg_s2mm_basic_wrap                                                |   247|
|23    |              I_ADDR_CNTL                                                             |axi_sg_addr_cntl__parameterized0                                      |    39|
|24    |              I_CMD_STATUS                                                            |axi_sg_cmd_status                                                     |    55|
|25    |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |axi_sg_fifo__parameterized0                                           |    14|
|26    |                I_CMD_FIFO                                                            |axi_sg_fifo                                                           |    41|
|27    |              I_MSTR_SCC                                                              |axi_sg_scc_wr                                                         |    36|
|28    |              I_WR_DATA_CNTL                                                          |axi_sg_wrdata_cntl                                                    |    61|
|29    |              I_WR_STATUS_CNTLR                                                       |axi_sg_wr_status_cntl                                                 |    56|
|30    |                \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                           |axi_sg_fifo__parameterized2                                           |    24|
|31    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f__parameterized0                                            |    21|
|32    |                    I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f__parameterized0                                        |    21|
|33    |                      CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_583                                             |     7|
|34    |                      DYNSHREG_F_I                                                    |dynshreg_f__parameterized0                                            |    12|
|35    |                I_WRESP_STATUS_FIFO                                                   |axi_sg_fifo__parameterized1                                           |    17|
|36    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                           |srl_fifo_f                                                            |    14|
|37    |                    I_SRL_FIFO_RBU_F                                                  |srl_fifo_rbu_f                                                        |    14|
|38    |                      CNTR_INCR_DECR_ADDN_F_I                                         |cntr_incr_decr_addn_f_582                                             |     7|
|39    |                      DYNSHREG_F_I                                                    |dynshreg_f                                                            |     5|
|40    |          I_SG_FETCH_MNGR                                                             |axi_sg_ftch_mngr                                                      |   230|
|41    |            I_FTCH_CMDSTS_IF                                                          |axi_sg_ftch_cmdsts_if                                                 |    20|
|42    |            I_FTCH_PNTR_MNGR                                                          |axi_sg_ftch_pntr                                                      |    67|
|43    |            I_FTCH_SG                                                                 |axi_sg_ftch_sm                                                        |   143|
|44    |          I_SG_FETCH_QUEUE                                                            |axi_sg_ftch_q_mngr                                                    |   426|
|45    |            \GEN_QUEUE.FTCH_QUEUE_I                                                   |axi_sg_ftch_queue                                                     |   279|
|46    |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                               |axi_dma_s2mm_mngr                                                     |   150|
|47    |          \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                  |axi_dma_s2mm_sg_if                                                    |   105|
|48    |          \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                     |axi_dma_s2mm_sm                                                       |     9|
|49    |          \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                         |axi_dma_s2mm_cmdsts_if                                                |    29|
|50    |          \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                       |axi_dma_s2mm_sts_mngr                                                 |     4|
|51    |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                             |axi_dma_sofeof_gen                                                    |    14|
|52    |        I_AXI_DMA_REG_MODULE                                                          |axi_dma_reg_module                                                    |   773|
|53    |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                              |axi_dma_lite_if                                                       |   408|
|54    |            \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                      |cdc_sync__parameterized3                                              |     5|
|55    |            \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                       |cdc_sync__parameterized4                                              |   128|
|56    |            \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                        |cdc_sync__parameterized2                                              |    40|
|57    |            \GEN_ASYNC_WRITE.AWVLD_CDC_TO                                             |cdc_sync_578                                                          |     5|
|58    |            \GEN_ASYNC_WRITE.REG2_WREADY                                              |cdc_sync_579                                                          |     6|
|59    |            \GEN_ASYNC_WRITE.REG3_WREADY                                              |cdc_sync_580                                                          |     5|
|60    |            \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                       |cdc_sync__parameterized0                                              |    13|
|61    |            \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                      |cdc_sync__parameterized1                                              |    37|
|62    |            \GEN_ASYNC_WRITE.WVLD_CDC_TO                                              |cdc_sync_581                                                          |     5|
|63    |          \GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                    |cdc_sync_577                                                          |     4|
|64    |          \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                     |axi_dma_register_s2mm                                                 |   359|
|65    |        I_PRMRY_DATAMOVER                                                             |axi_datamover                                                         | 17935|
|66    |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                          |axi_datamover_s2mm_full_wrap                                          | 17935|
|67    |            \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                    |axi_datamover_skid_buf                                                |  3602|
|68    |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                      |axi_datamover_indet_btt                                               |  4090|
|69    |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                  |axi_datamover_skid_buf__parameterized0                                |  3488|
|70    |              I_DATA_FIFO                                                             |axi_datamover_sfifo_autord__parameterized1                            |   351|
|71    |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                          |sync_fifo_fg__parameterized1                                          |   351|
|72    |                  \xpm_fifo_instance.xpm_fifo_sync_inst                               |xpm_fifo_sync__parameterized3                                         |   236|
|73    |                    xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1                                         |   236|
|74    |                      \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized1                                       |    17|
|75    |                      \gen_fwft.rdpp1_inst                                            |xpm_counter_updn__parameterized1_572                                  |     8|
|76    |                      rdp_inst                                                        |xpm_counter_updn__parameterized6                                      |    49|
|77    |                      rdpp1_inst                                                      |xpm_counter_updn__parameterized7                                      |    18|
|78    |                      rst_d1_inst                                                     |xpm_fifo_reg_bit_573                                                  |    12|
|79    |                      wrp_inst                                                        |xpm_counter_updn__parameterized6_574                                  |    25|
|80    |                      wrpp1_inst                                                      |xpm_counter_updn__parameterized7_575                                  |    24|
|81    |                      wrpp2_inst                                                      |xpm_counter_updn__parameterized5                                      |    19|
|82    |                      xpm_fifo_rst_inst                                               |xpm_fifo_rst_576                                                      |    11|
|83    |              I_XD_FIFO                                                               |axi_datamover_sfifo_autord__parameterized0                            |   210|
|84    |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                      |sync_fifo_fg__parameterized0                                          |   210|
|85    |                  \xpm_fifo_instance.xpm_fifo_sync_inst                               |xpm_fifo_sync__parameterized1                                         |   176|
|86    |                    xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized0                                         |   176|
|87    |                      \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized0                                       |    29|
|88    |                      \gen_fwft.rdpp1_inst                                            |xpm_counter_updn__parameterized1_564                                  |     9|
|89    |                      rdp_inst                                                        |xpm_counter_updn__parameterized2_565                                  |    17|
|90    |                      rdpp1_inst                                                      |xpm_counter_updn__parameterized3_566                                  |    10|
|91    |                      rst_d1_inst                                                     |xpm_fifo_reg_bit_567                                                  |    13|
|92    |                      wrp_inst                                                        |xpm_counter_updn__parameterized2_568                                  |    22|
|93    |                      wrpp1_inst                                                      |xpm_counter_updn__parameterized3_569                                  |    12|
|94    |                      wrpp2_inst                                                      |xpm_counter_updn__parameterized0_570                                  |    11|
|95    |                      xpm_fifo_rst_inst                                               |xpm_fifo_rst_571                                                      |    11|
|96    |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                    |axi_datamover_ibttcc                                                  |   484|
|97    |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                   |axi_datamover_s2mm_realign                                            |  5378|
|98    |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                     |axi_datamover_s2mm_scatter                                            |  5328|
|99    |                I_MSSAI_SKID_BUF                                                      |axi_datamover_mssai_skid_buf                                          |  4126|
|100   |                I_SCATTER_STROBE_GEN                                                  |axi_datamover_strb_gen2_561                                           |     5|
|101   |                I_TSTRB_FIFO                                                          |axi_datamover_fifo__parameterized4                                    |   682|
|102   |                  \USE_SYNC_FIFO.I_SYNC_FIFO                                          |axi_datamover_sfifo_autord                                            |   676|
|103   |                    \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                  |sync_fifo_fg                                                          |   676|
|104   |                      \xpm_fifo_instance.xpm_fifo_sync_inst                           |xpm_fifo_sync                                                         |   433|
|105   |                        xpm_fifo_base_inst                                            |xpm_fifo_base                                                         |   433|
|106   |                          \gen_sdpram.xpm_memory_base_inst                            |xpm_memory_base                                                       |   286|
|107   |                          \gen_fwft.rdpp1_inst                                        |xpm_counter_updn__parameterized1                                      |     9|
|108   |                          rdp_inst                                                    |xpm_counter_updn__parameterized2                                      |    17|
|109   |                          rdpp1_inst                                                  |xpm_counter_updn__parameterized3                                      |    10|
|110   |                          rst_d1_inst                                                 |xpm_fifo_reg_bit                                                      |    13|
|111   |                          wrp_inst                                                    |xpm_counter_updn__parameterized2_562                                  |    22|
|112   |                          wrpp1_inst                                                  |xpm_counter_updn__parameterized3_563                                  |    12|
|113   |                          wrpp2_inst                                                  |xpm_counter_updn__parameterized0                                      |    11|
|114   |                          xpm_fifo_rst_inst                                           |xpm_fifo_rst                                                          |    11|
|115   |                SLICE_INSERTION                                                       |axi_datamover_slice                                                   |   388|
|116   |              I_DRE_CNTL_FIFO                                                         |axi_datamover_fifo__parameterized3                                    |    43|
|117   |                \USE_SRL_FIFO.I_SYNC_FIFO                                             |srl_fifo_f__parameterized3                                            |    37|
|118   |                  I_SRL_FIFO_RBU_F                                                    |srl_fifo_rbu_f__parameterized3                                        |    37|
|119   |                    CNTR_INCR_DECR_ADDN_F_I                                           |cntr_incr_decr_addn_f_560                                             |     9|
|120   |                    DYNSHREG_F_I                                                      |dynshreg_f__parameterized3                                            |    27|
|121   |            I_ADDR_CNTL                                                               |axi_datamover_addr_cntl                                               |   110|
|122   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                         |axi_datamover_fifo__parameterized5                                    |    61|
|123   |                \USE_SRL_FIFO.I_SYNC_FIFO                                             |srl_fifo_f__parameterized4                                            |    55|
|124   |                  I_SRL_FIFO_RBU_F                                                    |srl_fifo_rbu_f__parameterized4                                        |    55|
|125   |                    CNTR_INCR_DECR_ADDN_F_I                                           |cntr_incr_decr_addn_f_559                                             |     8|
|126   |                    DYNSHREG_F_I                                                      |dynshreg_f__parameterized4                                            |    45|
|127   |            I_CMD_STATUS                                                              |axi_datamover_cmd_status                                              |   100|
|128   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                     |axi_datamover_fifo__parameterized0                                    |    42|
|129   |              I_CMD_FIFO                                                              |axi_datamover_fifo                                                    |    58|
|130   |            I_RESET                                                                   |axi_datamover_reset                                                   |    10|
|131   |            I_S2MM_MMAP_SKID_BUF                                                      |axi_datamover_skid2mm_buf                                             |  3466|
|132   |            I_WR_DATA_CNTL                                                            |axi_datamover_wrdata_cntl                                             |   587|
|133   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                    |axi_datamover_fifo__parameterized6                                    |   114|
|134   |                \USE_SRL_FIFO.I_SYNC_FIFO                                             |srl_fifo_f__parameterized5                                            |   108|
|135   |                  I_SRL_FIFO_RBU_F                                                    |srl_fifo_rbu_f__parameterized5                                        |   108|
|136   |                    CNTR_INCR_DECR_ADDN_F_I                                           |cntr_incr_decr_addn_f                                                 |    23|
|137   |                    DYNSHREG_F_I                                                      |dynshreg_f__parameterized5                                            |    83|
|138   |              \GEN_INDET_BTT.I_STRT_STRB_GEN                                          |axi_datamover_strb_gen2                                               |   113|
|139   |            I_WR_STATUS_CNTLR                                                         |axi_datamover_wr_status_cntl                                          |   108|
|140   |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                        |axi_datamover_fifo__parameterized2                                    |    41|
|141   |                \USE_SRL_FIFO.I_SYNC_FIFO                                             |srl_fifo_f__parameterized2                                            |    38|
|142   |                  I_SRL_FIFO_RBU_F                                                    |srl_fifo_rbu_f__parameterized2                                        |    38|
|143   |                    CNTR_INCR_DECR_ADDN_F_I                                           |cntr_incr_decr_addn_f__parameterized0_558                             |    10|
|144   |                    DYNSHREG_F_I                                                      |dynshreg_f__parameterized2                                            |    26|
|145   |              I_WRESP_STATUS_FIFO                                                     |axi_datamover_fifo__parameterized1                                    |    28|
|146   |                \USE_SRL_FIFO.I_SYNC_FIFO                                             |srl_fifo_f__parameterized1                                            |    21|
|147   |                  I_SRL_FIFO_RBU_F                                                    |srl_fifo_rbu_f__parameterized1                                        |    21|
|148   |                    CNTR_INCR_DECR_ADDN_F_I                                           |cntr_incr_decr_addn_f__parameterized0                                 |    10|
|149   |                    DYNSHREG_F_I                                                      |dynshreg_f__parameterized1                                            |     4|
|150   |        I_RST_MODULE                                                                  |axi_dma_rst_module                                                    |    64|
|151   |          \GEN_RESET_FOR_S2MM.RESET_I                                                 |axi_dma_reset                                                         |    52|
|152   |            \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                   |cdc_sync_555                                                          |     4|
|153   |            \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                        |cdc_sync_556                                                          |     5|
|154   |            \GEN_ASYNC_RESET.REG_RESET_OUT                                            |cdc_sync_557                                                          |     5|
|155   |          REG_HRD_RST                                                                 |cdc_sync                                                              |     4|
|156   |          REG_HRD_RST_OUT                                                             |cdc_sync_554                                                          |     4|
|157   |    axi_mem_intercon                                                                  |MicroBlaze_HBM_Streams_axi_mem_intercon_2                             | 20175|
|158   |      xbar                                                                            |MicroBlaze_HBM_Streams_xbar_3                                         |  5824|
|159   |        inst                                                                          |axi_crossbar_v2_1_21_axi_crossbar                                     |  5824|
|160   |          \gen_samd.crossbar_samd                                                     |axi_crossbar_v2_1_21_crossbar                                         |  5824|
|161   |            addr_arbiter_ar                                                           |axi_crossbar_v2_1_21_addr_arbiter                                     |    91|
|162   |            addr_arbiter_aw                                                           |axi_crossbar_v2_1_21_addr_arbiter_542                                 |   174|
|163   |            \gen_decerr_slave.decerr_slave_inst                                       |axi_crossbar_v2_1_21_decerr_slave                                     |    42|
|164   |            \gen_master_slots[0].gen_mi_write.wdata_mux_w                             |axi_crossbar_v2_1_21_wdata_mux                                        |  1176|
|165   |              \gen_wmux.wmux_aw_fifo                                                  |axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0               |  1176|
|166   |                \gen_srls[0].gen_rep[0].srl_nx1                                       |axi_data_fifo_v2_1_19_ndeep_srl_553                                   |     5|
|167   |            \gen_master_slots[0].reg_slice_mi                                         |axi_register_slice_v2_1_20_axi_register_slice__parameterized1         |  4136|
|168   |              \b.b_pipe                                                               |axi_register_slice_v2_1_20_axic_register_slice__parameterized7_551    |    17|
|169   |              \r.r_pipe                                                               |axi_register_slice_v2_1_20_axic_register_slice__parameterized8_552    |  4119|
|170   |            \gen_master_slots[1].gen_mi_write.wdata_mux_w                             |axi_crossbar_v2_1_21_wdata_mux__parameterized0                        |    26|
|171   |              \gen_wmux.wmux_aw_fifo                                                  |axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1               |    26|
|172   |                \gen_srls[0].gen_rep[0].srl_nx1                                       |axi_data_fifo_v2_1_19_ndeep_srl_550                                   |     5|
|173   |            \gen_master_slots[1].reg_slice_mi                                         |axi_register_slice_v2_1_20_axi_register_slice__parameterized1_543     |    17|
|174   |              \b.b_pipe                                                               |axi_register_slice_v2_1_20_axic_register_slice__parameterized7        |     9|
|175   |              \r.r_pipe                                                               |axi_register_slice_v2_1_20_axic_register_slice__parameterized8        |     8|
|176   |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                          |axi_crossbar_v2_1_21_si_transactor                                    |    32|
|177   |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                         |axi_crossbar_v2_1_21_si_transactor__parameterized0                    |    20|
|178   |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                           |axi_crossbar_v2_1_21_splitter_544                                     |     9|
|179   |            \gen_slave_slots[0].gen_si_write.wdata_router_w                           |axi_crossbar_v2_1_21_wdata_router                                     |    29|
|180   |              wrouter_aw_fifo                                                         |axi_data_fifo_v2_1_19_axic_reg_srl_fifo_548                           |    29|
|181   |                \gen_srls[0].gen_rep[0].srl_nx1                                       |axi_data_fifo_v2_1_19_ndeep_srl_549                                   |     4|
|182   |            \gen_slave_slots[1].gen_si_write.si_transactor_aw                         |axi_crossbar_v2_1_21_si_transactor__parameterized1                    |    20|
|183   |            \gen_slave_slots[1].gen_si_write.splitter_aw_si                           |axi_crossbar_v2_1_21_splitter_545                                     |     9|
|184   |            \gen_slave_slots[1].gen_si_write.wdata_router_w                           |axi_crossbar_v2_1_21_wdata_router_546                                 |    30|
|185   |              wrouter_aw_fifo                                                         |axi_data_fifo_v2_1_19_axic_reg_srl_fifo                               |    30|
|186   |                \gen_srls[0].gen_rep[0].srl_nx1                                       |axi_data_fifo_v2_1_19_ndeep_srl                                       |     5|
|187   |            splitter_aw_mi                                                            |axi_crossbar_v2_1_21_splitter_547                                     |     4|
|188   |      m00_couplers                                                                    |m00_couplers_imp_196EUS7                                              |  4808|
|189   |        auto_ds                                                                       |MicroBlaze_HBM_Streams_auto_ds_0                                      |  4630|
|190   |          inst                                                                        |axi_dwidth_converter_v2_1_20_top                                      |  4630|
|191   |            \gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                |axi_dwidth_converter_v2_1_20_axi_downsizer                            |  3884|
|192   |              \USE_READ.read_addr_inst                                                |axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0              |   666|
|193   |                cmd_queue                                                             |axi_data_fifo_v2_1_19_axic_fifo__parameterized2                       |   231|
|194   |                  inst                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized2                        |   231|
|195   |                    fifo_gen_inst                                                     |fifo_generator_v13_2_5__parameterized2                                |   154|
|196   |                      inst_fifo_gen                                                   |fifo_generator_v13_2_5_synth__parameterized2                          |   154|
|197   |                        \gconvfifo.rf                                                 |fifo_generator_top__parameterized2                                    |   154|
|198   |                          \grf.rf                                                     |fifo_generator_ramfifo__parameterized2                                |   154|
|199   |                            \gntv_or_sync_fifo.gl0.rd                                 |rd_logic_533                                                          |    32|
|200   |                              \gr1.gr1_int.rfwft                                      |rd_fwft_539                                                           |    15|
|201   |                              \grss.rsts                                              |rd_status_flags_ss_540                                                |     2|
|202   |                              rpntr                                                   |rd_bin_cntr_541                                                       |    15|
|203   |                            \gntv_or_sync_fifo.gl0.wr                                 |wr_logic_534                                                          |    28|
|204   |                              \gwss.wsts                                              |wr_status_flags_ss_537                                                |     5|
|205   |                              wpntr                                                   |wr_bin_cntr_538                                                       |    23|
|206   |                            \gntv_or_sync_fifo.mem                                    |memory__parameterized2_535                                            |    79|
|207   |                              \gdm.dm_gen.dm                                          |dmem__parameterized2_536                                              |    41|
|208   |                            rstblk                                                    |reset_blk_ramfifo__xdcDup__6                                          |    15|
|209   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |xpm_cdc_async_rst__8                                                  |     2|
|210   |              \USE_READ.read_data_inst                                                |axi_dwidth_converter_v2_1_20_r_downsizer                              |  2102|
|211   |              \USE_WRITE.USE_SPLIT.write_resp_inst                                    |axi_dwidth_converter_v2_1_20_b_downsizer                              |    33|
|212   |              \USE_WRITE.write_addr_inst                                              |axi_dwidth_converter_v2_1_20_a_downsizer                              |   752|
|213   |                \USE_B_CHANNEL.cmd_b_queue                                            |axi_data_fifo_v2_1_19_axic_fifo__parameterized1                       |   126|
|214   |                  inst                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized1                        |   126|
|215   |                    fifo_gen_inst                                                     |fifo_generator_v13_2_5__parameterized1                                |    94|
|216   |                      inst_fifo_gen                                                   |fifo_generator_v13_2_5_synth__parameterized1                          |    94|
|217   |                        \gconvfifo.rf                                                 |fifo_generator_top__parameterized1                                    |    94|
|218   |                          \grf.rf                                                     |fifo_generator_ramfifo__parameterized1                                |    94|
|219   |                            \gntv_or_sync_fifo.gl0.rd                                 |rd_logic_526                                                          |    32|
|220   |                              \gr1.gr1_int.rfwft                                      |rd_fwft_530                                                           |    15|
|221   |                              \grss.rsts                                              |rd_status_flags_ss_531                                                |     2|
|222   |                              rpntr                                                   |rd_bin_cntr_532                                                       |    15|
|223   |                            \gntv_or_sync_fifo.gl0.wr                                 |wr_logic_527                                                          |    28|
|224   |                              \gwss.wsts                                              |wr_status_flags_ss_528                                                |     5|
|225   |                              wpntr                                                   |wr_bin_cntr_529                                                       |    23|
|226   |                            \gntv_or_sync_fifo.mem                                    |memory__parameterized1                                                |    19|
|227   |                              \gdm.dm_gen.dm                                          |dmem__parameterized1                                                  |    10|
|228   |                            rstblk                                                    |reset_blk_ramfifo__xdcDup__4                                          |    15|
|229   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |xpm_cdc_async_rst__10                                                 |     2|
|230   |                cmd_queue                                                             |axi_data_fifo_v2_1_19_axic_fifo__parameterized2__xdcDup__1            |   191|
|231   |                  inst                                                                |axi_data_fifo_v2_1_19_fifo_gen__parameterized2__xdcDup__1             |   191|
|232   |                    fifo_gen_inst                                                     |fifo_generator_v13_2_5__parameterized2__xdcDup__1                     |   152|
|233   |                      inst_fifo_gen                                                   |fifo_generator_v13_2_5_synth__parameterized2__xdcDup__1               |   152|
|234   |                        \gconvfifo.rf                                                 |fifo_generator_top__parameterized2__xdcDup__1                         |   152|
|235   |                          \grf.rf                                                     |fifo_generator_ramfifo__parameterized2__xdcDup__1                     |   152|
|236   |                            \gntv_or_sync_fifo.gl0.rd                                 |rd_logic_519                                                          |    32|
|237   |                              \gr1.gr1_int.rfwft                                      |rd_fwft_523                                                           |    15|
|238   |                              \grss.rsts                                              |rd_status_flags_ss_524                                                |     2|
|239   |                              rpntr                                                   |rd_bin_cntr_525                                                       |    15|
|240   |                            \gntv_or_sync_fifo.gl0.wr                                 |wr_logic_520                                                          |    28|
|241   |                              \gwss.wsts                                              |wr_status_flags_ss_521                                                |     5|
|242   |                              wpntr                                                   |wr_bin_cntr_522                                                       |    23|
|243   |                            \gntv_or_sync_fifo.mem                                    |memory__parameterized2                                                |    77|
|244   |                              \gdm.dm_gen.dm                                          |dmem__parameterized2                                                  |    40|
|245   |                            rstblk                                                    |reset_blk_ramfifo__xdcDup__5                                          |    15|
|246   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |xpm_cdc_async_rst__9                                                  |     2|
|247   |              \USE_WRITE.write_data_inst                                              |axi_dwidth_converter_v2_1_20_w_downsizer                              |   331|
|248   |            \gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst        |axi_protocol_converter_v2_1_20_axi_protocol_converter                 |   746|
|249   |              \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_20_axi3_conv                              |   746|
|250   |                \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0            |   306|
|251   |                  \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_19_axic_fifo__parameterized0                       |    89|
|252   |                    inst                                                              |axi_data_fifo_v2_1_19_fifo_gen__parameterized0                        |    89|
|253   |                      fifo_gen_inst                                                   |fifo_generator_v13_2_5__parameterized0                                |    78|
|254   |                        inst_fifo_gen                                                 |fifo_generator_v13_2_5_synth__parameterized0                          |    78|
|255   |                          \gconvfifo.rf                                               |fifo_generator_top__parameterized0                                    |    78|
|256   |                            \grf.rf                                                   |fifo_generator_ramfifo__parameterized0                                |    78|
|257   |                              \gntv_or_sync_fifo.gl0.rd                               |rd_logic_512                                                          |    32|
|258   |                                \gr1.gr1_int.rfwft                                    |rd_fwft_516                                                           |    15|
|259   |                                \grss.rsts                                            |rd_status_flags_ss_517                                                |     2|
|260   |                                rpntr                                                 |rd_bin_cntr_518                                                       |    15|
|261   |                              \gntv_or_sync_fifo.gl0.wr                               |wr_logic_513                                                          |    28|
|262   |                                \gwss.wsts                                            |wr_status_flags_ss_514                                                |     5|
|263   |                                wpntr                                                 |wr_bin_cntr_515                                                       |    23|
|264   |                              \gntv_or_sync_fifo.mem                                  |memory__parameterized0                                                |     4|
|265   |                                \gdm.dm_gen.dm                                        |dmem__parameterized0                                                  |     3|
|266   |                              rstblk                                                  |reset_blk_ramfifo__xdcDup__3                                          |    14|
|267   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__11                                                 |     2|
|268   |                \USE_READ.USE_SPLIT_R.read_data_inst                                  |axi_protocol_converter_v2_1_20_r_axi3_conv                            |     1|
|269   |                \USE_WRITE.USE_SPLIT_W.write_resp_inst                                |axi_protocol_converter_v2_1_20_b_downsizer                            |    18|
|270   |                \USE_WRITE.write_addr_inst                                            |axi_protocol_converter_v2_1_20_a_axi3_conv                            |   399|
|271   |                  \USE_BURSTS.cmd_queue                                               |axi_data_fifo_v2_1_19_axic_fifo__xdcDup__1                            |    92|
|272   |                    inst                                                              |axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1                             |    92|
|273   |                      fifo_gen_inst                                                   |fifo_generator_v13_2_5__xdcDup__1                                     |    84|
|274   |                        inst_fifo_gen                                                 |fifo_generator_v13_2_5_synth__xdcDup__1                               |    84|
|275   |                          \gconvfifo.rf                                               |fifo_generator_top__xdcDup__1                                         |    84|
|276   |                            \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__1                                     |    84|
|277   |                              \gntv_or_sync_fifo.gl0.rd                               |rd_logic_503                                                          |    32|
|278   |                                \gr1.gr1_int.rfwft                                    |rd_fwft_509                                                           |    15|
|279   |                                \grss.rsts                                            |rd_status_flags_ss_510                                                |     2|
|280   |                                rpntr                                                 |rd_bin_cntr_511                                                       |    15|
|281   |                              \gntv_or_sync_fifo.gl0.wr                               |wr_logic_504                                                          |    28|
|282   |                                \gwss.wsts                                            |wr_status_flags_ss_507                                                |     5|
|283   |                                wpntr                                                 |wr_bin_cntr_508                                                       |    23|
|284   |                              \gntv_or_sync_fifo.mem                                  |memory_505                                                            |     9|
|285   |                                \gdm.dm_gen.dm                                        |dmem_506                                                              |     5|
|286   |                              rstblk                                                  |reset_blk_ramfifo__xdcDup__1                                          |    15|
|287   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst                                                     |     2|
|288   |                  \USE_B_CHANNEL.cmd_b_queue                                          |axi_data_fifo_v2_1_19_axic_fifo__xdcDup__2                            |    94|
|289   |                    inst                                                              |axi_data_fifo_v2_1_19_fifo_gen__xdcDup__2                             |    94|
|290   |                      fifo_gen_inst                                                   |fifo_generator_v13_2_5__xdcDup__2                                     |    86|
|291   |                        inst_fifo_gen                                                 |fifo_generator_v13_2_5_synth__xdcDup__2                               |    86|
|292   |                          \gconvfifo.rf                                               |fifo_generator_top__xdcDup__2                                         |    86|
|293   |                            \grf.rf                                                   |fifo_generator_ramfifo__xdcDup__2                                     |    86|
|294   |                              \gntv_or_sync_fifo.gl0.rd                               |rd_logic_494                                                          |    32|
|295   |                                \gr1.gr1_int.rfwft                                    |rd_fwft_500                                                           |    15|
|296   |                                \grss.rsts                                            |rd_status_flags_ss_501                                                |     2|
|297   |                                rpntr                                                 |rd_bin_cntr_502                                                       |    15|
|298   |                              \gntv_or_sync_fifo.gl0.wr                               |wr_logic_495                                                          |    28|
|299   |                                \gwss.wsts                                            |wr_status_flags_ss_498                                                |     5|
|300   |                                wpntr                                                 |wr_bin_cntr_499                                                       |    23|
|301   |                              \gntv_or_sync_fifo.mem                                  |memory_496                                                            |    11|
|302   |                                \gdm.dm_gen.dm                                        |dmem_497                                                              |     6|
|303   |                              rstblk                                                  |reset_blk_ramfifo__xdcDup__2                                          |    15|
|304   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__12                                                 |     2|
|305   |                \USE_WRITE.write_data_inst                                            |axi_protocol_converter_v2_1_20_w_axi3_conv                            |    22|
|306   |        auto_pc                                                                       |MicroBlaze_HBM_Streams_auto_pc_1                                      |   178|
|307   |          inst                                                                        |axi_protocol_converter_v2_1_20_axi_protocol_converter__parameterized0 |   178|
|308   |            \gen_axi4_axi3.axi3_conv_inst                                             |axi_protocol_converter_v2_1_20_axi3_conv__parameterized0              |   178|
|309   |              \USE_WRITE.write_addr_inst                                              |axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized1            |   152|
|310   |                \USE_BURSTS.cmd_queue                                                 |axi_data_fifo_v2_1_19_axic_fifo                                       |    93|
|311   |                  inst                                                                |axi_data_fifo_v2_1_19_fifo_gen                                        |    93|
|312   |                    fifo_gen_inst                                                     |fifo_generator_v13_2_5                                                |    84|
|313   |                      inst_fifo_gen                                                   |fifo_generator_v13_2_5_synth                                          |    84|
|314   |                        \gconvfifo.rf                                                 |fifo_generator_top                                                    |    84|
|315   |                          \grf.rf                                                     |fifo_generator_ramfifo                                                |    84|
|316   |                            \gntv_or_sync_fifo.gl0.rd                                 |rd_logic                                                              |    32|
|317   |                              \gr1.gr1_int.rfwft                                      |rd_fwft                                                               |    15|
|318   |                              \grss.rsts                                              |rd_status_flags_ss                                                    |     2|
|319   |                              rpntr                                                   |rd_bin_cntr                                                           |    15|
|320   |                            \gntv_or_sync_fifo.gl0.wr                                 |wr_logic                                                              |    28|
|321   |                              \gwss.wsts                                              |wr_status_flags_ss                                                    |     5|
|322   |                              wpntr                                                   |wr_bin_cntr                                                           |    23|
|323   |                            \gntv_or_sync_fifo.mem                                    |memory                                                                |     9|
|324   |                              \gdm.dm_gen.dm                                          |dmem                                                                  |     5|
|325   |                            rstblk                                                    |reset_blk_ramfifo                                                     |    15|
|326   |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |xpm_cdc_async_rst__7                                                  |     2|
|327   |              \USE_WRITE.write_data_inst                                              |axi_protocol_converter_v2_1_20_w_axi3_conv__parameterized0            |    26|
|328   |      s00_couplers                                                                    |s00_couplers_imp_198LS4X                                              |  9543|
|329   |        auto_us                                                                       |MicroBlaze_HBM_Streams_auto_us_0                                      |  9543|
|330   |          inst                                                                        |axi_dwidth_converter_v2_1_20_top__parameterized0                      |  9543|
|331   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                            |axi_dwidth_converter_v2_1_20_axi_upsizer                              |  9543|
|332   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                 |axi_register_slice_v2_1_20_axi_register_slice                         |  3439|
|333   |                \r.r_pipe                                                             |axi_register_slice_v2_1_20_axic_register_slice__parameterized2        |  3439|
|334   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                         |axi_dwidth_converter_v2_1_20_r_upsizer                                |  1467|
|335   |              \USE_READ.read_addr_inst                                                |axi_dwidth_converter_v2_1_20_a_upsizer__parameterized0                |   164|
|336   |                \GEN_CMD_QUEUE.cmd_queue                                              |generic_baseblocks_v2_1_0_command_fifo_493                            |   162|
|337   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                       |axi_dwidth_converter_v2_1_20_w_upsizer                                |  3506|
|338   |              \USE_WRITE.write_addr_inst                                              |axi_dwidth_converter_v2_1_20_a_upsizer                                |   473|
|339   |                \GEN_CMD_QUEUE.cmd_queue                                              |generic_baseblocks_v2_1_0_command_fifo                                |   471|
|340   |              si_register_slice_inst                                                  |axi_register_slice_v2_1_20_axi_register_slice__parameterized0         |   362|
|341   |                \ar.ar_pipe                                                           |axi_register_slice_v2_1_20_axic_register_slice                        |   181|
|342   |                \aw.aw_pipe                                                           |axi_register_slice_v2_1_20_axic_register_slice_492                    |   181|
|343   |    clk_wiz_0                                                                         |MicroBlaze_HBM_Streams_clk_wiz_0_0                                    |     3|
|344   |      inst                                                                            |MicroBlaze_HBM_Streams_clk_wiz_0_0_clk_wiz                            |     3|
|345   |    hbm_0                                                                             |MicroBlaze_HBM_Streams_hbm_0_0                                        |  1105|
|346   |      inst                                                                            |hbm_v1_0_6                                                            |  1105|
|347   |        \ONE_STACK.u_hbm_top                                                          |hbm_top                                                               |  1103|
|348   |          \ONE_STACK_HBM.hbm_apb_arbiter_0                                            |hbm_apb_arbiter                                                       |   123|
|349   |          \ONE_STACK_HBM.hbm_apb_mst_0                                                |hbm_apb_mst                                                           |   485|
|350   |          \ONE_STACK_HBM.hbm_data_fetch_0                                             |hbm_data_fetch                                                        |   214|
|351   |          \ONE_STACK_HBM.u_hbm_temp_rd_0                                              |hbm_temp_rd                                                           |   170|
|352   |          \ONE_STACK_HBM.xpm_memory_spram_inst_0                                      |xpm_memory_spram                                                      |    44|
|353   |            xpm_memory_base_inst                                                      |xpm_memory_base__parameterized2                                       |     3|
|354   |    MB_Debug_0                                                                        |MicroBlaze_HBM_Streams_MB_Debug_0_0                                   |   259|
|355   |      U0                                                                              |MB_Debug_v1_0                                                         |   259|
|356   |        MB_Debug_v1_0_S00_AXI_input_inst                                              |MB_Debug_v1_0_S00_AXI_input                                           |   259|
|357   |    axi_traffic_gen_0                                                                 |MicroBlaze_HBM_Streams_axi_traffic_gen_0_0                            |  1564|
|358   |      inst                                                                            |axi_traffic_gen_v3_0_6_top                                            |  1564|
|359   |        ext_sync_flop_0                                                               |axi_traffic_gen_v3_0_6_asynch_rst_ff__1                               |     1|
|360   |        ext_sync_flop_1                                                               |axi_traffic_gen_v3_0_6_asynch_rst_ff__2                               |     1|
|361   |        ext_st_sync_flop_0                                                            |axi_traffic_gen_v3_0_6_asynch_rst_ff__3                               |     1|
|362   |        ext_st_sync_flop_1                                                            |axi_traffic_gen_v3_0_6_asynch_rst_ff                                  |     1|
|363   |        \ATG_MODE_STREAMING.streaming_top                                             |axi_traffic_gen_v3_0_6_streaming_top                                  |  1549|
|364   |          \ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen                          |axi_traffic_gen_v3_0_6_randgen                                        |    94|
|365   |        cdc_start_sync                                                                |cdc_sync__parameterized5                                              |     6|
|366   |        cdc_stop_sync                                                                 |cdc_sync__parameterized5_491                                          |     5|
|367   |    microblaze_0                                                                      |MicroBlaze_HBM_Streams_microblaze_0_2                                 |  2470|
|368   |      U0                                                                              |MicroBlaze                                                            |  2470|
|369   |        MicroBlaze_Core_I                                                             |MicroBlaze_Core                                                       |  2111|
|370   |          \Performance.Core                                                           |MicroBlaze_GTi                                                        |  2099|
|371   |            Data_Flow_I                                                               |Data_Flow_gti                                                         |   578|
|372   |              ALU_I                                                                   |ALU                                                                   |   100|
|373   |                \Use_Carry_Decoding.CarryIn_MUXCY                                     |microblaze_v11_0_2_MB_MUXCY_397                                       |     1|
|374   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                    |ALU_Bit__parameterized2                                               |     6|
|375   |                  \Last_Bit.I_ALU_LUT_2                                               |MB_LUT4                                                               |     1|
|376   |                  \Last_Bit.I_ALU_LUT_V5                                              |microblaze_v11_0_2_MB_LUT6__parameterized5                            |     1|
|377   |                  \Last_Bit.MULT_AND_I                                                |MB_MULT_AND                                                           |     1|
|378   |                  \Last_Bit.MUXCY_XOR_I                                               |MB_MUXCY_XORCY_489                                                    |     2|
|379   |                  \Last_Bit.Pre_MUXCY_I                                               |microblaze_v11_0_2_MB_MUXCY_490                                       |     1|
|380   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                   |ALU_Bit                                                               |     3|
|381   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_487                                                         |     1|
|382   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_488                                                    |     2|
|383   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                   |ALU_Bit_398                                                           |     3|
|384   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_485                                                         |     1|
|385   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_486                                                    |     2|
|386   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                   |ALU_Bit_399                                                           |     3|
|387   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_483                                                         |     1|
|388   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_484                                                    |     2|
|389   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                   |ALU_Bit_400                                                           |     3|
|390   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_481                                                         |     1|
|391   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_482                                                    |     2|
|392   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                   |ALU_Bit_401                                                           |     3|
|393   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_479                                                         |     1|
|394   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_480                                                    |     2|
|395   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                   |ALU_Bit_402                                                           |     3|
|396   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_477                                                         |     1|
|397   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_478                                                    |     2|
|398   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                   |ALU_Bit_403                                                           |     3|
|399   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_475                                                         |     1|
|400   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_476                                                    |     2|
|401   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                   |ALU_Bit_404                                                           |     3|
|402   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_473                                                         |     1|
|403   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_474                                                    |     2|
|404   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                   |ALU_Bit_405                                                           |     3|
|405   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_471                                                         |     1|
|406   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_472                                                    |     2|
|407   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                   |ALU_Bit_406                                                           |     3|
|408   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_469                                                         |     1|
|409   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_470                                                    |     2|
|410   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                    |ALU_Bit_407                                                           |     3|
|411   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_467                                                         |     1|
|412   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_468                                                    |     2|
|413   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                   |ALU_Bit_408                                                           |     3|
|414   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_465                                                         |     1|
|415   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_466                                                    |     2|
|416   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                   |ALU_Bit_409                                                           |     3|
|417   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_463                                                         |     1|
|418   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_464                                                    |     2|
|419   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                   |ALU_Bit_410                                                           |     3|
|420   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_461                                                         |     1|
|421   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_462                                                    |     2|
|422   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                   |ALU_Bit_411                                                           |     3|
|423   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_459                                                         |     1|
|424   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_460                                                    |     2|
|425   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                   |ALU_Bit_412                                                           |     3|
|426   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_457                                                         |     1|
|427   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_458                                                    |     2|
|428   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                   |ALU_Bit_413                                                           |     3|
|429   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_455                                                         |     1|
|430   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_456                                                    |     2|
|431   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                   |ALU_Bit_414                                                           |     3|
|432   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_453                                                         |     1|
|433   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_454                                                    |     2|
|434   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                   |ALU_Bit_415                                                           |     3|
|435   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_451                                                         |     1|
|436   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_452                                                    |     2|
|437   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                   |ALU_Bit_416                                                           |     3|
|438   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_449                                                         |     1|
|439   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_450                                                    |     2|
|440   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                   |ALU_Bit_417                                                           |     3|
|441   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_447                                                         |     1|
|442   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_448                                                    |     2|
|443   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                    |ALU_Bit_418                                                           |     3|
|444   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_445                                                         |     1|
|445   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_446                                                    |     2|
|446   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                   |ALU_Bit_419                                                           |     3|
|447   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_443                                                         |     1|
|448   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_444                                                    |     2|
|449   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                   |ALU_Bit_420                                                           |     3|
|450   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_441                                                         |     1|
|451   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_442                                                    |     2|
|452   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                    |ALU_Bit_421                                                           |     3|
|453   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_439                                                         |     1|
|454   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_440                                                    |     2|
|455   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                    |ALU_Bit_422                                                           |     3|
|456   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_437                                                         |     1|
|457   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_438                                                    |     2|
|458   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                    |ALU_Bit_423                                                           |     3|
|459   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_435                                                         |     1|
|460   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_436                                                    |     2|
|461   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                    |ALU_Bit_424                                                           |     3|
|462   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_433                                                         |     1|
|463   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_434                                                    |     2|
|464   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                    |ALU_Bit_425                                                           |     3|
|465   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_431                                                         |     1|
|466   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_432                                                    |     2|
|467   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                    |ALU_Bit_426                                                           |     3|
|468   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2_429                                                         |     1|
|469   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_430                                                    |     2|
|470   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                    |ALU_Bit_427                                                           |     3|
|471   |                  \Not_Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6_2                                                             |     1|
|472   |                  \Not_Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_428                                                    |     2|
|473   |              Byte_Doublet_Handle_gti_I                                               |Byte_Doublet_Handle_gti                                               |    46|
|474   |              Data_Flow_Logic_I                                                       |Data_Flow_Logic                                                       |    92|
|475   |                \Gen_Bits[0].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_365                                        |     1|
|476   |                \Gen_Bits[10].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_366                                        |     2|
|477   |                \Gen_Bits[11].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_367                                        |     2|
|478   |                \Gen_Bits[12].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_368                                        |     2|
|479   |                \Gen_Bits[13].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_369                                        |     2|
|480   |                \Gen_Bits[14].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_370                                        |     2|
|481   |                \Gen_Bits[15].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_371                                        |     2|
|482   |                \Gen_Bits[16].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_372                                        |     2|
|483   |                \Gen_Bits[17].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_373                                        |     2|
|484   |                \Gen_Bits[18].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_374                                        |     2|
|485   |                \Gen_Bits[19].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_375                                        |     2|
|486   |                \Gen_Bits[1].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_376                                        |     2|
|487   |                \Gen_Bits[20].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_377                                        |     2|
|488   |                \Gen_Bits[21].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_378                                        |     2|
|489   |                \Gen_Bits[22].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_379                                        |     2|
|490   |                \Gen_Bits[23].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_380                                        |     2|
|491   |                \Gen_Bits[24].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_381                                        |     2|
|492   |                \Gen_Bits[25].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_382                                        |     2|
|493   |                \Gen_Bits[26].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_383                                        |     2|
|494   |                \Gen_Bits[27].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_384                                        |     2|
|495   |                \Gen_Bits[28].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_385                                        |     1|
|496   |                \Gen_Bits[29].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_386                                        |     1|
|497   |                \Gen_Bits[2].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_387                                        |     2|
|498   |                \Gen_Bits[30].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_388                                        |     1|
|499   |                \Gen_Bits[31].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_389                                        |     2|
|500   |                \Gen_Bits[3].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_390                                        |     2|
|501   |                \Gen_Bits[4].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_391                                        |     2|
|502   |                \Gen_Bits[5].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_392                                        |     2|
|503   |                \Gen_Bits[6].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_393                                        |     2|
|504   |                \Gen_Bits[7].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_394                                        |     2|
|505   |                \Gen_Bits[8].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_395                                        |     2|
|506   |                \Gen_Bits[9].MEM_EX_Result_Inst                                       |microblaze_v11_0_2_MB_FDRE_396                                        |     2|
|507   |              Operand_Select_I                                                        |Operand_Select_gti                                                    |   229|
|508   |                \Gen_Bit[0].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_333                                       |     2|
|509   |                \Gen_Bit[10].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_334                                       |     2|
|510   |                \Gen_Bit[11].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_335                                       |     2|
|511   |                \Gen_Bit[12].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_336                                       |     2|
|512   |                \Gen_Bit[13].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_337                                       |     2|
|513   |                \Gen_Bit[14].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_338                                       |     2|
|514   |                \Gen_Bit[15].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_339                                       |     2|
|515   |                \Gen_Bit[16].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_340                                       |     2|
|516   |                \Gen_Bit[17].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_341                                       |     2|
|517   |                \Gen_Bit[18].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_342                                       |     2|
|518   |                \Gen_Bit[19].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_343                                       |     2|
|519   |                \Gen_Bit[1].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_344                                       |     2|
|520   |                \Gen_Bit[20].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_345                                       |     2|
|521   |                \Gen_Bit[21].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_346                                       |     2|
|522   |                \Gen_Bit[22].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_347                                       |     2|
|523   |                \Gen_Bit[23].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_348                                       |     2|
|524   |                \Gen_Bit[24].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_349                                       |     2|
|525   |                \Gen_Bit[25].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_350                                       |     2|
|526   |                \Gen_Bit[26].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_351                                       |     2|
|527   |                \Gen_Bit[27].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_352                                       |     2|
|528   |                \Gen_Bit[28].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_353                                       |     2|
|529   |                \Gen_Bit[29].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_354                                       |     2|
|530   |                \Gen_Bit[2].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_355                                       |     2|
|531   |                \Gen_Bit[30].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_356                                       |     2|
|532   |                \Gen_Bit[31].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_357                                       |     2|
|533   |                \Gen_Bit[3].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_358                                       |     2|
|534   |                \Gen_Bit[4].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_359                                       |     2|
|535   |                \Gen_Bit[5].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_360                                       |     2|
|536   |                \Gen_Bit[6].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_361                                       |     2|
|537   |                \Gen_Bit[7].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_362                                       |     2|
|538   |                \Gen_Bit[8].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_363                                       |     2|
|539   |                \Gen_Bit[9].MUXF7_I1                                                  |microblaze_v11_0_2_MB_MUXF7_364                                       |     2|
|540   |              Register_File_I                                                         |Register_File_gti                                                     |    16|
|541   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                    |MB_RAM32M                                                             |     1|
|542   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                   |MB_RAM32M_318                                                         |     1|
|543   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                   |MB_RAM32M_319                                                         |     1|
|544   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                   |MB_RAM32M_320                                                         |     1|
|545   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                   |MB_RAM32M_321                                                         |     1|
|546   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                   |MB_RAM32M_322                                                         |     1|
|547   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                   |MB_RAM32M_323                                                         |     1|
|548   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                    |MB_RAM32M_324                                                         |     1|
|549   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                    |MB_RAM32M_325                                                         |     1|
|550   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                    |MB_RAM32M_326                                                         |     1|
|551   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                    |MB_RAM32M_327                                                         |     1|
|552   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                    |MB_RAM32M_328                                                         |     1|
|553   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                    |MB_RAM32M_329                                                         |     1|
|554   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                    |MB_RAM32M_330                                                         |     1|
|555   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                    |MB_RAM32M_331                                                         |     1|
|556   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                    |MB_RAM32M_332                                                         |     1|
|557   |              Shift_Logic_Module_I                                                    |Shift_Logic_Module_gti                                                |     0|
|558   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                    |microblaze_v11_0_2_MB_MUXCY_240                                       |     1|
|559   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                      |microblaze_v11_0_2_MB_MUXCY_241                                       |     1|
|560   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                   |MB_LUT6_2__parameterized1                                             |     1|
|561   |              Zero_Detect_I                                                           |Zero_Detect_gti                                                       |    12|
|562   |                Part_Of_Zero_Carry_Start                                              |microblaze_v11_0_2_MB_MUXCY_311                                       |     1|
|563   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                              |microblaze_v11_0_2_MB_MUXCY_312                                       |     1|
|564   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                              |microblaze_v11_0_2_MB_MUXCY_313                                       |     1|
|565   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                              |microblaze_v11_0_2_MB_MUXCY_314                                       |     1|
|566   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                              |microblaze_v11_0_2_MB_MUXCY_315                                       |     1|
|567   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                              |microblaze_v11_0_2_MB_MUXCY_316                                       |     1|
|568   |                \Zero_Detecting[6].I_Part_Of_Zero_Detect                              |microblaze_v11_0_2_MB_MUXCY_317                                       |     1|
|569   |              exception_registers_I1                                                  |exception_registers_gti                                               |    64|
|570   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5                                             |     1|
|571   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_248                                        |     1|
|572   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_249                                         |     1|
|573   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_250                                        |     1|
|574   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_251                                         |     1|
|575   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_252                                        |     1|
|576   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_253                                         |     1|
|577   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_254                                        |     1|
|578   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_255                                         |     1|
|579   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_256                                        |     1|
|580   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_257                                         |     1|
|581   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_258                                        |     1|
|582   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_259                                         |     1|
|583   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_260                                        |     1|
|584   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_261                                         |     1|
|585   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_262                                        |     1|
|586   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_263                                         |     1|
|587   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_264                                        |     1|
|588   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_265                                         |     1|
|589   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_266                                        |     1|
|590   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_267                                         |     1|
|591   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_268                                        |     1|
|592   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_269                                         |     1|
|593   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_270                                        |     1|
|594   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_271                                         |     1|
|595   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_272                                        |     1|
|596   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_273                                         |     1|
|597   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_274                                        |     1|
|598   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_275                                         |     1|
|599   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_276                                        |     1|
|600   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_277                                         |     1|
|601   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_278                                        |     1|
|602   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_279                                         |     1|
|603   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_280                                        |     1|
|604   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_281                                         |     1|
|605   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_282                                        |     1|
|606   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_283                                         |     1|
|607   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_284                                        |     1|
|608   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_285                                         |     1|
|609   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_286                                        |     1|
|610   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_287                                         |     1|
|611   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_288                                        |     1|
|612   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_289                                         |     1|
|613   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_290                                        |     1|
|614   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_291                                         |     1|
|615   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_292                                        |     1|
|616   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_293                                         |     1|
|617   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_294                                        |     1|
|618   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_295                                         |     1|
|619   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_296                                        |     1|
|620   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_297                                         |     1|
|621   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_298                                        |     1|
|622   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_299                                         |     1|
|623   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_300                                        |     1|
|624   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_301                                         |     1|
|625   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_302                                        |     1|
|626   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_303                                         |     1|
|627   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_304                                        |     1|
|628   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_305                                         |     1|
|629   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_306                                        |     1|
|630   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_307                                         |     1|
|631   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_308                                        |     1|
|632   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                        |MB_LUT6_2__parameterized5_309                                         |     1|
|633   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE                           |microblaze_v11_0_2_MB_FDRE_310                                        |     1|
|634   |              msr_reg_i                                                               |msr_reg_gti                                                           |    16|
|635   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                     |MB_FDR_242                                                            |     2|
|636   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                     |MB_FDR_243                                                            |     3|
|637   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                     |MB_FDR_244                                                            |     2|
|638   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                |MB_FDR_245                                                            |     2|
|639   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                |MB_FDR_246                                                            |     2|
|640   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                |MB_FDR_247                                                            |     2|
|641   |            Decode_I                                                                  |Decode_gti                                                            |  1319|
|642   |              PC_Module_I                                                             |PC_Module_gti                                                         |   315|
|643   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                            |MB_FDR_147                                                            |     2|
|644   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_148                                       |     2|
|645   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                           |MB_FDR_149                                                            |     2|
|646   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_150                                       |     2|
|647   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                           |MB_FDR_151                                                            |     2|
|648   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_152                                       |     2|
|649   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                           |MB_FDR_153                                                            |     2|
|650   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_154                                       |     2|
|651   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                           |MB_FDR_155                                                            |     2|
|652   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_156                                       |     2|
|653   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                           |MB_FDR_157                                                            |     2|
|654   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_158                                       |     2|
|655   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                           |MB_FDR_159                                                            |     2|
|656   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_160                                       |     2|
|657   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                           |MB_FDR_161                                                            |     2|
|658   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_162                                       |     2|
|659   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                           |MB_FDR_163                                                            |     2|
|660   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_164                                       |     2|
|661   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                           |MB_FDR_165                                                            |     2|
|662   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_166                                       |     2|
|663   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                           |MB_FDR_167                                                            |     2|
|664   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_168                                       |     2|
|665   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                            |MB_FDR_169                                                            |     2|
|666   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_170                                       |     2|
|667   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                           |MB_FDR_171                                                            |     2|
|668   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_172                                       |     2|
|669   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                           |MB_FDR_173                                                            |     2|
|670   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_174                                       |     2|
|671   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                           |MB_FDR_175                                                            |     2|
|672   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_176                                       |     2|
|673   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                           |MB_FDR_177                                                            |     2|
|674   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_178                                       |     2|
|675   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                           |MB_FDR_179                                                            |     2|
|676   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_180                                       |     2|
|677   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                           |MB_FDR_181                                                            |     2|
|678   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_182                                       |     2|
|679   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                           |MB_FDR_183                                                            |     2|
|680   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_184                                       |     2|
|681   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                           |MB_FDR_185                                                            |     2|
|682   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_186                                       |     2|
|683   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                           |MB_FDR_187                                                            |     2|
|684   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_188                                       |     2|
|685   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                           |MB_FDR_189                                                            |     2|
|686   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_190                                       |     2|
|687   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                            |MB_FDR_191                                                            |     2|
|688   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_192                                       |     2|
|689   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                           |MB_FDR_193                                                            |     2|
|690   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_194                                       |     2|
|691   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                           |MB_FDR_195                                                            |     2|
|692   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_196                                       |     2|
|693   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                            |MB_FDR_197                                                            |     2|
|694   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_198                                       |     2|
|695   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                            |MB_FDR_199                                                            |     2|
|696   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_200                                       |     2|
|697   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                            |MB_FDR_201                                                            |     2|
|698   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_202                                       |     2|
|699   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                            |MB_FDR_203                                                            |     2|
|700   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_204                                       |     2|
|701   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                            |MB_FDR_205                                                            |     2|
|702   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_206                                       |     2|
|703   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                            |MB_FDR_207                                                            |     2|
|704   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_208                                       |     2|
|705   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                            |MB_FDR_209                                                            |     2|
|706   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                             |microblaze_v11_0_2_MB_MUXF7_210                                       |     2|
|707   |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                    |MB_MUXCY_XORCY                                                        |     1|
|708   |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_211                                                    |     2|
|709   |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_212                                                    |     2|
|710   |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_213                                                    |     2|
|711   |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_214                                                    |     2|
|712   |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_215                                                    |     2|
|713   |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_216                                                    |     2|
|714   |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_217                                                    |     2|
|715   |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_218                                                    |     2|
|716   |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_219                                                    |     2|
|717   |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_220                                                    |     2|
|718   |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_221                                                    |     2|
|719   |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_222                                                    |     2|
|720   |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_223                                                    |     2|
|721   |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_224                                                    |     2|
|722   |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_225                                                    |     2|
|723   |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_226                                                    |     2|
|724   |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_227                                                    |     2|
|725   |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_228                                                    |     2|
|726   |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_229                                                    |     2|
|727   |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_230                                                    |     2|
|728   |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_231                                                    |     2|
|729   |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_232                                                    |     2|
|730   |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_233                                                    |     2|
|731   |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_234                                                    |     2|
|732   |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_235                                                    |     2|
|733   |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_236                                                    |     2|
|734   |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_237                                                    |     2|
|735   |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_238                                                    |     2|
|736   |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                    |MB_MUXCY_XORCY_239                                                    |     2|
|737   |              PreFetch_Buffer_I1                                                      |PreFetch_Buffer_gti                                                   |   492|
|738   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                   |MB_FDR_53                                                             |     3|
|739   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                               |microblaze_v11_0_2_MB_LUT6                                            |     1|
|740   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                   |MB_FDR_54                                                             |     6|
|741   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                               |microblaze_v11_0_2_MB_LUT6_55                                         |     1|
|742   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                   |MB_FDR_56                                                             |     1|
|743   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                               |microblaze_v11_0_2_MB_LUT6_57                                         |     1|
|744   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                   |MB_FDR_58                                                             |    44|
|745   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                               |microblaze_v11_0_2_MB_LUT6_59                                         |     1|
|746   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6      |microblaze_v11_0_2_MB_LUT6__parameterized0                            |     1|
|747   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                  |microblaze_v11_0_2_MB_MUXF7                                           |     1|
|748   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                            |MB_FDR_60                                                             |     9|
|749   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_61                                        |     1|
|750   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                           |MB_FDR_62                                                             |     5|
|751   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_63                                        |     1|
|752   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                           |MB_FDR_64                                                             |     2|
|753   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_65                                        |     1|
|754   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                           |MB_FDR_66                                                             |     6|
|755   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_67                                        |     1|
|756   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                           |MB_FDR_68                                                             |     2|
|757   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_69                                        |     1|
|758   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                           |MB_FDR_70                                                             |     3|
|759   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_71                                        |     1|
|760   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                           |MB_FDR_72                                                             |     2|
|761   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_73                                        |     1|
|762   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                           |MB_FDR_74                                                             |    19|
|763   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_75                                        |     1|
|764   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                           |MB_FDR_76                                                             |     3|
|765   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_77                                        |     1|
|766   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                           |MB_FDR_78                                                             |     3|
|767   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_79                                        |     1|
|768   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                           |MB_FDR_80                                                             |     3|
|769   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_81                                        |     1|
|770   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                            |MB_FDR_82                                                             |    11|
|771   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_83                                        |     1|
|772   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                           |MB_FDR_84                                                             |     3|
|773   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_85                                        |     1|
|774   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                           |MB_FDR_86                                                             |     3|
|775   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_87                                        |     1|
|776   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                           |MB_FDR_88                                                             |     4|
|777   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_89                                        |     1|
|778   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                           |MB_FDR_90                                                             |     3|
|779   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_91                                        |     1|
|780   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                           |MB_FDR_92                                                             |     3|
|781   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_93                                        |     1|
|782   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                           |MB_FDR_94                                                             |     3|
|783   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_95                                        |     1|
|784   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                           |MB_FDR_96                                                             |     4|
|785   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_97                                        |     1|
|786   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                           |MB_FDR_98                                                             |     3|
|787   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_99                                        |     1|
|788   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                           |MB_FDR_100                                                            |     4|
|789   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_101                                       |     1|
|790   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                           |MB_FDR_102                                                            |     5|
|791   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_103                                       |     1|
|792   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                            |MB_FDR_104                                                            |     6|
|793   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_105                                       |     1|
|794   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                           |MB_FDR_106                                                            |     4|
|795   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_107                                       |     1|
|796   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                           |MB_FDR_108                                                            |     3|
|797   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_109                                       |     1|
|798   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                           |MB_FDR_110                                                            |     5|
|799   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_111                                       |     1|
|800   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                           |MB_FDR_112                                                            |    39|
|801   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_113                                       |     1|
|802   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                           |MB_FDR_114                                                            |     2|
|803   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_115                                       |     1|
|804   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                           |MB_FDR_116                                                            |     2|
|805   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_117                                       |     1|
|806   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                           |MB_FDR_118                                                            |     2|
|807   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_119                                       |     1|
|808   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                           |MB_FDR_120                                                            |     5|
|809   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_121                                       |     1|
|810   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                           |MB_FDR_122                                                            |    39|
|811   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_123                                       |     1|
|812   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                           |MB_FDR_124                                                            |     2|
|813   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_125                                       |     1|
|814   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                            |MB_FDR_126                                                            |    15|
|815   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_127                                       |     1|
|816   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                           |MB_FDR_128                                                            |     2|
|817   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_129                                       |     1|
|818   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                           |MB_FDR_130                                                            |     2|
|819   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_131                                       |     1|
|820   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                           |MB_FDR_132                                                            |     5|
|821   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_133                                       |     1|
|822   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                            |MB_FDR_134                                                            |    48|
|823   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_135                                       |     1|
|824   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                            |MB_FDR_136                                                            |     4|
|825   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_137                                       |     1|
|826   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                            |MB_FDR_138                                                            |    39|
|827   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_139                                       |     1|
|828   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                            |MB_FDR_140                                                            |     3|
|829   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_141                                       |     1|
|830   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                            |MB_FDR_142                                                            |     4|
|831   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_143                                       |     1|
|832   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                            |MB_FDR_144                                                            |     2|
|833   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                          |microblaze_v11_0_2_MB_MUXF7_145                                       |     1|
|834   |                Last_Sel_DFF                                                          |MB_FDS                                                                |     2|
|835   |                Mux_Select_Empty_LUT6                                                 |microblaze_v11_0_2_MB_LUT6__parameterized1                            |     2|
|836   |                Mux_Select_OF_Valid_LUT6                                              |microblaze_v11_0_2_MB_LUT6__parameterized2                            |     1|
|837   |                OF_Valid_DFF                                                          |MB_FDR_146                                                            |     4|
|838   |              \Use_MuxCy[10].OF_Piperun_Stage                                         |carry_and                                                             |     1|
|839   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_52                                        |     1|
|840   |              \Use_MuxCy[11].OF_Piperun_Stage                                         |carry_and_3                                                           |     4|
|841   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_51                                        |     4|
|842   |              \Use_MuxCy[1].OF_Piperun_Stage                                          |carry_and_4                                                           |     1|
|843   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_50                                        |     1|
|844   |              \Use_MuxCy[2].OF_Piperun_Stage                                          |carry_and_5                                                           |     2|
|845   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_49                                        |     2|
|846   |              \Use_MuxCy[3].OF_Piperun_Stage                                          |carry_and_6                                                           |     4|
|847   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_48                                        |     4|
|848   |              \Use_MuxCy[4].OF_Piperun_Stage                                          |carry_and_7                                                           |     1|
|849   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_47                                        |     1|
|850   |              \Use_MuxCy[5].OF_Piperun_Stage                                          |carry_and_8                                                           |     1|
|851   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_46                                        |     1|
|852   |              \Use_MuxCy[6].OF_Piperun_Stage                                          |carry_and_9                                                           |     1|
|853   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_45                                        |     1|
|854   |              \Use_MuxCy[7].OF_Piperun_Stage                                          |carry_and_10                                                          |     1|
|855   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_44                                        |     1|
|856   |              \Use_MuxCy[8].OF_Piperun_Stage                                          |carry_and_11                                                          |     1|
|857   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_43                                        |     1|
|858   |              \Use_MuxCy[9].OF_Piperun_Stage                                          |carry_and_12                                                          |     1|
|859   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_42                                        |     1|
|860   |              \Using_FPGA_2.ex_byte_access_i_Inst                                     |microblaze_v11_0_2_MB_FDRE                                            |    25|
|861   |              \Using_FPGA_2.ex_doublet_access_i_Inst                                  |microblaze_v11_0_2_MB_FDRE_13                                         |     1|
|862   |              \Using_FPGA_2.ex_is_load_instr_Inst                                     |microblaze_v11_0_2_MB_FDRE_14                                         |     4|
|863   |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                      |microblaze_v11_0_2_MB_FDRE_15                                         |     2|
|864   |              \Using_FPGA_2.ex_is_swx_instr_Inst                                      |microblaze_v11_0_2_MB_FDRE_16                                         |     7|
|865   |              \Using_FPGA_2.ex_load_store_instr_Inst                                  |microblaze_v11_0_2_MB_FDRE_17                                         |     6|
|866   |              \Using_FPGA_2.ex_reverse_mem_access_inst                                |microblaze_v11_0_2_MB_FDRE_18                                         |     1|
|867   |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                               |microblaze_v11_0_2_MB_FDRE_19                                         |     4|
|868   |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                |MB_FDR                                                                |     3|
|869   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                       |microblaze_v11_0_2_MB_LUT6__parameterized3                            |     1|
|870   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                       |microblaze_v11_0_2_MB_LUT6__parameterized4                            |     2|
|871   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                       |microblaze_v11_0_2_MB_LUT6__parameterized3_20                         |     2|
|872   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                       |microblaze_v11_0_2_MB_LUT6__parameterized4_21                         |     1|
|873   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                       |microblaze_v11_0_2_MB_LUT6__parameterized3_22                         |     2|
|874   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                       |microblaze_v11_0_2_MB_LUT6__parameterized4_23                         |     1|
|875   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                      |microblaze_v11_0_2_MB_LUT6__parameterized3_24                         |     1|
|876   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                      |microblaze_v11_0_2_MB_LUT6__parameterized4_25                         |     2|
|877   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                      |microblaze_v11_0_2_MB_LUT6__parameterized3_26                         |     1|
|878   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                      |microblaze_v11_0_2_MB_LUT6__parameterized4_27                         |     1|
|879   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                      |microblaze_v11_0_2_MB_LUT6__parameterized3_28                         |     2|
|880   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                      |microblaze_v11_0_2_MB_LUT6__parameterized4_29                         |     1|
|881   |              if_pc_incr_carry_and_0                                                  |carry_and_30                                                          |     2|
|882   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_41                                        |     2|
|883   |              if_pc_incr_carry_and_3                                                  |carry_and_31                                                          |     1|
|884   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_40                                        |     1|
|885   |              jump_logic_I1                                                           |jump_logic                                                            |    58|
|886   |                MUXCY_JUMP_CARRY                                                      |microblaze_v11_0_2_MB_MUXCY_34                                        |     1|
|887   |                MUXCY_JUMP_CARRY2                                                     |microblaze_v11_0_2_MB_MUXCY_35                                        |     3|
|888   |                MUXCY_JUMP_CARRY3                                                     |microblaze_v11_0_2_MB_MUXCY_36                                        |     2|
|889   |                MUXCY_JUMP_CARRY4                                                     |microblaze_v11_0_2_MB_MUXCY_37                                        |     1|
|890   |                MUXCY_JUMP_CARRY5                                                     |microblaze_v11_0_2_MB_MUXCY_38                                        |     1|
|891   |                MUXCY_JUMP_CARRY6                                                     |microblaze_v11_0_2_MB_MUXCY_39                                        |    39|
|892   |              mem_PipeRun_carry_and                                                   |carry_and_32                                                          |     4|
|893   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY_33                                        |     4|
|894   |              mem_wait_on_ready_N_carry_or                                            |carry_or                                                              |     2|
|895   |                MUXCY_I                                                               |microblaze_v11_0_2_MB_MUXCY                                           |     2|
|896   |            \Use_DBUS.DAXI_Interface_I1                                               |DAXI_interface                                                        |    97|
|897   |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                 |MB_AND2B1L                                                            |     1|
|898   |          Reset_DFF                                                                   |mb_sync_bit                                                           |     3|
|899   |          \Using_Async_Wakeup_0.Wakeup_DFF                                            |mb_sync_bit_1                                                         |     2|
|900   |          \Using_Async_Wakeup_1.Wakeup_DFF                                            |mb_sync_bit_2                                                         |     3|
|901   |    microblaze_0_axi_periph                                                           |MicroBlaze_HBM_Streams_microblaze_0_axi_periph_1                      |   345|
|902   |      xbar                                                                            |MicroBlaze_HBM_Streams_xbar_2                                         |   345|
|903   |        inst                                                                          |axi_crossbar_v2_1_21_axi_crossbar__parameterized0                     |   345|
|904   |          \gen_sasd.crossbar_sasd_0                                                   |axi_crossbar_v2_1_21_crossbar_sasd                                    |   345|
|905   |            addr_arbiter_inst                                                         |axi_crossbar_v2_1_21_addr_arbiter_sasd                                |   140|
|906   |            \gen_decerr.decerr_slave_inst                                             |axi_crossbar_v2_1_21_decerr_slave__parameterized0                     |    13|
|907   |            reg_slice_r                                                               |axi_register_slice_v2_1_20_axic_register_slice__parameterized9        |   171|
|908   |            splitter_ar                                                               |axi_crossbar_v2_1_21_splitter                                         |     3|
|909   |            splitter_aw                                                               |axi_crossbar_v2_1_21_splitter__parameterized0                         |     6|
|910   |      m01_couplers                                                                    |m01_couplers_imp_189GWQY                                              |     0|
|911   |        auto_pc                                                                       |MicroBlaze_HBM_Streams_auto_pc_0                                      |     0|
|912   |    resetn_inv_0                                                                      |MicroBlaze_HBM_Streams_resetn_inv_0_0                                 |     1|
|913   |    rst_Clk_100M                                                                      |MicroBlaze_HBM_Streams_rst_Clk_100M_0                                 |    66|
|914   |      U0                                                                              |proc_sys_reset                                                        |    66|
|915   |        EXT_LPF                                                                       |lpf                                                                   |    23|
|916   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync__parameterized6                                              |     6|
|917   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |cdc_sync__parameterized6_0                                            |     6|
|918   |        SEQ                                                                           |sequence_psr                                                          |    38|
|919   |          SEQ_COUNTER                                                                 |upcnt_n                                                               |    13|
|920   |    microblaze_0_local_memory                                                         |microblaze_0_local_memory_imp_19G04XD                                 |    75|
|921   |      dlmb_bram_if_cntlr                                                              |MicroBlaze_HBM_Streams_dlmb_bram_if_cntlr_1                           |     8|
|922   |        U0                                                                            |lmb_bram_if_cntlr                                                     |     8|
|923   |      dlmb_v10                                                                        |MicroBlaze_HBM_Streams_dlmb_v10_1                                     |     1|
|924   |        U0                                                                            |lmb_v10                                                               |     1|
|925   |      ilmb_bram_if_cntlr                                                              |MicroBlaze_HBM_Streams_ilmb_bram_if_cntlr_1                           |     7|
|926   |        U0                                                                            |lmb_bram_if_cntlr__parameterized1                                     |     7|
|927   |      ilmb_v10                                                                        |MicroBlaze_HBM_Streams_ilmb_v10_1                                     |     1|
|928   |        U0                                                                            |lmb_v10__1                                                            |     1|
|929   |      lmb_bram                                                                        |MicroBlaze_HBM_Streams_lmb_bram_1                                     |    58|
|930   |        U0                                                                            |blk_mem_gen_v8_4_4                                                    |    58|
|931   |          inst_blk_mem_gen                                                            |blk_mem_gen_v8_4_4_synth                                              |    58|
|932   |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                    |blk_mem_gen_top                                                       |    58|
|933   |              \valid.cstr                                                             |blk_mem_gen_generic_cstr                                              |    58|
|934   |                \ramloop[0].ram.r                                                     |blk_mem_gen_prim_width                                                |     1|
|935   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper                                              |     1|
|936   |                \ramloop[10].ram.r                                                    |blk_mem_gen_prim_width__parameterized9                                |     1|
|937   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized9                              |     1|
|938   |                \ramloop[11].ram.r                                                    |blk_mem_gen_prim_width__parameterized10                               |     1|
|939   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized10                             |     1|
|940   |                \ramloop[12].ram.r                                                    |blk_mem_gen_prim_width__parameterized11                               |     1|
|941   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized11                             |     1|
|942   |                \ramloop[13].ram.r                                                    |blk_mem_gen_prim_width__parameterized12                               |     1|
|943   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized12                             |     1|
|944   |                \ramloop[14].ram.r                                                    |blk_mem_gen_prim_width__parameterized13                               |     1|
|945   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized13                             |     1|
|946   |                \ramloop[15].ram.r                                                    |blk_mem_gen_prim_width__parameterized14                               |     1|
|947   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized14                             |     1|
|948   |                \ramloop[16].ram.r                                                    |blk_mem_gen_prim_width__parameterized15                               |     1|
|949   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized15                             |     1|
|950   |                \ramloop[17].ram.r                                                    |blk_mem_gen_prim_width__parameterized16                               |     1|
|951   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized16                             |     1|
|952   |                \ramloop[18].ram.r                                                    |blk_mem_gen_prim_width__parameterized17                               |     1|
|953   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized17                             |     1|
|954   |                \ramloop[19].ram.r                                                    |blk_mem_gen_prim_width__parameterized18                               |     1|
|955   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized18                             |     1|
|956   |                \ramloop[1].ram.r                                                     |blk_mem_gen_prim_width__parameterized0                                |     1|
|957   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized0                              |     1|
|958   |                \ramloop[20].ram.r                                                    |blk_mem_gen_prim_width__parameterized19                               |     1|
|959   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized19                             |     1|
|960   |                \ramloop[21].ram.r                                                    |blk_mem_gen_prim_width__parameterized20                               |     1|
|961   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized20                             |     1|
|962   |                \ramloop[22].ram.r                                                    |blk_mem_gen_prim_width__parameterized21                               |     1|
|963   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized21                             |     1|
|964   |                \ramloop[23].ram.r                                                    |blk_mem_gen_prim_width__parameterized22                               |     1|
|965   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized22                             |     1|
|966   |                \ramloop[24].ram.r                                                    |blk_mem_gen_prim_width__parameterized23                               |     1|
|967   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized23                             |     1|
|968   |                \ramloop[25].ram.r                                                    |blk_mem_gen_prim_width__parameterized24                               |     1|
|969   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized24                             |     1|
|970   |                \ramloop[26].ram.r                                                    |blk_mem_gen_prim_width__parameterized25                               |     1|
|971   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized25                             |     1|
|972   |                \ramloop[27].ram.r                                                    |blk_mem_gen_prim_width__parameterized26                               |     1|
|973   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized26                             |     1|
|974   |                \ramloop[28].ram.r                                                    |blk_mem_gen_prim_width__parameterized27                               |     1|
|975   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized27                             |     1|
|976   |                \ramloop[29].ram.r                                                    |blk_mem_gen_prim_width__parameterized28                               |     1|
|977   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized28                             |     1|
|978   |                \ramloop[2].ram.r                                                     |blk_mem_gen_prim_width__parameterized1                                |     1|
|979   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized1                              |     1|
|980   |                \ramloop[30].ram.r                                                    |blk_mem_gen_prim_width__parameterized29                               |     1|
|981   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized29                             |     1|
|982   |                \ramloop[31].ram.r                                                    |blk_mem_gen_prim_width__parameterized30                               |    27|
|983   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized30                             |     9|
|984   |                \ramloop[3].ram.r                                                     |blk_mem_gen_prim_width__parameterized2                                |     1|
|985   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized2                              |     1|
|986   |                \ramloop[4].ram.r                                                     |blk_mem_gen_prim_width__parameterized3                                |     1|
|987   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized3                              |     1|
|988   |                \ramloop[5].ram.r                                                     |blk_mem_gen_prim_width__parameterized4                                |     1|
|989   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized4                              |     1|
|990   |                \ramloop[6].ram.r                                                     |blk_mem_gen_prim_width__parameterized5                                |     1|
|991   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized5                              |     1|
|992   |                \ramloop[7].ram.r                                                     |blk_mem_gen_prim_width__parameterized6                                |     1|
|993   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized6                              |     1|
|994   |                \ramloop[8].ram.r                                                     |blk_mem_gen_prim_width__parameterized7                                |     1|
|995   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized7                              |     1|
|996   |                \ramloop[9].ram.r                                                     |blk_mem_gen_prim_width__parameterized8                                |     1|
|997   |                  \prim_noinit.ram                                                    |blk_mem_gen_prim_wrapper__parameterized8                              |     1|
+------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:02 ; elapsed = 00:12:02 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 13820 ; free virtual = 78725
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7953 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:32 ; elapsed = 00:11:30 . Memory (MB): peak = 4231.047 ; gain = 1091.859 ; free physical = 22576 ; free virtual = 87481
Synthesis Optimization Complete : Time (s): cpu = 00:06:05 ; elapsed = 00:12:07 . Memory (MB): peak = 4231.047 ; gain = 1353.391 ; free physical = 22594 ; free virtual = 87479
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'POR_SRL_I' of module 'SRL16'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
Netlist sorting complete. Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4231.047 ; gain = 0.000 ; free physical = 22537 ; free virtual = 87420
INFO: [Netlist 29-17] Analyzing 896 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. MicroBlaze_HBM_Streams_i/hbm_0/inst/ONE_STACK.u_HBM_REF_CLK_IBUF_0 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MicroBlaze_HBM_Streams_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance MicroBlaze_HBM_Streams_i/clk_wiz_0/inst/plle4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4275.156 ; gain = 0.000 ; free physical = 22418 ; free virtual = 87302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 479 instances were transformed.
  (CARRY4) => CARRY8: 13 instances
  BUFG => BUFGCE: 2 instances
  FDR => FDRE: 352 instances
  FDS => FDSE: 3 instances
  HBM_ONE_STACK_INTF => HBM_ONE_STACK_INTF (HBM_REF_CLK, HBM_SNGLBLI_INTF_APB, HBM_SNGLBLI_INTF_AXI(x16)): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 21 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
1336 Infos, 432 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:36 ; elapsed = 00:13:21 . Memory (MB): peak = 4275.156 ; gain = 2601.543 ; free physical = 22622 ; free virtual = 87505
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4275.156 ; gain = 0.000 ; free physical = 22622 ; free virtual = 87505
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/work/jdumont/workspaces/vivado/HBM_MB_Stream_test/HBM_MB_Stream_test.runs/synth_1/MicroBlaze_HBM_Streams_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4299.176 ; gain = 24.020 ; free physical = 22614 ; free virtual = 87508
INFO: [runtcl-4] Executing : report_utilization -file MicroBlaze_HBM_Streams_wrapper_utilization_synth.rpt -pb MicroBlaze_HBM_Streams_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 26 13:51:48 2020...
