INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX6_EdgeDetector/EX6_EdgeDetector.srcs/sources_1/new/EX6_EdgeDetector_SourceCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX6_EdgeDetector_SourceCode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivadoprojects/Tasks_2022-1_2022-2/EX6_EdgeDetector/EX6_EdgeDetector.srcs/sim_1/new/tb_EX6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_EX6
