<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>EDECR</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">EDECR, External Debug Execution Control Register</h1><p>The EDECR characteristics are:</p><h2>Purpose</h2><p>Controls Halting debug events.</p><h2>Configuration</h2><p><ins>If ARMv8.3-DoPD is implemented, this register is in the Core power domain.</ins></p><p><del>
        It is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del> whether EDECR is implemented in the Core power domain or in the Debug power domain.
      Some or all RW fields of this register have defined reset values, and:</del><ul><li><del>The register is not affected by a Warm reset.</del></li><li><del>If the register is implemented in the Core power domain the reset values apply on a Cold reset, and the register is not affected by an External debug reset.</del></li><li><del>If the register is implemented in the Debug power domain the reset values apply on an External debug reset, and the register is not affected by a Cold reset.</del></li></ul></p><p>If ARMv8.3-DoPD is <del>implemented, this register is in the Core power domain. If ARMv8.3-DoPD is </del>not implemented, this register is in the Debug power domain.</p><h2>Attributes</h2><p>EDECR is a 32-bit register.</p><h2>Field descriptions</h2><p>The EDECR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="29"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#SS_2">SS</a></td><td class="lr" colspan="1"><a href="#RCE_1">RCE</a></td><td class="lr" colspan="1"><a href="#OSUCE_0">OSUCE</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:3]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="SS_2">SS, bit [2]
              </h4><p>Halting step enable. Possible values of this field are:</p><table class="valuetable"><tr><th>SS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Halting step debug event disabled.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Halting step debug event enabled.</p></td></tr></table><p>If the value of EDECR.SS is changed when the PE is in Non-debug state, behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> as described in <span class="xref">'Changing the value of EDECR.SS when not in Debug state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p><p>The following resets apply:</p><ul><li><p>On a Cold reset, this field resets to:<ul><li>If ARMv8.3-DoPD is implemented, 
              
      <span class="binarynumber">0</span>.

  
            </li></ul></p></li><li><p>On <ins>an</ins><del>a</del> External debug reset, this field resets to:<ul><li>If ARMv8.3-DoPD is not implemented, 
              
      <span class="binarynumber">0</span>.

  
            </li></ul></p></li><li><p><ins>On a Warm reset, this field resets to:</ins><ul><li><ins>If ARMv8.3-DoPD is implemented, 
              
      an unchanged value.
  
            </ins></li></ul></p></li></ul><h4 id="RCE_1">RCE, bit [1]
              <div style="font-size:smaller;"><br/>When ARMv8.3-DoPD is not implemented:
                </div></h4><p>Reset Catch Enable.</p><table class="valuetable"><tr><th>RCE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Reset Catch debug event disabled.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Reset Catch debug event enabled.</p></td></tr></table><p><ins>The following resets apply:</ins></p><p><del>On a External debug reset, this field resets to </del><span class="binarynumber"><del>0</del></span><del>.
</del></p><ul><li><p><ins>On an External debug reset, this field resets to </ins><span class="binarynumber"><ins>0</ins></span><ins>.
</ins></p></li><li><p><ins>On a Warm reset, the value of this field is unchanged.</ins></p></li></ul><h4 id="0_1"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="OSUCE_0">OSUCE, bit [0]
              <div style="font-size:smaller;"><br/>When ARMv8.3-DoPD is not implemented:
                </div></h4><p>OS Unlock Catch Enable.</p><table class="valuetable"><tr><th>OSUCE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>OS Unlock Catch debug event disabled.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>OS Unlock Catch debug event enabled.</p></td></tr></table><p><ins>The following resets apply:</ins></p><p><del>On a External debug reset, this field resets to </del><span class="binarynumber"><del>0</del></span><del>.
</del></p><ul><li><p><ins>On an External debug reset, this field resets to </ins><span class="binarynumber"><ins>0</ins></span><ins>.
</ins></p></li><li><p><ins>On a Warm reset, the value of this field is unchanged.</ins></p></li></ul><h4 id="0_0"><div style="font-size:smaller;"><br/>
              Otherwise:
            </div></h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><div class="text_after_fields"></div><h2>Accessing the EDECR</h2><h4>EDECR can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>Debug</td><td><span class="hexnumber">0x024</span></td><td>EDECR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When (ARMv8.3-DoPD is not implemented or IsCorePowered()) and SoftwareLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When (ARMv8.3-DoPD is not implemented or IsCorePowered()) and !SoftwareLockStatus()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>