<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: Class Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li class="current"><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="functions.html"><span>All</span></a></li>
      <li><a href="functions_func.html"><span>Functions</span></a></li>
      <li><a href="functions_vars.html"><span>Variables</span></a></li>
      <li><a href="functions_type.html"><span>Typedefs</span></a></li>
      <li><a href="functions_enum.html"><span>Enumerations</span></a></li>
      <li><a href="functions_eval.html"><span>Enumerator</span></a></li>
      <li><a href="functions_rela.html"><span>Related&nbsp;Functions</span></a></li>
    </ul>
  </div>
  <div class="tabs3">
    <ul class="tablist">
      <li><a href="functions.html#index__"><span>_</span></a></li>
      <li><a href="functions_0x61.html#index_a"><span>a</span></a></li>
      <li><a href="functions_0x62.html#index_b"><span>b</span></a></li>
      <li><a href="functions_0x63.html#index_c"><span>c</span></a></li>
      <li><a href="functions_0x64.html#index_d"><span>d</span></a></li>
      <li><a href="functions_0x65.html#index_e"><span>e</span></a></li>
      <li><a href="functions_0x66.html#index_f"><span>f</span></a></li>
      <li><a href="functions_0x67.html#index_g"><span>g</span></a></li>
      <li><a href="functions_0x68.html#index_h"><span>h</span></a></li>
      <li><a href="functions_0x69.html#index_i"><span>i</span></a></li>
      <li><a href="functions_0x6a.html#index_j"><span>j</span></a></li>
      <li><a href="functions_0x6b.html#index_k"><span>k</span></a></li>
      <li><a href="functions_0x6c.html#index_l"><span>l</span></a></li>
      <li><a href="functions_0x6d.html#index_m"><span>m</span></a></li>
      <li class="current"><a href="functions_0x6e.html#index_n"><span>n</span></a></li>
      <li><a href="functions_0x6f.html#index_o"><span>o</span></a></li>
      <li><a href="functions_0x70.html#index_p"><span>p</span></a></li>
      <li><a href="functions_0x71.html#index_q"><span>q</span></a></li>
      <li><a href="functions_0x72.html#index_r"><span>r</span></a></li>
      <li><a href="functions_0x73.html#index_s"><span>s</span></a></li>
      <li><a href="functions_0x74.html#index_t"><span>t</span></a></li>
      <li><a href="functions_0x75.html#index_u"><span>u</span></a></li>
      <li><a href="functions_0x76.html#index_v"><span>v</span></a></li>
      <li><a href="functions_0x77.html#index_w"><span>w</span></a></li>
      <li><a href="functions_0x78.html#index_x"><span>x</span></a></li>
      <li><a href="functions_0x79.html#index_y"><span>y</span></a></li>
      <li><a href="functions_0x7a.html#index_z"><span>z</span></a></li>
      <li><a href="functions_0x7e.html#index_~"><span>~</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
Here is a list of all class members with links to the classes they belong to:

<h3><a class="anchor" id="index_n"></a>- n -</h3><ul>
<li>N
: <a class="el" href="structArmISA_1_1TlbEntry.html#afb996c55e70b44cd2d69669a4281037c">ArmISA::TlbEntry</a>
, <a class="el" href="structArmISA_1_1TableWalker_1_1WalkerState.html#a769a6d899c990819e3c43ea4b1d781a6">ArmISA::TableWalker::WalkerState</a>
, <a class="el" href="classRandom.html#afbe8f63d6e0fc8fa73d3e3111210b6c2">Random</a>
</li>
<li>n_committed_dist
: <a class="el" href="classBackEnd.html#a555e71db80078bff39793e731c61845c">BackEnd&lt; Impl &gt;</a>
</li>
<li>N_GATE
: <a class="el" href="classCrossbar.html#ad5107748ea23565b4e50caed2a23c5edaaca1458ebb2b3af839ba854d47ca9ccb">Crossbar</a>
</li>
<li>n_issued_dist
: <a class="el" href="classBackEnd.html#a1c6618376a3146985c29600edd117188">BackEnd&lt; Impl &gt;</a>
</li>
<li>nack()
: <a class="el" href="classX86ISA_1_1PS2Device.html#a9a763c8181cb96ef470f6c88065a1ea8">X86ISA::PS2Device</a>
</li>
<li>name
: <a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html#adab16d9f4a1e275a4b9617f879f293f6">ArmISA::ArmFault::FaultVals</a>
, <a class="el" href="structVncServer_1_1ServerInitMsg.html#a6eae06d81c2978c59247c84669d7a1db">VncServer::ServerInitMsg</a>
, <a class="el" href="classAlphaISA_1_1ItbPageFault.html#a438325a2d339aedb3a4f9668233d5132">AlphaISA::ItbPageFault</a>
, <a class="el" href="classResourceRequest.html#a17c337624525e1a00cb2afdce32f699d">ResourceRequest</a>
, <a class="el" href="classResourcePool.html#a80e9b382e5863f4063b97f1119646bfe">ResourcePool</a>
, <a class="el" href="classAlphaISA_1_1ItbAcvFault.html#a0b1aa81bec57596078bb9e827273f7c7">AlphaISA::ItbAcvFault</a>
, <a class="el" href="classResourcePool.html#a18ff6f36285e5310f59fdbcd91a3aaa4">ResourcePool</a>
, <a class="el" href="classCacheUnitEvent.html#a295fbbd52bec4f22d71e048fe89e261a">CacheUnitEvent</a>
, <a class="el" href="classFuncUnit.html#a1dff2db7af9ede2f1150e4300b6167e5">FuncUnit</a>
, <a class="el" href="classAlphaISA_1_1UnimplementedOpcodeFault.html#a02c6717b4d53db27f47d8a3cfc5ad601">AlphaISA::UnimplementedOpcodeFault</a>
, <a class="el" href="classDefaultCommit.html#ac2d70d78748d1290f2ea899a4df5dc89">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classDefaultDecode.html#ad166501b19937a49d35f2675a0bd5a3f">DefaultDecode&lt; Impl &gt;</a>
, <a class="el" href="classAlphaISA_1_1FloatEnableFault.html#a38d805f94b56de3eb1fa816b26ad48f0">AlphaISA::FloatEnableFault</a>
, <a class="el" href="classDefaultFetch.html#afec28fabd3348914f70a53c76f2bea72">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classSimpleFreeList.html#afdca434272073566a9733483c1425d30">SimpleFreeList</a>
, <a class="el" href="structMipsISA_1_1MipsFaultBase_1_1FaultVals.html#a41a22c92eea54ad6e7890b1eaa1ccf92">MipsISA::MipsFaultBase::FaultVals</a>
, <a class="el" href="structSinic_1_1Regs_1_1Info.html#a14c4a2a7fe15291e3bedc712097a2c44">Sinic::Regs::Info</a>
, <a class="el" href="classAlphaISA_1_1PalFault.html#ac6e45212c6baef3587bbfd83e2243d54">AlphaISA::PalFault</a>
, <a class="el" href="classDefaultIEW.html#a8fca19281a638f03bc418753db1e818a">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classInstructionQueue.html#a8b40eaa82b9a37a4473d536d1234e8f9">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classAlphaISA_1_1IntegerOverflowFault.html#a321b4ee88841ee2d260697ced5e56cd0">AlphaISA::IntegerOverflowFault</a>
, <a class="el" href="classLSQ.html#aada2d545d8e9710fcd0246be180ef3c9">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a0cef3b1004d2ab55020be38fb9c40ac4">LSQUnit&lt; Impl &gt;</a>
, <a class="el" href="classSyscallDesc.html#aba5c3ec10949565007655a5f6dda68bc">SyscallDesc</a>
, <a class="el" href="structPAL.html#a1d4a28d3e644e4f29da173535eaac519">PAL</a>
, <a class="el" href="classMemDepUnit.html#a33346b762181d3922e8c9a69d51c1571">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
, <a class="el" href="classMemDepUnit_1_1MemDepEntry.html#a0a5da9095d19abdfd8bcd2de5b766865">MemDepUnit&lt; MemDepPred, Impl &gt;::MemDepEntry</a>
, <a class="el" href="classAlphaISA_1_1ProcessInfo.html#a5966429df764333f9fa37c8d1350cc39">AlphaISA::ProcessInfo</a>
, <a class="el" href="classDefaultRename.html#aa92a3d4809fa1b229a3e34e6811619c9">DefaultRename&lt; Impl &gt;</a>
, <a class="el" href="classROB.html#a9a858a2e3b275030abc2d40fa3af09fc">ROB&lt; Impl &gt;</a>
, <a class="el" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html#a7497468d128c62a08e447c07b6333071">SparcISA::SparcFaultBase::FaultVals</a>
, <a class="el" href="classAlphaISA_1_1MachineCheckFault.html#ae23b7a3ce0726e7c8b7bc637062f4ed3">AlphaISA::MachineCheckFault</a>
, <a class="el" href="classArmISA_1_1ArmFaultVals.html#aa607f799984a43bf65bfa84bbf8ecb91">ArmISA::ArmFaultVals&lt; T &gt;</a>
, <a class="el" href="classScoreboard.html#ab939d3163992146970879ec12ef880bd">Scoreboard</a>
, <a class="el" href="classBackEnd_1_1InstQueue.html#a024662e69cc773b11ad790b9b4f4f888">BackEnd&lt; Impl &gt;::InstQueue</a>
, <a class="el" href="classArmISA_1_1ProcessInfo.html#ac80b1d4d47235ffa5a24c6e0675fa6e7">ArmISA::ProcessInfo</a>
, <a class="el" href="classBackEnd.html#a471349f25b7094fb344e55316cbb37fc">BackEnd&lt; Impl &gt;</a>
, <a class="el" href="classFrontEnd.html#ac874166ad60bc1c6551677e91e6f629c">FrontEnd&lt; Impl &gt;</a>
, <a class="el" href="classAlphaISA_1_1AlignmentFault.html#aac03715d48563c89000479210719b6ef">AlphaISA::AlignmentFault</a>
, <a class="el" href="structArmISA_1_1TableWalker_1_1WalkerState.html#a43a3fecaf0dbc4cbc5cdf6294c844629">ArmISA::TableWalker::WalkerState</a>
, <a class="el" href="classInorderBackEnd.html#a22ce5325d23fe046fb879d53487a8e0e">InorderBackEnd&lt; Impl &gt;</a>
, <a class="el" href="classInstQueue.html#ae3508a7817a366b7f9cee2e09b96adc0">InstQueue&lt; Impl &gt;</a>
, <a class="el" href="classGenericISA_1_1M5DebugFault.html#af12cd549127a2bf830db7070524833cb">GenericISA::M5DebugFault</a>
, <a class="el" href="classOzoneLSQ.html#ae89a2c98565af548214a04c62ae922a7">OzoneLSQ&lt; Impl &gt;</a>
, <a class="el" href="classLWBackEnd.html#af8a71cd71a43eb26edb40879e12b8921">LWBackEnd&lt; Impl &gt;</a>
, <a class="el" href="classStats_1_1Info.html#abe4082dfa97d429968b74c22f45b6033">Stats::Info</a>
, <a class="el" href="classAlphaISA_1_1ResetFault.html#aac4882d6c50139be232b08193813872f">AlphaISA::ResetFault</a>
, <a class="el" href="classMipsISA_1_1MipsFault.html#af8e3b2d755b1f47f6e3f6045d73d2438">MipsISA::MipsFault&lt; T &gt;</a>
, <a class="el" href="classOzoneLWLSQ.html#a1b05756e0027b403f6290c131c08defd">OzoneLWLSQ&lt; Impl &gt;</a>
, <a class="el" href="classPCEvent.html#ad50aa540e6dae15b7952ca457fcdcd0f">PCEvent</a>
, <a class="el" href="classMipsISA_1_1ProcessInfo.html#a09db8ea001c48f5f05988fd0d54e2b5a">MipsISA::ProcessInfo</a>
, <a class="el" href="classSimpleThread.html#a1823cd83d521863f66454d25e8be5407">SimpleThread</a>
, <a class="el" href="classTrafficGen_1_1StateGraph.html#a38302912289dbed1483ec896f851df0e">TrafficGen::StateGraph</a>
, <a class="el" href="classAlphaISA_1_1ArithmeticFault.html#a4ae214cf4fe384590a450559dd76f7f2">AlphaISA::ArithmeticFault</a>
, <a class="el" href="classPowerISA_1_1PowerFault.html#a1f3ac668a854e86a5e9fb4cd21280857">PowerISA::PowerFault</a>
, <a class="el" href="classTrafficGen_1_1StateGraph_1_1BaseGen.html#a9441561777888c33dfb74cb3c7866790">TrafficGen::StateGraph::BaseGen</a>
, <a class="el" href="classCpuLocalTimer_1_1Timer.html#a7b8f1b7af7f63ce3260841fb0e89e019">CpuLocalTimer::Timer</a>
, <a class="el" href="classPowerISA_1_1ProcessInfo.html#a16e6a5ba7c3d9052c9de78c5e7ef2484">PowerISA::ProcessInfo</a>
, <a class="el" href="classSp804_1_1Timer.html#a93b240a2cfae8bffb9f80b46a65189b9">Sp804::Timer</a>
, <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#a6fd6eb34df8ab2a4451ebb4576ac173c">CopyEngine::CopyEngineChannel</a>
, <a class="el" href="structStats_1_1ScalarPrint.html#a5be372119c7d55a9d96688aaa060cc79">Stats::ScalarPrint</a>
, <a class="el" href="classAlphaISA_1_1InterruptFault.html#a58ecd7ba4de7185f35f0d6d4cc544947">AlphaISA::InterruptFault</a>
, <a class="el" href="classSparcISA_1_1SparcFault.html#ac726303f23ea620db3f1ca937f3b821d">SparcISA::SparcFault&lt; T &gt;</a>
, <a class="el" href="classEtherInt.html#aeec88b8e0f2f590ba84ebb1a2f82a269">EtherInt</a>
, <a class="el" href="classEtherLink_1_1Link.html#a5d5bd037a5b4147fa2f3cddba62e0d8e">EtherLink::Link</a>
, <a class="el" href="classX86ISA_1_1X86FaultBase.html#ac93e4825175390ef4cc791623d3e5dd1">X86ISA::X86FaultBase</a>
, <a class="el" href="classIGbE_1_1DescCache.html#ad4ee4bf9f52eba1cc7278a645e417f59">IGbE::DescCache&lt; T &gt;</a>
, <a class="el" href="classIntel8254Timer_1_1Counter.html#a559c410e75b67a9c84c1117961edfd12">Intel8254Timer::Counter</a>
, <a class="el" href="classAlphaISA_1_1DtbFault.html#a423dd22dfcafca990b8adfb44cff78ae">AlphaISA::DtbFault</a>
, <a class="el" href="classX86ISA_1_1UnimpInstFault.html#a907d9b4005fffcf3de64dd29b1bedd5f">X86ISA::UnimpInstFault</a>
, <a class="el" href="classIntel8254Timer.html#aab433266fe0acbb9c3f4a7241f59d5c2">Intel8254Timer</a>
, <a class="el" href="classMC146818.html#ad021f6866d4b84535b2f5f97c28e6c5d">MC146818</a>
, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#a71d9bf19b2b88ced85a67935111fcfeb">X86ISA::Walker::WalkerState</a>
, <a class="el" href="classKernel_1_1Statistics.html#a7cf7d63bf1c0c76c53bc6a82cb7c88a3">Kernel::Statistics</a>
, <a class="el" href="classSystemCalls_3_01Linux_01_4.html#a43c76f5a41ec01bc5b36572221a5729d">SystemCalls&lt; Linux &gt;</a>
, <a class="el" href="structStats_1_1VectorPrint.html#aa1c8b85457fa70786c79d0196cffb548">Stats::VectorPrint</a>
, <a class="el" href="classAlphaISA_1_1NDtbMissFault.html#ad9f7a6a07e23bdeeb0df00bbb926598f">AlphaISA::NDtbMissFault</a>
, <a class="el" href="classX86ISA_1_1ProcessInfo.html#a9b7f3846a8ae9169254c76c61dba122d">X86ISA::ProcessInfo</a>
, <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ad75fb2967c6858ce5dc4e9e870aec180">SystemCalls&lt; Tru64 &gt;</a>
, <a class="el" href="classBaseBus_1_1Layer.html#ad0c54d781754a1ddd3aaa0a2277e1c6e">BaseBus::Layer&lt; PortClass &gt;</a>
, <a class="el" href="classCallbackQueue.html#a7d5bb748c854b176d7046e9bad1e6465">CallbackQueue</a>
, <a class="el" href="classBaseTags.html#aff79e425ffdc63565e523e08dbad63d2">BaseTags</a>
, <a class="el" href="classPacketQueue.html#ad9e9d31612c83b9e698ecbcc725ccdda">PacketQueue</a>
, <a class="el" href="classAlphaISA_1_1PDtbMissFault.html#a0ca6eebe9d4495fadb1e6051cd65570a">AlphaISA::PDtbMissFault</a>
, <a class="el" href="classDebug_1_1Flag.html#a6aa8c180dbb48512599136a95bb36eb4">Debug::Flag</a>
, <a class="el" href="classMasterPacketQueue.html#a056fdc8f634b715ef420a2fe4c50e98c">MasterPacketQueue</a>
, <a class="el" href="classSlavePacketQueue.html#a4e69d5ba81d0fba0427eebb7cafece98">SlavePacketQueue</a>
, <a class="el" href="classBaseRemoteGDB_1_1HardBreakpoint.html#a54237898f2ccd59a59a763b1f9af5dfc">BaseRemoteGDB::HardBreakpoint</a>
, <a class="el" href="classPageTable.html#a19e436eaf697b897e10f091a4d06b32d">PageTable</a>
, <a class="el" href="classPhysicalMemory.html#a941059c699fc6ff72dea60f73e4f9056">PhysicalMemory</a>
, <a class="el" href="structStats_1_1DistPrint.html#a8effa42b5694542dac7f6fb7f1df4230">Stats::DistPrint</a>
, <a class="el" href="classAlphaISA_1_1DtbPageFault.html#a721ff727bd40f2126fddad57dd8a8917">AlphaISA::DtbPageFault</a>
, <a class="el" href="classBaseRemoteGDB.html#a5d4c981673721b489c2dc9b12139d5de">BaseRemoteGDB</a>
, <a class="el" href="classPort.html#a50829f8dbf48bf6d03bceb9790be51b7">Port</a>
, <a class="el" href="classMessageBuffer.html#aab0ac594622be8e44358e76e66bb91d5">MessageBuffer</a>
, <a class="el" href="classGDBListener.html#a096a2920a056c7aaf139046b69dd5d8b">GDBListener</a>
, <a class="el" href="classPerfectSwitch.html#aca26d56f843a1a5dedef4f3c6a3725bf">PerfectSwitch</a>
, <a class="el" href="classThrottle.html#a472d128eee06529e9a21763b9c7d9a3b">Throttle</a>
, <a class="el" href="classAlphaISA_1_1DtbAcvFault.html#ad2fea0ebbd4e3b9fbf304ae2319e602a">AlphaISA::DtbAcvFault</a>
, <a class="el" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">Stats::DataWrap&lt; Derived, InfoProxyType &gt;</a>
, <a class="el" href="classEvent.html#a8659815158da793f30fd5147d6f7fe20">Event</a>
, <a class="el" href="classEventQueue.html#a941ff2f7b22c4e9990209bda7d58fb34">EventQueue</a>
, <a class="el" href="classStats_1_1DataWrap.html#a5aedc6d0cede7175e39e0d2962264450">Stats::DataWrap&lt; Derived, InfoProxyType &gt;</a>
, <a class="el" href="classEventWrapper.html#a73470231f2e1117502f60fecfbbc9773">EventWrapper&lt; T, F &gt;</a>
, <a class="el" href="classFaultBase.html#a70d24f6fcbc429e1b3941e84a754c38e">FaultBase</a>
, <a class="el" href="structStats_1_1SparseHistPrint.html#ab767d5886007c432b86a42171f7e1206">Stats::SparseHistPrint</a>
, <a class="el" href="classAlphaISA_1_1DtbAlignmentFault.html#a413fca1cdae4900632e03203640d5773">AlphaISA::DtbAlignmentFault</a>
, <a class="el" href="classActivityRecorder.html#a50325e60e85652f7ddbab70e9d66bf5d">ActivityRecorder</a>
, <a class="el" href="classUnimpFault.html#a2b1a71d069776ddbd1b2c863639dbdeb">UnimpFault</a>
, <a class="el" href="classReExec.html#ab77ecac132a0a0bb07f91aa428dce57d">ReExec</a>
, <a class="el" href="classPipelineStage.html#a7f3817c7481be5e24e2d09d987126653">PipelineStage</a>
, <a class="el" href="classGenericPageTableFault.html#ab4851411027cfb15dddbbc7adb4bd2c5">GenericPageTableFault</a>
, <a class="el" href="classGenericAlignmentFault.html#ab06e3370bc802866905dcb674cf080bd">GenericAlignmentFault</a>
, <a class="el" href="classAlphaISA_1_1ItbFault.html#a176e777c6e76d2109af42bf277c2b339">AlphaISA::ItbFault</a>
, <a class="el" href="classRegDepMap.html#ad7a760dee928cbbf976aa52a11f65c48">RegDepMap</a>
, <a class="el" href="classGlobals.html#a1c1e9a4e17bc5ca03abd82e05c446ed8">Globals</a>
, <a class="el" href="classSerializable.html#a970f537b2f01c6653e92f2dc7a1a4b4d">Serializable</a>
, <a class="el" href="classResource.html#a0dc98d91cd7aefea8225c28e3e799f6f">Resource</a>
, <a class="el" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">SimObject</a>
</li>
<li>name_off
: <a class="el" href="classArmISA_1_1ProcessInfo.html#a35ac3c5298b178a2eb35157b710ba706">ArmISA::ProcessInfo</a>
, <a class="el" href="classMipsISA_1_1ProcessInfo.html#ab052e62450b70aca45c16e7d7e6c2f64">MipsISA::ProcessInfo</a>
, <a class="el" href="classPowerISA_1_1ProcessInfo.html#aa4ca456b2cd9db5385bd9b85c21d3e6e">PowerISA::ProcessInfo</a>
, <a class="el" href="classX86ISA_1_1ProcessInfo.html#ac89f02330ca4ddd376a47c10148f4c71">X86ISA::ProcessInfo</a>
, <a class="el" href="classAlphaISA_1_1ProcessInfo.html#a900daf0ce0938c75f70ca6afc6a10817">AlphaISA::ProcessInfo</a>
</li>
<li>namelen
: <a class="el" href="structVncServer_1_1ServerInitMsg.html#a85427570eb394ef573b685f3f1f49b73">VncServer::ServerInitMsg</a>
</li>
<li>nameOut()
: <a class="el" href="classSerializable.html#a23ac872f198ad03a95312016697de6b8">Serializable</a>
</li>
<li>nanosleep
: <a class="el" href="classSystemCalls_3_01Linux_01_4.html#a9fb2bd11cb6fc8afde04b16baabec690a08c37b5dc9a19c2ed82b892e37edc0c1">SystemCalls&lt; Linux &gt;</a>
</li>
<li>native_listener
: <a class="el" href="classTrace_1_1NativeTrace.html#ae2e2bad5eb0796d3f050a21d1f4074f7">Trace::NativeTrace</a>
</li>
<li>NativeTrace()
: <a class="el" href="classTrace_1_1NativeTrace.html#afa08089b1d264deea4f5b715427b9c1f">Trace::NativeTrace</a>
</li>
<li>NativeTraceRecord()
: <a class="el" href="classTrace_1_1NativeTraceRecord.html#a56146f7553eec5cf9307f110eea7335b">Trace::NativeTraceRecord</a>
</li>
<li>NCH
: <a class="el" href="classTechParameter.html#aa1f2516929d7d719f2afe7c7c1b5686fa5a68b57adf9598df496aa9f2cda7963e">TechParameter</a>
</li>
<li>nCommittedDist
: <a class="el" href="classLWBackEnd.html#adde86a06a98cd0a70c24510fced36962">LWBackEnd&lt; Impl &gt;</a>
</li>
<li>ncpus
: <a class="el" href="structTru64_1_1cpu__info.html#a817ee715ec22ab7007c25f7f459b79fa">Tru64::cpu_info</a>
</li>
<li>NDtbMissFault()
: <a class="el" href="classAlphaISA_1_1NDtbMissFault.html#a591e10f32450aa5d70e185f8571fe3d7">AlphaISA::NDtbMissFault</a>
</li>
<li>need_stage()
: <a class="el" href="classInputUnit__d.html#a15a17531551e2af70df3dde028ce48af">InputUnit_d</a>
, <a class="el" href="classVirtualChannel__d.html#a90047f5008a97d2c3547eec66b995cc9">VirtualChannel_d</a>
</li>
<li>need_stage_nextcycle()
: <a class="el" href="classInputUnit__d.html#a263be4573aabca6d4eda93704cbf8dbb">InputUnit_d</a>
, <a class="el" href="classVirtualChannel__d.html#a87c438abb6d856c28eb003b82eabae8d">VirtualChannel_d</a>
</li>
<li>needMoreBytes()
: <a class="el" href="classAlphaISA_1_1Decoder.html#ae35e2097ae0ba710724661cc3aa70832">AlphaISA::Decoder</a>
, <a class="el" href="classArmISA_1_1Decoder.html#ae2518bfaf96c4a7c344b47e918932a79">ArmISA::Decoder</a>
, <a class="el" href="classMipsISA_1_1Decoder.html#a4a8f2f043987b18939aaabf8eded42fd">MipsISA::Decoder</a>
, <a class="el" href="classPowerISA_1_1Decoder.html#ac792bb3ce04cbef7db3aeba65f1e70c0">PowerISA::Decoder</a>
, <a class="el" href="classSparcISA_1_1Decoder.html#ad093420afdd16dcee1c8696fc0ab9aca">SparcISA::Decoder</a>
, <a class="el" href="classX86ISA_1_1Decoder.html#a2587278184170afdca6a7b2e632c9559">X86ISA::Decoder</a>
</li>
<li>needs()
: <a class="el" href="classInOrderCPU_1_1StageScheduler.html#a65529ba7e8f3a41f07b3bfb010416f18">InOrderCPU::StageScheduler</a>
</li>
<li>NeedsExclusive
: <a class="el" href="classMemCmd.html#a0b77a388443f8e19a4b97b16b655f254a2a1e37188920ec02675e308da5b3bb15">MemCmd</a>
</li>
<li>needsExclusive
: <a class="el" href="classMSHR_1_1TargetList.html#a4a9b316291fc1ffaad107878ae0a9f39">MSHR::TargetList</a>
, <a class="el" href="classMSHR.html#ae388ec8c9c085062f17c8ba604e203a5">MSHR</a>
, <a class="el" href="classMemCmd.html#afa4683b1fdc52c130e937e44cf099e99">MemCmd</a>
, <a class="el" href="classPacket.html#a8253b8071875b38bfc412c9cd53efc10">Packet</a>
</li>
<li>needsResponse()
: <a class="el" href="classMemCmd.html#ad156e33e6207b50f013c61b9ae641212">MemCmd</a>
, <a class="el" href="classPacket.html#a3eafb3dde5f57c16f684862aff8da0b3">Packet</a>
</li>
<li>NeedsResponse
: <a class="el" href="classMemCmd.html#a0b77a388443f8e19a4b97b16b655f254a0793ecde69891c14b15851813e2bacfd">MemCmd</a>
</li>
<li>needsTSO
: <a class="el" href="classLSQUnit.html#a9be5c5c21dc1b270f712c406e3deeb41">LSQUnit&lt; Impl &gt;</a>
</li>
<li>NEG_DFF
: <a class="el" href="classFlipFlop.html#ad83cedd156c09b9c862fb83163c9176ca95591b3a77ccbf5e96b38eeef20d5791">FlipFlop</a>
</li>
<li>neitherReadNorWrite
: <a class="el" href="classSimpleDRAM.html#a05b87deab64ad93377e8c2b96c2254f1">SimpleDRAM</a>
</li>
<li>NetDest()
: <a class="el" href="classNetDest.html#a5744572beb89ebe96d1f294c1a599ab0">NetDest</a>
</li>
<li>netmask()
: <a class="el" href="structNet_1_1IpNetmask.html#a48f75577f400e944793b6c31e81d2324">Net::IpNetmask</a>
</li>
<li>Network()
: <a class="el" href="classNetwork.html#aa3e4c9833fa2e198937c375d5e95844e">Network</a>
</li>
<li>NetworkInterface()
: <a class="el" href="classNetworkInterface.html#ac87930f9646a3eb1abd4f2cb88b5986f">NetworkInterface</a>
</li>
<li>NetworkInterface_d()
: <a class="el" href="classNetworkInterface__d.html#a7dcf6bb487db407a0587c57564a9597f">NetworkInterface_d</a>
</li>
<li>NetworkLink()
: <a class="el" href="classNetworkLink.html#a2a0e182357a10f71e665a25cca044ccd">NetworkLink</a>
</li>
<li>NetworkLink_d()
: <a class="el" href="classNetworkLink__d.html#a06d33b320b535b4264aea3012215f292">NetworkLink_d</a>
</li>
<li>NetworkMessage()
: <a class="el" href="classNetworkMessage.html#a8ebc1384b6eefd5cbe51791fda9ccae1">NetworkMessage</a>
</li>
<li>NetworkTest()
: <a class="el" href="classNetworkTest.html#ae637419f486b36ffe0568db52c390858">NetworkTest</a>
</li>
<li>networktest
: <a class="el" href="classNetworkTest_1_1CpuPort.html#ae5d4608237a2ed420f3d8b71e630ad46">NetworkTest::CpuPort</a>
</li>
<li>NetworkTestSenderState()
: <a class="el" href="classNetworkTest_1_1NetworkTestSenderState.html#a2d71b8c7af2779fed378f439e5ae0928">NetworkTest::NetworkTestSenderState</a>
</li>
<li>Never
: <a class="el" href="classSETranslatingPortProxy.html#a01de9dcdbb9fc281bf2abb35fb937fdca7b598bd1fe0929745dc4801f72d886b8">SETranslatingPortProxy</a>
</li>
<li>new_cycle_count
: <a class="el" href="structSharedData.html#afa8739b66b1bd325818ea3026e0cb910">SharedData</a>
</li>
<li>new_instruction
: <a class="el" href="structSharedData.html#a799216edbe73159651aa260583c0b376">SharedData</a>
</li>
<li>new_pc
: <a class="el" href="structSharedData.html#acc0b273337a5dcd8c833d1c37aae4efa">SharedData</a>
</li>
<li>newInfoSet
: <a class="el" href="classAlphaISA_1_1Interrupts.html#a83b85f6c4ee89e1ce470c3eebd67e34b">AlphaISA::Interrupts</a>
, <a class="el" href="classMipsISA_1_1Interrupts.html#a03978e405586df6326d79c5385066332">MipsISA::Interrupts</a>
</li>
<li>newIpl
: <a class="el" href="classAlphaISA_1_1Interrupts.html#aabe54869db672a525da874f173983837">AlphaISA::Interrupts</a>
, <a class="el" href="classMipsISA_1_1Interrupts.html#ae38a2e4a5b1eba23b150e3b5585d67eb">MipsISA::Interrupts</a>
</li>
<li>newPCState
: <a class="el" href="classCheckerCPU.html#a9f7d7e770ca667fc24eda455da57a5a9">CheckerCPU</a>
</li>
<li>newPhysReg
: <a class="el" href="structDefaultRename_1_1RenameHistory.html#ae07270da0f611f5a3a63cb9b093c982c">DefaultRename&lt; Impl &gt;::RenameHistory</a>
</li>
<li>newselect
: <a class="el" href="classSystemCalls_3_01Linux_01_4.html#a9fb2bd11cb6fc8afde04b16baabec690af0bf4a017b325efdf04018a372992196">SystemCalls&lt; Linux &gt;</a>
</li>
<li>newState
: <a class="el" href="structTrace_1_1ArmNativeTrace_1_1ThreadState.html#a2083da5d7ccee0b076db921aa0d3645e">Trace::ArmNativeTrace::ThreadState</a>
</li>
<li>newSummary
: <a class="el" href="classAlphaISA_1_1Interrupts.html#adca0d86c4f176f7ff47d4ece0b5f1584">AlphaISA::Interrupts</a>
, <a class="el" href="classMipsISA_1_1Interrupts.html#a49ebf3c833f48191a54c0a1bc2699ca1">MipsISA::Interrupts</a>
</li>
<li>next
: <a class="el" href="classDependencyEntry.html#ad5cc31f8d1e648b6b929d0a088b9bb1a">DependencyEntry&lt; DynInstPtr &gt;</a>
, <a class="el" href="structCopyEngineReg_1_1DmaDesc.html#a713a82ee4ecbc75e23612fe861e3127b">CopyEngineReg::DmaDesc</a>
, <a class="el" href="classFALRUBlk.html#a0d8a992f0470c01230f645d6fe9697a8">FALRUBlk</a>
, <a class="el" href="classChunkGenerator.html#a63fdb7269e0119e9ca0a48ddeb642689">ChunkGenerator</a>
</li>
<li>next_thread_stack_base
: <a class="el" href="classProcess.html#ac4a596533bb0a396529a8b380d613025">Process</a>
</li>
<li>nextAddr
: <a class="el" href="classChunkGenerator.html#afc3b5a060184ac5b2b0b7dee26ab406d">ChunkGenerator</a>
, <a class="el" href="classTrafficGen_1_1StateGraph_1_1LinearGen.html#ab8ca8398bac3d0b0437bbb3d84082e2e">TrafficGen::StateGraph::LinearGen</a>
</li>
<li>nextBin
: <a class="el" href="classEvent.html#a42b7f34d8c5107bcb8ddf2c1b283dde6">Event</a>
</li>
<li>nextBkpt
: <a class="el" href="classSparcISA_1_1RemoteGDB.html#aa75bc1ce9e242fa56d146434e5b72553">SparcISA::RemoteGDB</a>
, <a class="el" href="classX86ISA_1_1RemoteGDB.html#a9354fcddba79a8865511bacff56d5e24">X86ISA::RemoteGDB</a>
</li>
<li>nextCycle
: <a class="el" href="classTraceCPU.html#aafd1b2ee9e1d6c48ee317aed5ab68235">TraceCPU</a>
, <a class="el" href="classClockedObject.html#afeec54486c377fa6d0825f9d24d64ab3">ClockedObject</a>
</li>
<li>nextElement
: <a class="el" href="classTrafficGen_1_1StateGraph_1_1TraceGen.html#a7b2d20da17ee9c4b3bd2349c5db05a67">TrafficGen::StateGraph::TraceGen</a>
</li>
<li>nextEventTick()
: <a class="el" href="classTrafficGen_1_1StateGraph.html#aa37281da2bb129b241e684680e300616">TrafficGen::StateGraph</a>
</li>
<li>nextExecuteTick()
: <a class="el" href="classTrafficGen_1_1StateGraph_1_1BaseGen.html#a5a5f574b94033e39498f10426cf63187">TrafficGen::StateGraph::BaseGen</a>
, <a class="el" href="classTrafficGen_1_1StateGraph_1_1IdleGen.html#ad3b9aa08559acfe3a47a2bdc6bed390a">TrafficGen::StateGraph::IdleGen</a>
, <a class="el" href="classTrafficGen_1_1StateGraph_1_1LinearGen.html#aa464a7cce048b5a889bf3d7ad48575ab">TrafficGen::StateGraph::LinearGen</a>
, <a class="el" href="classTrafficGen_1_1StateGraph_1_1RandomGen.html#a738522024d64f0ebf64df6bdb9d05f31">TrafficGen::StateGraph::RandomGen</a>
, <a class="el" href="classTrafficGen_1_1StateGraph_1_1TraceGen.html#a4ca7e63d8af0a5364d49dd8eefe443ab">TrafficGen::StateGraph::TraceGen</a>
</li>
<li>NextGlobalsOffset
: <a class="el" href="classSparcISA_1_1ISA.html#aeed6dbcc8a1ee348dab60ec20b9aec82a3376fd9caea14c1692d8afc4eaec8baa">SparcISA::ISA</a>
</li>
<li>nextIdxs()
: <a class="el" href="classArmISA_1_1VfpMacroOp.html#a114712b265c9cbb3bf43b771a52120af">ArmISA::VfpMacroOp</a>
</li>
<li>nextInBin
: <a class="el" href="classEvent.html#a34e53d04849dd6e70a855155a6e8b686">Event</a>
</li>
<li>nextInstAddr()
: <a class="el" href="classGenericISA_1_1PCStateBase.html#a18f3aec047b0a3fdefb6b460e58e53dc">GenericISA::PCStateBase</a>
, <a class="el" href="classBaseDynInst.html#a60fd1b6516cfbd2d3a4e28bc888349e5">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classCheckerCPU.html#ab37eb3cab2048441b6b201fd72081a2d">CheckerCPU</a>
, <a class="el" href="classCheckerThreadContext.html#adc68bd2c604784ad50573a97ede9a5c4">CheckerThreadContext&lt; TC &gt;</a>
, <a class="el" href="classInOrderCPU.html#a835f32bb014f1c6a44293db47bb7730b">InOrderCPU</a>
, <a class="el" href="classInOrderDynInst.html#ae5bc1c222cee5bdd28961e30d0c0d062">InOrderDynInst</a>
, <a class="el" href="classInOrderThreadContext.html#adc1482bb36dcfa084966604c35a6484e">InOrderThreadContext</a>
, <a class="el" href="classDefaultCommit.html#ad8d90509161799f6d87a839edef3c7b6">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classFullO3CPU.html#abbe48917459a8c6e7f2e3e93ebe50acc">FullO3CPU&lt; Impl &gt;</a>
, <a class="el" href="classO3ThreadContext.html#a578c72046a38346bc4637a0637e82d1d">O3ThreadContext&lt; Impl &gt;</a>
, <a class="el" href="classBaseSimpleCPU.html#a55c758e5062219839e7d09a584bd1ea0">BaseSimpleCPU</a>
, <a class="el" href="classSimpleThread.html#adc2011fe77988b3d733f20d6102acfd3">SimpleThread</a>
, <a class="el" href="classThreadContext.html#ad1e9368e599faf3861a5834db79c13e8">ThreadContext</a>
, <a class="el" href="classProxyThreadContext.html#a3699f6cd35cdf4854c83f9a9b5842ac2">ProxyThreadContext&lt; TC &gt;</a>
</li>
<li>nextInstSeqNum()
: <a class="el" href="classInOrderCPU.html#ad606fa1113050a938da8b8af7f797660">InOrderCPU</a>
</li>
<li>nextMode
: <a class="el" href="structArmISA_1_1ArmFault_1_1FaultVals.html#a74e3275eadfb56f5866d8b78edd3e034">ArmISA::ArmFault::FaultVals</a>
, <a class="el" href="classArmISA_1_1ArmFault.html#a5c92c282cacbf2692b892b350531ff93">ArmISA::ArmFault</a>
, <a class="el" href="classArmISA_1_1ArmFaultVals.html#ac5fa9194150bc5d5340b5caaa8a5bfeb">ArmISA::ArmFaultVals&lt; T &gt;</a>
</li>
<li>nextMSHRReadyTime()
: <a class="el" href="classCache.html#a050924cb3846b27da82df1a8c53e2123">Cache&lt; TagStore &gt;</a>
, <a class="el" href="classMSHRQueue.html#a311569e90eb2afca38a339ca1d2c330e">MSHRQueue</a>
</li>
<li>nextnlu()
: <a class="el" href="classAlphaISA_1_1TLB.html#adaeb55dc918a48bb9a631b5d4691cedb">AlphaISA::TLB</a>
, <a class="el" href="classMipsISA_1_1TLB.html#a4b61514ed18e9d037cdca7b3f29a5dc5">MipsISA::TLB</a>
, <a class="el" href="classPowerISA_1_1TLB.html#a6812a72ea5a4a2360909b571a2878f69">PowerISA::TLB</a>
</li>
<li>NextPage
: <a class="el" href="classSETranslatingPortProxy.html#a01de9dcdbb9fc281bf2abb35fb937fdcafd2438e12a9b9544f71d61d67f0f5d4f">SETranslatingPortProxy</a>
</li>
<li>nextPC
: <a class="el" href="structTimeBufStruct_1_1decodeComm.html#a6d513ce91749812bf3257e082729f35b">TimeBufStruct&lt; Impl &gt;::decodeComm</a>
, <a class="el" href="classFrontEnd.html#ac62022faf06670a9956c738f0c714f56">FrontEnd&lt; Impl &gt;</a>
, <a class="el" href="structNullPredictor_1_1BPredInfo.html#a807d7578253c3ae83df5e965c973435f">NullPredictor&lt; Impl &gt;::BPredInfo</a>
, <a class="el" href="structOzoneThreadState.html#a0f14e3aa38ee2dd00c14042dafc86c84">OzoneThreadState&lt; Impl &gt;</a>
</li>
<li>nextPID
: <a class="el" href="classSystem.html#ae1d01a49f4377cd464f394f75efa88c4">System</a>
</li>
<li>nextPrefetchReadyTime()
: <a class="el" href="classBasePrefetcher.html#abebdde0590157b677088680b6e1ec9e4">BasePrefetcher</a>
</li>
<li>nextPrivilegeLevel
: <a class="el" href="structSparcISA_1_1SparcFaultBase_1_1FaultVals.html#a0be870a78bb73ec9ba26f2fffdc73c95">SparcISA::SparcFaultBase::FaultVals</a>
</li>
<li>nextProgressMessage
: <a class="el" href="classMemTest.html#a13ce86ba7e6a10b0c3b06583f1818a54">MemTest</a>
</li>
<li>nextRefTime
: <a class="el" href="classOptCPU_1_1RefInfo.html#ab074fa4eb86c08c63fe571a7cba304e5">OptCPU::RefInfo</a>
</li>
<li>nextReq
: <a class="el" href="classTraceCPU.html#ad0cf5f43dd05b4f1f56d5bc05439ba79">TraceCPU</a>
</li>
<li>nextReqEvent
: <a class="el" href="classSimpleDRAM.html#ab97036fa64672c136bed9c688379a0e7">SimpleDRAM</a>
</li>
<li>nextResource()
: <a class="el" href="classInOrderDynInst.html#ab7966073394723049e4f733acb1fd97c">InOrderDynInst</a>
</li>
<li>nextResStage()
: <a class="el" href="classInOrderDynInst.html#ac2c70c044d911d00a16f4be6a34c9722">InOrderDynInst</a>
</li>
<li>nextSeq()
: <a class="el" href="classX86ISA_1_1TLB.html#a4daee54b9ac33897bca3c94737e1e6b5">X86ISA::TLB</a>
</li>
<li>nextStage
: <a class="el" href="classInOrderDynInst.html#a4e3d1f0eacfcc76d42024d65f229ae2b">InOrderDynInst</a>
, <a class="el" href="classPipelineStage.html#add2f657244fc5ab63a5f34acf2d14228">PipelineStage</a>
</li>
<li>nextStageQueue
: <a class="el" href="classPipelineStage.html#a760a27c674731824bae714450c644b12">PipelineStage</a>
</li>
<li>nextStageQueueValid()
: <a class="el" href="classPipelineStage.html#a810d8b8a3075c073da9af10176941be6">PipelineStage</a>
</li>
<li>nextStageValid
: <a class="el" href="classPipelineStage.html#a0ed70d80dc5e8099bdf9d0340720ce50">PipelineStage</a>
</li>
<li>nextState
: <a class="el" href="classX86ISA_1_1Walker_1_1WalkerState.html#adfeaa48f2472e5afd4462ce365472161">X86ISA::Walker::WalkerState</a>
, <a class="el" href="classCopyEngine_1_1CopyEngineChannel.html#acab0b7b9e2f918771e318fdc7826ed17">CopyEngine::CopyEngineChannel</a>
</li>
<li>nextTaskPriority
: <a class="el" href="classInOrderCPU_1_1StageScheduler.html#af12337eb4b14659f526844069470ee1a">InOrderCPU::StageScheduler</a>
</li>
<li>nextTick()
: <a class="el" href="classEventQueue.html#aec0b44316ede08b481d57c7feecd2197">EventQueue</a>
</li>
<li>nextTransitionTick
: <a class="el" href="classTrafficGen_1_1StateGraph.html#ae9a2b41b6061e7d6c0077e153d85cef7">TrafficGen::StateGraph</a>
</li>
<li>nextWalk()
: <a class="el" href="classArmISA_1_1TableWalker.html#af6aa809f66824c5afb7175630c630428">ArmISA::TableWalker</a>
</li>
<li>NextWindowOffset
: <a class="el" href="classSparcISA_1_1ISA.html#aeed6dbcc8a1ee348dab60ec20b9aec82a403a9468433d70d521a6860a6317080f">SparcISA::ISA</a>
</li>
<li>nfsservctl
: <a class="el" href="classSystemCalls_3_01Linux_01_4.html#a9fb2bd11cb6fc8afde04b16baabec690aef476658ecace1d687b37b64b1fab605">SystemCalls&lt; Linux &gt;</a>
</li>
<li>nfssvc
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#a96b13f13c39e24996c93f04f5275bd59a1e881a9465eb404073e8da3a3722aa4c">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nice
: <a class="el" href="classSystemCalls_3_01Linux_01_4.html#a9fb2bd11cb6fc8afde04b16baabec690a282013fd499268513eb84e7edd2b2d27">SystemCalls&lt; Linux &gt;</a>
</li>
<li>nIENBit
: <a class="el" href="classIdeDisk.html#aab4acf6255b2b690a79f6c10393be27f">IdeDisk</a>
</li>
<li>nIssuedDist
: <a class="el" href="classLWBackEnd.html#adb7b169644af6d911825d00f06574d80">LWBackEnd&lt; Impl &gt;</a>
</li>
<li>nlink_t
: <a class="el" href="classSolaris.html#a43ada6929c44a37c0c92a60a556739ca">Solaris</a>
, <a class="el" href="classTru64.html#ac98a9d35546b10be28ac8b64addead98">Tru64</a>
</li>
<li>nlu
: <a class="el" href="classAlphaISA_1_1TLB.html#aaed8d174253dfde11677488f469dccfc">AlphaISA::TLB</a>
, <a class="el" href="classMipsISA_1_1TLB.html#a749f12084158b8f6a397c55e98a5a2b0">MipsISA::TLB</a>
, <a class="el" href="classPowerISA_1_1TLB.html#aa4a906f4efa61335cea6709dbd684b9a">PowerISA::TLB</a>
</li>
<li>nmiVector
: <a class="el" href="classX86ISA_1_1Interrupts.html#acc06790fc184945c2a2b66c8607c733d">X86ISA::Interrupts</a>
</li>
<li>nmrr
: <a class="el" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">ArmISA::TLB</a>
</li>
<li>NN_CONFIG_MASK
: <a class="el" href="classPl390.html#ab83007b17345214592bdba732861800d">Pl390</a>
</li>
<li>nnpc()
: <a class="el" href="classGenericISA_1_1DelaySlotPCState.html#aff19e065456ce90e3d00b17ee6bc5302">GenericISA::DelaySlotPCState&lt; MachInst &gt;</a>
</li>
<li>NO_ACCESS
: <a class="el" href="classRequest.html#afb49cdea56ecdaff7974ea3649ade5f1">Request</a>
</li>
<li>NO_MODEL
: <a class="el" href="classArbiter.html#a5c6ea5908a0a98e69d41c13fdbbd35d5ac83a25b8d8587dd1c1590dbc7e03fc27">Arbiter</a>
, <a class="el" href="classVCAllocator.html#ad5bb486e5bb3338dabc53186b11fc72ca9ea3201d62d46097cc0f59485af9833e">VCAllocator</a>
, <a class="el" href="classAmpUnit.html#a3bb6bcabf9c6274d769000b9a300aa53a8a691c1b77bc3e4cb163c37a9f58f149">AmpUnit</a>
, <a class="el" href="classBitlineUnit.html#a32f87fcac0c7667d04b81be2d0ee24cea6646b3e149bccd3720730a9d4e8fc9f6">BitlineUnit</a>
, <a class="el" href="classBuffer.html#a57c8f20515c6f58ef573203677ed0b26ad1535281a682ad1b7048cb3eec39c1b4">Buffer</a>
, <a class="el" href="classDecoderUnit.html#a6bb4fa0e6330cd2825c1023e7f0d8ba7ab7d903c941a054c386f4962c2ae34f55">DecoderUnit</a>
, <a class="el" href="classMemUnit.html#a3d84fbc354f9b5a18491aa2aa2c607c1a0d12d2c406edc480e87f31d4a663df52">MemUnit</a>
, <a class="el" href="classOutdrvUnit.html#aa7b2bd31977fe8cb2307580e0ab50a67a06730272d6e6bb5574bba27c85e644a1">OutdrvUnit</a>
, <a class="el" href="classPrechargeUnit.html#a40a244df64dc67294e38a28299b947c8a9a4bef6c08bb057645334b56a537c4e4">PrechargeUnit</a>
, <a class="el" href="classWordlineUnit.html#a78dc057621226ed781209058599a1f85af1e744244ee1943546e841099d74efbe">WordlineUnit</a>
, <a class="el" href="classCrossbar.html#a801c603e43522e265fc9add519b1e207a98ba4472725575dd57622831ef204da5">Crossbar</a>
, <a class="el" href="classFlipFlop.html#ad83cedd156c09b9c862fb83163c9176ca2d4a4b16f091773c5ca65779d5e25d82">FlipFlop</a>
</li>
<li>NoCommand
: <a class="el" href="classX86ISA_1_1PS2Device.html#a1cd96146ff9cced5bb605b65cfda1dbf">X86ISA::PS2Device</a>
, <a class="el" href="classX86ISA_1_1I8042.html#a09c1ed7bea8cf47b59988a430a181551">X86ISA::I8042</a>
</li>
<li>node
: <a class="el" href="classStats_1_1Temp.html#ad37e61217225eaaad235858af345a1c2">Stats::Temp</a>
</li>
<li>Node()
: <a class="el" href="structTrie_1_1Node.html#a2f1c71d2654850559f319ab6b89eeb91">Trie&lt; Key, Value &gt;::Node</a>
</li>
<li>nodename
: <a class="el" href="structLinux_1_1utsname.html#a5e749b90e90479c6ede825e97569fd9e">Linux::utsname</a>
, <a class="el" href="structOperatingSystem_1_1utsname.html#af716e10f8d95b93ad58ac4c5e9f59c50">OperatingSystem::utsname</a>
, <a class="el" href="structSolaris_1_1utsname.html#a652cc677767119eff69f324cccabef9d">Solaris::utsname</a>
, <a class="el" href="structTru64_1_1utsname.html#a3b7d9d72e1a6ee66b6f826a257588e78">Tru64::utsname</a>
</li>
<li>nodesRemoved
: <a class="el" href="classDependencyGraph.html#a48b1a6126b18f131ec9d40f25d6fc6b2">DependencyGraph&lt; DynInstPtr &gt;</a>
</li>
<li>nodesTraversed
: <a class="el" href="classDependencyGraph.html#aa6aca385f24e38165874d98ba4f1ec6d">DependencyGraph&lt; DynInstPtr &gt;</a>
</li>
<li>nofault()
: <a class="el" href="classSparcISA_1_1PageTableEntry.html#a80d13ff6a1ecaceae363db29e4198ab1">SparcISA::PageTableEntry</a>
</li>
<li>NoGoodAddr
: <a class="el" href="classDefaultFetch.html#a3757c5167dab27b3d31b9703753ed919a16033b07f9e48d7f9bee3793e86e781d">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>nonCacheable
: <a class="el" href="structArmISA_1_1TlbEntry.html#aa48086307b7c0138fd5523586b237ce1">ArmISA::TlbEntry</a>
</li>
<li>NoncoherentBus()
: <a class="el" href="classNoncoherentBus.html#ae261a5ad49eb4d63c2a64243bae00a32">NoncoherentBus</a>
</li>
<li>NoncoherentBusMasterPort()
: <a class="el" href="classNoncoherentBus_1_1NoncoherentBusMasterPort.html#a8645f1545d6182e4e2da06ec71c2656a">NoncoherentBus::NoncoherentBusMasterPort</a>
</li>
<li>NoncoherentBusSlavePort()
: <a class="el" href="classNoncoherentBus_1_1NoncoherentBusSlavePort.html#a9960ff577982aef1789c8af743e7ac40">NoncoherentBus::NoncoherentBusSlavePort</a>
</li>
<li>NonCountingBloomFilter()
: <a class="el" href="classNonCountingBloomFilter.html#a61e9ca6be99ec61451b29e60cc02e580">NonCountingBloomFilter</a>
</li>
<li>None
: <a class="el" href="classInOrderDynInst.html#a7d0a390a50c4e759669f0eef9e23dc0aa5dbb7e152b28b054004ffa223f69e95a">InOrderDynInst</a>
</li>
<li>NONE
: <a class="el" href="classDefaultRename.html#ab8dc85282288254cb0e7f7b8e7bb7ca3ac29aa76e091f7cc0cf585fbca891406f">DefaultRename&lt; Impl &gt;</a>
</li>
<li>none
: <a class="el" href="structcp_1_1Format.html#aeecc4c1e4b626461aa2947c53b82a7daaa5bd535d571112b744ace3db337b409a">cp::Format</a>
</li>
<li>noneSet()
: <a class="el" href="classFlags.html#a58103aa3d7908ef129d17dc1c4329b4a">Flags&lt; T &gt;</a>
</li>
<li>NonMaskableInterrupt()
: <a class="el" href="classX86ISA_1_1NonMaskableInterrupt.html#a137d97ce0636783ab8f33b15caa238e1">X86ISA::NonMaskableInterrupt</a>
</li>
<li>nonSpec
: <a class="el" href="classBackEnd_1_1InstQueue.html#a02ebec0f0be787a60d9f671027573086">BackEnd&lt; Impl &gt;::InstQueue</a>
</li>
<li>NonSpec
: <a class="el" href="classBackEnd_1_1InstQueue.html#a4c2ace1a0be103720f967ffc5fb6ddc1a3e491ca3e8176f6d940f0d48eba5cf00">BackEnd&lt; Impl &gt;::InstQueue</a>
</li>
<li>nonSpecInstActive
: <a class="el" href="classInOrderCPU.html#a3265800212197b04257383a5d1e32346">InOrderCPU</a>
, <a class="el" href="classGraduationUnit.html#aa5e502146f3ef18c2a2b3d9204706152">GraduationUnit</a>
, <a class="el" href="classMemDepUnit.html#a3b094901f955fa99c7926410f78d214b">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
, <a class="el" href="classUseDefUnit.html#afc69572a8f79e42928d3b5f1307d3f64">UseDefUnit</a>
</li>
<li>nonSpecInstReady()
: <a class="el" href="classMemDepUnit.html#a79ea2c3cbee9867625e5beb57efb36a2">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
</li>
<li>nonSpecInsts
: <a class="el" href="classInstructionQueue.html#aa7f730e477ab97fd63491161d7385bdd">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classInstQueue.html#a57a8f395834bfef804819e93f8d840b0">InstQueue&lt; Impl &gt;</a>
</li>
<li>NonSpecMapIt
: <a class="el" href="classInstructionQueue.html#af12d246a064a2b569cbfd0450c7a9be7">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classInstQueue.html#a339e8c7853bb9994eb30f4b553517acb">InstQueue&lt; Impl &gt;</a>
</li>
<li>nonSpecSeqNum
: <a class="el" href="classInOrderCPU.html#ae33c372448d9bce9d15a72bac5a72a19">InOrderCPU</a>
, <a class="el" href="classGraduationUnit.html#afdef48e9d2382ab1e846b7a27789b6ea">GraduationUnit</a>
, <a class="el" href="classMemDepUnit.html#a56c1f0845bd0c2cf60c0711e638995d9">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
, <a class="el" href="classUseDefUnit.html#af5e5aeec2eae53a268deebb69a1da5ac">UseDefUnit</a>
, <a class="el" href="structTimeBufStruct_1_1commitComm.html#a3c47466e8f6ee7ce06b876cdd342207d">TimeBufStruct&lt; Impl &gt;::commitComm</a>
, <a class="el" href="structOzoneCPU_1_1CommStruct.html#a2342946dc6f30d298efe47218c018ec5">OzoneCPU&lt; Impl &gt;::CommStruct</a>
</li>
<li>noOutput()
: <a class="el" href="classStats_1_1Text.html#aa99a46627a397c5023c0d627835e3271">Stats::Text</a>
</li>
<li>noResponseCycles
: <a class="el" href="classMemTest.html#a56d1fe4c15fc5ab63c68c79d1befdee1">MemTest</a>
, <a class="el" href="classNetworkTest.html#ac05859ae799eecbab2e8cb84347dade1">NetworkTest</a>
</li>
<li>Normal
: <a class="el" href="structArmISA_1_1TlbEntry.html#ad9413ba336df9efaa3b7cf641c81d605afdecdda891c91b6ea2be8d02c163c05e">ArmISA::TlbEntry</a>
</li>
<li>NORMAL_MEM
: <a class="el" href="classMemUnit.html#a3d84fbc354f9b5a18491aa2aa2c607c1ab3956938e243cd47abb34627f6a89bc2">MemUnit</a>
</li>
<li>NormalPhase
: <a class="el" href="group__VncConstants.html#gga7681da281b4f880f16a098088473b48bac56ddc35b07ffe7fe9bf209ce6d6d0da">VncServer</a>
</li>
<li>noSquashFromTC
: <a class="el" href="classInOrderThreadState.html#af92d5060cb1bfc23d36792cf8b7c6070">InOrderThreadState</a>
, <a class="el" href="structO3ThreadState.html#ad12136016870314839a1544e4f06b6cf">O3ThreadState&lt; Impl &gt;</a>
, <a class="el" href="structOzoneThreadState.html#a3d111f0c1c2cf10396435a406369de3e">OzoneThreadState&lt; Impl &gt;</a>
</li>
<li>noTargetMSHR
: <a class="el" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">BaseCache</a>
</li>
<li>notIdleFraction
: <a class="el" href="classOzoneCPU.html#a7fb3ee1675bb59c159b81f11abb277b7">OzoneCPU&lt; Impl &gt;</a>
, <a class="el" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">BaseSimpleCPU</a>
</li>
<li>notify()
: <a class="el" href="classBasePrefetcher.html#a8c3a96a3eda27040118a5f925e2732e5">BasePrefetcher</a>
</li>
<li>notTakenBkpt
: <a class="el" href="classAlphaISA_1_1RemoteGDB.html#ac9081d0b2699bde28c9f15bebe6c172c">AlphaISA::RemoteGDB</a>
, <a class="el" href="classArmISA_1_1RemoteGDB.html#a5beed627a02b2063fc87afb78c9e2b0e">ArmISA::RemoteGDB</a>
, <a class="el" href="classMipsISA_1_1RemoteGDB.html#aa75171bbe202ed4f642cfa64f61c5fd6">MipsISA::RemoteGDB</a>
</li>
<li>noWB
: <a class="el" href="classLSQUnit_1_1LSQSenderState.html#aa74a398e005cf4986a526633d19f42aa">LSQUnit&lt; Impl &gt;::LSQSenderState</a>
, <a class="el" href="classOzoneLWLSQ_1_1LSQSenderState.html#ab297207c1441d11152c8594ea979c49b">OzoneLWLSQ&lt; Impl &gt;::LSQSenderState</a>
</li>
<li>NP_GATE
: <a class="el" href="classCrossbar.html#ad5107748ea23565b4e50caed2a23c5eda94a786f3156c5e4288b1434241fd912a">Crossbar</a>
</li>
<li>npc()
: <a class="el" href="classGenericISA_1_1SimplePCState.html#adfabba4b256ce38aeb20657ed6a5b00b">GenericISA::SimplePCState&lt; MachInst &gt;</a>
</li>
<li>nphalt
: <a class="el" href="structPAL.html#a75c7804969c9d1fc78d7c6aacba69229ac22d71dc467ef432be4d2d2ea19016f8">PAL</a>
</li>
<li>nres_error_head
: <a class="el" href="classSparcISA_1_1ISA.html#af3b25e93086d0953214a49a0c6885d64">SparcISA::ISA</a>
</li>
<li>nres_error_tail
: <a class="el" href="classSparcISA_1_1ISA.html#a9a0c73a5ff542321eccde4c63d2fe3f7">SparcISA::ISA</a>
</li>
<li>nsec()
: <a class="el" href="classTime.html#a4850deee9e45bed7405031d93256fccb">Time</a>
</li>
<li>NSEC_PER_MSEC
: <a class="el" href="classTime.html#a891fa33ab7c47ea01d3ed09de30f0409">Time</a>
</li>
<li>NSEC_PER_SEC
: <a class="el" href="classTime.html#a20efb36f8a1bb21d3b0e6a59ab7a1c45">Time</a>
</li>
<li>NSEC_PER_USEC
: <a class="el" href="classTime.html#a15798a933060abae6e36c7a854788d05">Time</a>
</li>
<li>NSGigE()
: <a class="el" href="classNSGigE.html#a1247657d1e66bf8126b4203053ad34c9">NSGigE</a>
</li>
<li>NSGigEInt()
: <a class="el" href="classNSGigEInt.html#acce2d38b19b6b7c7a1a680523c3b6e32">NSGigEInt</a>
</li>
<li>nState
: <a class="el" href="classTrace_1_1ArmNativeTrace.html#addcc954c4872ad171c15d4d8b73df40b">Trace::ArmNativeTrace</a>
, <a class="el" href="classTrace_1_1X86NativeTrace.html#ad37237aa706b57c88c966e12fceb4785">Trace::X86NativeTrace</a>
</li>
<li>ntargets
: <a class="el" href="classMSHR.html#aecb999e10824767f5da06d265f5a59fa">MSHR</a>
</li>
<li>ntp_adjtime
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#a96b13f13c39e24996c93f04f5275bd59af4d3ee9a4d50a1eda2c358bd8191ba42">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>ntp_gettime
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#a96b13f13c39e24996c93f04f5275bd59a6e26925eab56b8ab3fe6e0f1b99ddba1">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>Nucleus
: <a class="el" href="classSparcISA_1_1TLB.html#a2ee8d06903ccff5610c6b7ac1c52612ba54ff37509a325b44f6aaf26fa5ab5e0f">SparcISA::TLB</a>
</li>
<li>null()
: <a class="el" href="classAtagHeader.html#a57359656d586770297e792ea26962b2e">AtagHeader</a>
, <a class="el" href="classAtagNone.html#ae722c12b1ee386165fb36da2f28ec341">AtagNone</a>
</li>
<li>nullCallback()
: <a class="el" href="classIGbE_1_1TxDescCache.html#a70572a26c9d9d4a2f824f664be98eea0">IGbE::TxDescCache</a>
</li>
<li>nullEvent
: <a class="el" href="classIGbE_1_1TxDescCache.html#a286e5f7f1629495c0fdd09b6a9616582">IGbE::TxDescCache</a>
</li>
<li>NullPredictor()
: <a class="el" href="classNullPredictor.html#ab499466725c94bc2dfb868c2f9e25699">NullPredictor&lt; Impl &gt;</a>
</li>
<li>nullStaticInstPtr
: <a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">StaticInst</a>
</li>
<li>num
: <a class="el" href="structX86ISA_1_1ExtMachInst.html#ad9a5c0dfe61db4fa263b54148a7f500d">X86ISA::ExtMachInst</a>
, <a class="el" href="classIntel8254Timer_1_1Counter.html#a1402e72ba7f89c2f2f0c25cd467db938">Intel8254Timer::Counter</a>
, <a class="el" href="structMachineID.html#a8d32ea72850ffe756673754e98fde96e">MachineID</a>
</li>
<li>NUM_BLOCKED_CAUSES
: <a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">BaseCache</a>
</li>
<li>NUM_COMMAND_ATTRIBUTES
: <a class="el" href="classMemCmd.html#a0b77a388443f8e19a4b97b16b655f254ad7c460e37de62f7f05792875ce470826">MemCmd</a>
</li>
<li>num_encodings
: <a class="el" href="structVncInput_1_1PixelEncodingsMessage.html#a3f4d914a00c81ae51664b0cfc6a5a327">VncInput::PixelEncodingsMessage</a>
</li>
<li>num_fds
: <a class="el" href="classPollQueue.html#abc28b54dd3f5bbb87ad876de45d5969e">PollQueue</a>
</li>
<li>Num_Mach_Syscall_Descs
: <a class="el" href="classAlphaISA_1_1AlphaTru64Process.html#a0a26c253977c6477c0169f1117f57adf">AlphaISA::AlphaTru64Process</a>
</li>
<li>NUM_MEM_CMDS
: <a class="el" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a28b71bb48b82dbea330ae2e6cb237bd8">MemCmd</a>
</li>
<li>NUM_OPEN_FLAGS
: <a class="el" href="classX86Linux64.html#acda85625b38e736d3aefef66665aaaac">X86Linux64</a>
, <a class="el" href="classMipsLinux.html#a33a9742de4cb8c7b0e8b96986bec09e3">MipsLinux</a>
, <a class="el" href="classAlphaLinux.html#a7d5e9e6ac2f981bbc877a940cb7937b9">AlphaLinux</a>
, <a class="el" href="classAlphaTru64.html#a8669bae54b25c76715d45d91e13eb6c2">AlphaTru64</a>
, <a class="el" href="classArmLinux.html#a2fac1eb0a65404e47a4000b2b6580e5d">ArmLinux</a>
, <a class="el" href="classPowerLinux.html#af00cd230079f9ba7cb7781dfc3f83586">PowerLinux</a>
, <a class="el" href="classSparcLinux.html#a60d30f81facabd143ef63d37cf1e70b5">SparcLinux</a>
, <a class="el" href="classSparcSolaris.html#ad52404bc2ff389841a6442ea576d299a">SparcSolaris</a>
, <a class="el" href="classX86Linux32.html#a783f1f98ea2ed5f53c2e54b5284cfab3">X86Linux32</a>
</li>
<li>Num_Priv_Syscall_Descs
: <a class="el" href="classArmLinuxProcess.html#abf44701ac8d5d7deb4ac7fcdc74bb001">ArmLinuxProcess</a>
</li>
<li>num_rects
: <a class="el" href="structVncServer_1_1FrameBufferUpdate.html#aec02a5d2cf73f218111f751d7b884a7b">VncServer::FrameBufferUpdate</a>
</li>
<li>NUM_REQUEST_CAUSES
: <a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436ab669fbf86d8c22f7ccc8783b62ddfd5c">BaseCache</a>
</li>
<li>NUM_ROOT_PROCS
: <a class="el" href="classMipsLinux.html#a58134a597cdd3e13cc3504b3b43e29b4">MipsLinux</a>
</li>
<li>Num_Syscall32_Descs
: <a class="el" href="classSparcISA_1_1SparcLinuxProcess.html#a815982b75873d5522eb8dd9f413a310b">SparcISA::SparcLinuxProcess</a>
</li>
<li>Num_Syscall_Descs
: <a class="el" href="classSparcISA_1_1SparcLinuxProcess.html#a4de03101cd67478385a2bd28929946c5">SparcISA::SparcLinuxProcess</a>
, <a class="el" href="classAlphaISA_1_1AlphaLinuxProcess.html#a45846fc1aa2cb21b64923be5e548d884">AlphaISA::AlphaLinuxProcess</a>
, <a class="el" href="classAlphaISA_1_1AlphaTru64Process.html#adb773fcd79754f04697b638747999ad4">AlphaISA::AlphaTru64Process</a>
, <a class="el" href="classArmLinuxProcess.html#a0229e3585d7bec9efcbf9dd43d04574a">ArmLinuxProcess</a>
, <a class="el" href="classMipsLinuxProcess.html#ad747698c5f8c400622503620acb4a1b7">MipsLinuxProcess</a>
, <a class="el" href="classPowerLinuxProcess.html#a3929f81803230e8e53c8eadc0df518ff">PowerLinuxProcess</a>
, <a class="el" href="classSparcISA_1_1SparcSolarisProcess.html#ae66f8d18ebdf9a7ab3c4253e782485da">SparcISA::SparcSolarisProcess</a>
</li>
<li>num_syscalls
: <a class="el" href="classProcess.html#aa34fc331845b58bb694ee6d285ddb60a">Process</a>
</li>
<li>NUM_TRANSISTOR_TYPE
: <a class="el" href="classTechParameter.html#aeaedb45876b82d5a657e28d2b6b38639a04db37839ad685ae4d00f8c5092ae2b0">TechParameter</a>
</li>
<li>num_vc_per_vclass
: <a class="el" href="classOrionRouter.html#afc36d70f335067372c3faa8694511825">OrionRouter</a>
</li>
<li>NUM_WIRE_LAYER_TYPE
: <a class="el" href="classTechParameter.html#a37e185ae27044ee11abb5dce23b607d7a0b2ceaa1f8908bac22f05d61fb403418">TechParameter</a>
</li>
<li>numa_syscalls
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#a96b13f13c39e24996c93f04f5275bd59a8229c237daabeaa4c1669fcfad73809a">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>numActiveThreads()
: <a class="el" href="classFullO3CPU.html#a0ef589009760e0a31555aacfe4fe9fc8">FullO3CPU&lt; Impl &gt;</a>
, <a class="el" href="classInOrderCPU.html#ad12aed9638a409a9ddec579827993f13">InOrderCPU</a>
</li>
<li>numAllocatedStreams
: <a class="el" href="classPrefetcher.html#a77b924bb6531364ef2af8ecdef4888cf">Prefetcher</a>
</li>
<li>number
: <a class="el" href="structPacketFifoEntry.html#af8c12cd4628653ad356acebd78599df4">PacketFifoEntry</a>
</li>
<li>Number
: <a class="el" href="classSystemCalls_3_01Linux_01_4.html#a9fb2bd11cb6fc8afde04b16baabec690a2217ea0a790b7d95fbad876eef7d1e7a">SystemCalls&lt; Linux &gt;</a>
, <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#a034561f5cb6c1bb8a40155ef09652b61">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>number
: <a class="el" href="classBaseRemoteGDB.html#ae5d699cef900d1aa5a7c666fdbc019f9">BaseRemoteGDB</a>
, <a class="el" href="classVncServer.html#a34686ea063187966e51e5512074e8017">VncServer</a>
, <a class="el" href="classFUDesc.html#ac85e92a411a80879be5e840ac2047de0">FUDesc</a>
, <a class="el" href="classEtherLink_1_1Link.html#af031c8d8f3dec7b56ae699d4ca4deaf5">EtherLink::Link</a>
, <a class="el" href="classTerminal.html#af721ab1af84053c2c6efce90ef0010ec">Terminal</a>
, <a class="el" href="classX86ISA_1_1IntSinkPin.html#a8bb6b1d4aa0117cb945c60b19f883a28">X86ISA::IntSinkPin</a>
, <a class="el" href="classArguments.html#a6743e1fdbc53958c053a5f117df8fc04">Arguments</a>
</li>
<li>number_of_fault_types
: <a class="el" href="classFaultModel.html#a9402216846dd5cacbb136258fa082e0ca12507849da93128d04c6bab44df03b94">FaultModel</a>
</li>
<li>numBlks
: <a class="el" href="classOptCPU.html#a2871668f628f7925156e75dd10db098c">OptCPU</a>
</li>
<li>numBlocks
: <a class="el" href="classBaseTags.html#af4372adda6310e322edfa24aa27d7b75">BaseTags</a>
</li>
<li>numBusyCycles
: <a class="el" href="classBaseSimpleCPU.html#ab595129bb527284dfe4f9c1c6cb5af8c">BaseSimpleCPU</a>
</li>
<li>numBytes
: <a class="el" href="structDmaPort_1_1DmaReqState.html#adbf021b3d8562d40d5103ed89c7452ad">DmaPort::DmaReqState</a>
</li>
<li>numCaches
: <a class="el" href="classFALRU.html#a743ea931939012af406ff762d2a3fee5">FALRU</a>
</li>
<li>numCallsReturns
: <a class="el" href="classBaseSimpleCPU.html#a7b93383a26942fde16504e3064587eb4">BaseSimpleCPU</a>
</li>
<li>NumCodes
: <a class="el" href="structPAL.html#a75c7804969c9d1fc78d7c6aacba69229a24a3c0c8216aed5cd108d286c0281e2c">PAL</a>
</li>
<li>numCommittedDist
: <a class="el" href="classDefaultCommit.html#a0b3b3f380d91fbef1cc713df8ac08131">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numCondCtrlInsts
: <a class="el" href="classBaseSimpleCPU.html#af8fec9bfa83e2c08e6c4aa0701a9786b">BaseSimpleCPU</a>
</li>
<li>numContexts()
: <a class="el" href="classSystem.html#ab123a0793826eea0796f70ec2b2e07f7">System</a>
</li>
<li>numCopiesStat
: <a class="el" href="classMemTest.html#a576cc7008b8ebb257b9d9e6baae0bb24">MemTest</a>
</li>
<li>NumCPUEvents
: <a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a164542b42fa90cb960dfa1ec3302facb">InOrderCPU</a>
</li>
<li>numCpus()
: <a class="el" href="classProcess.html#af98d701de675ca25b48fcf023567faad">Process</a>
</li>
<li>numCPUs
: <a class="el" href="structAlphaAccess.html#a3b753636e907034dc58a692951b80d0d">AlphaAccess</a>
, <a class="el" href="structMipsAccess.html#a981f43308c72ca2ff98b05816a337133">MipsAccess</a>
</li>
<li>numCtxtSwitches
: <a class="el" href="classInOrderCPU.html#ac8e8d6311421fc98db6bfa0dc3ebe6d8">InOrderCPU</a>
</li>
<li>numCycleGrad
: <a class="el" href="classMemDepUnit.html#a875c5862cdeb9de04cacbed9457a371f">MemDepUnit&lt; MemDepPred, Impl &gt;</a>
</li>
<li>numCycles
: <a class="el" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">BaseCPU</a>
</li>
<li>numDataArrayReads
: <a class="el" href="classCacheMemory.html#aa80aaa70d675cbd725ee47ef700b98dc">CacheMemory</a>
</li>
<li>numDataArrayStalls
: <a class="el" href="classCacheMemory.html#afba573ef959ebfda20b157b8eb0d4fa1">CacheMemory</a>
</li>
<li>numDataArrayWrites
: <a class="el" href="classCacheMemory.html#abe7fea990a2d3369867f94f47203aea3">CacheMemory</a>
</li>
<li>numDestRegs()
: <a class="el" href="classBaseDynInst.html#a5a8225b532b39eb274037504f6b1495f">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classInOrderDynInst.html#a92a2dbd9353b0834c66576f0644927bc">InOrderDynInst</a>
, <a class="el" href="classStaticInst.html#aa56148d46743d22fb2e2f76d13aaf2e2">StaticInst</a>
</li>
<li>NumDeviceIds
: <a class="el" href="classIob.html#a65674ede1a76f895d5893ca6bc472b13a117fa47dd8d329221d78f86e6b4c78f3">Iob</a>
</li>
<li>numDispatchEntries
: <a class="el" href="classBackEnd.html#a20005734e6c422c796a8ecdcdb82b12b">BackEnd&lt; Impl &gt;</a>
</li>
<li>numDroppedPrefetches
: <a class="el" href="classPrefetcher.html#a482f6b3ca7c0040e9ffc22c133e736bd">Prefetcher</a>
</li>
<li>numEntries
: <a class="el" href="classDefaultBTB.html#a930db1dafb710750ba341108fef7b444">DefaultBTB</a>
, <a class="el" href="classDependencyGraph.html#aabe02cb6f2b8831a193473796a3c0646">DependencyGraph&lt; DynInstPtr &gt;</a>
, <a class="el" href="classInstructionQueue.html#a8f6230f47b6a5b983254e21c3ff26d21">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classROB.html#a020f98a44f671983f11b25f96786e764">ROB&lt; Impl &gt;</a>
, <a class="el" href="classInstQueue.html#a0c0d5ef57367cb3a10dcc3615b4b3a62">InstQueue&lt; Impl &gt;</a>
, <a class="el" href="classReturnAddrStack.html#ac51a49583ad195d24a7bbe3479a7f8bb">ReturnAddrStack</a>
, <a class="el" href="classMSHRQueue.html#a9f712730cd3e5458c6032f8bdf66116b">MSHRQueue</a>
</li>
<li>numFetchingThreads
: <a class="el" href="classDefaultFetch.html#a4bf5a268f40756bde8a4fa00ce79ec3b">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classFirstStage.html#a1c7f8532f93fc77446c39dce7fbb0774">FirstStage</a>
</li>
<li>NumFlags
: <a class="el" href="classStaticInst.html#aececbc2d84a83e3ad32edb44619efa2eab813f05ccf0d6a55ab804fff1fd9d59e">StaticInst</a>
</li>
<li>numFpAluAccesses
: <a class="el" href="classBaseSimpleCPU.html#a92e4441d4c4489fae909a34333495ced">BaseSimpleCPU</a>
</li>
<li>numFPDestRegs()
: <a class="el" href="classBaseDynInst.html#a094c0ec34d76a1780d49546fe1f6cf40">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classInOrderDynInst.html#aad410aacfdf7ce7c36275220c7792c22">InOrderDynInst</a>
, <a class="el" href="classStaticInst.html#a28752f976672fffa7ac9655b91e5fd4d">StaticInst</a>
</li>
<li>numFpInsts
: <a class="el" href="classBaseSimpleCPU.html#a058eb4a543b25184edd85729f055e6d3">BaseSimpleCPU</a>
</li>
<li>numFpRegReads
: <a class="el" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">BaseSimpleCPU</a>
</li>
<li>numFpRegWrites
: <a class="el" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">BaseSimpleCPU</a>
</li>
<li>numFreeEntries()
: <a class="el" href="classLSQ.html#a33813ab8d57c93ad44082c385970c2ce">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classInstructionQueue.html#a538d87404afd6f4b3854d56985d3cab9">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a4c7070b5647ca9f283bf5bc8b3d1b59b">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a8ab84e117d8d194c8a01489dea3314d8">LSQUnit&lt; Impl &gt;</a>
, <a class="el" href="classSimpleRenameMap.html#ab9a7c98f1d9ef1449c5f7c1824216607">SimpleRenameMap</a>
, <a class="el" href="classROB.html#abe6cc486f780058f186bce551582037a">ROB&lt; Impl &gt;</a>
, <a class="el" href="classInstQueue.html#a20523daaa0ddb601721dc18c9b787eed">InstQueue&lt; Impl &gt;</a>
, <a class="el" href="classOzoneLSQ.html#add72d0898ce4a53d30c6aca343dd2e1c">OzoneLSQ&lt; Impl &gt;</a>
, <a class="el" href="classOzoneLWLSQ.html#acd98f63629a367cff2122b5857aa07de">OzoneLWLSQ&lt; Impl &gt;</a>
, <a class="el" href="classROB.html#aa6a3bdec956f9a6f42cb3a5fd5751fb1">ROB&lt; Impl &gt;</a>
</li>
<li>numFreeFloatRegs()
: <a class="el" href="classSimpleFreeList.html#a2b0089b593e098529247bf652c19cc47">SimpleFreeList</a>
</li>
<li>numFreeIntRegs()
: <a class="el" href="classSimpleFreeList.html#afd6880300b0c0d00c349c3f61333f63f">SimpleFreeList</a>
</li>
<li>numFU
: <a class="el" href="classFUPool.html#a43c23abce922a13a70c6d001de1faee9">FUPool</a>
</li>
<li>NumGDBRegs
: <a class="el" href="classX86ISA_1_1RemoteGDB.html#af207e5205876c1aa05ea544134b0ac9aac3444d767e3f4ad765054180a1b42521">X86ISA::RemoteGDB</a>
, <a class="el" href="classSparcISA_1_1RemoteGDB.html#acb6316209c5d8c971b50adb81cab6065a0d6349d2c4f7c4264137d3f2e64863ab">SparcISA::RemoteGDB</a>
</li>
<li>NumGlobalRegs
: <a class="el" href="classSparcISA_1_1ISA.html#a29c73e9281f01dc5e9850f01b560d96d">SparcISA::ISA</a>
</li>
<li>numHits
: <a class="el" href="classPrefetcher.html#a37889f445bd3a388d351b9084867d3eb">Prefetcher</a>
</li>
<li>numIdleCycles
: <a class="el" href="classBaseSimpleCPU.html#a0c7d34ef49592cc15fc377fc2e2babc8">BaseSimpleCPU</a>
</li>
<li>numInst
: <a class="el" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">BaseSimpleCPU</a>
, <a class="el" href="classOzoneCPU.html#a2eb5a40b7429acb8ebe68a7346abea83">OzoneCPU&lt; Impl &gt;</a>
, <a class="el" href="classCheckerCPU.html#ab6cce25e73c0b03270e4158d4b0259d9">CheckerCPU</a>
, <a class="el" href="structThreadState.html#aaf1f6bc4c519f8a2f8be80f72d752f8e">ThreadState</a>
, <a class="el" href="classDefaultFetch.html#ac754c82c8b439b0a7831620332bb6934">DefaultFetch&lt; Impl &gt;</a>
</li>
<li>numInsts
: <a class="el" href="structThreadState.html#aaeb4479f4a4ad9f861fb29e80fc5c49a">ThreadState</a>
, <a class="el" href="classLWBackEnd.html#aba81d585066f213f8aa01a1dece74e62">LWBackEnd&lt; Impl &gt;</a>
, <a class="el" href="classBackEnd.html#aab8dd3e229bf57b2c28a43a0dbc02f24">BackEnd&lt; Impl &gt;</a>
, <a class="el" href="classBaseSimpleCPU.html#a08a4734e5c8359bb018ed39dfc049e8a">BaseSimpleCPU</a>
, <a class="el" href="classBackEnd_1_1InstQueue.html#a8f3a573315d81385e3a47b67fcc094fc">BackEnd&lt; Impl &gt;::InstQueue</a>
</li>
<li>numInstsInROB
: <a class="el" href="classROB.html#afd02facdf960fae5dac526273dae8d6c">ROB&lt; Impl &gt;</a>
</li>
<li>numInstsReady
: <a class="el" href="classFrontEnd.html#a91586605c8378cfe704e98f748d2ee86">FrontEnd&lt; Impl &gt;</a>
</li>
<li>numInstsToWB
: <a class="el" href="classInorderBackEnd.html#afc66e8f4dbdbc28eadcb55ea681bc95e">InorderBackEnd&lt; Impl &gt;</a>
, <a class="el" href="classLWBackEnd.html#a7be3bc2c06707915f92cbb1404860305">LWBackEnd&lt; Impl &gt;</a>
, <a class="el" href="classBackEnd.html#a19f35a3df99886683ebe29b4498ef78f">BackEnd&lt; Impl &gt;</a>
</li>
<li>numIntAluAccesses
: <a class="el" href="classBaseSimpleCPU.html#a78862caa247382f68558022ed3459a2b">BaseSimpleCPU</a>
</li>
<li>numIntDestRegs()
: <a class="el" href="classInOrderDynInst.html#ace7a33d708f8cb055ac4b11828a43021">InOrderDynInst</a>
, <a class="el" href="classStaticInst.html#ad3f8e3af2e3cade4176412b36e612c3b">StaticInst</a>
, <a class="el" href="classBaseDynInst.html#a1f0ca7efc9fef39fa879aed64f9fbd3d">BaseDynInst&lt; Impl &gt;</a>
</li>
<li>numIntInsts
: <a class="el" href="classBaseSimpleCPU.html#a6f079f8c42e0225140a9ceab4aa5a58c">BaseSimpleCPU</a>
</li>
<li>numIntRegReads
: <a class="el" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">BaseSimpleCPU</a>
</li>
<li>numIntRegWrites
: <a class="el" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">BaseSimpleCPU</a>
</li>
<li>numIQEntries
: <a class="el" href="classSimpleParams.html#a3b3456c30eed2ead1e168ac5401c456c">SimpleParams</a>
</li>
<li>numIssued
: <a class="el" href="classBackEnd_1_1InstQueue.html#a2dc930f2214e1e888c1e5e3d966bae0e">BackEnd&lt; Impl &gt;::InstQueue</a>
</li>
<li>numIssuedDist
: <a class="el" href="classInstructionQueue.html#a124912debf5250a350c01f55754bfd8c">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>numItems()
: <a class="el" href="classX86ISA_1_1MediaOpBase.html#a743fa976c3baf319041f58a193787335">X86ISA::MediaOpBase</a>
</li>
<li>NumLevels
: <a class="el" href="classSparcISA_1_1SparcFaultBase.html#a459ebc7c34ad6a34f704ef5be57870d8a82602eced6b5ffc6de41c8593a540666">SparcISA::SparcFaultBase</a>
</li>
<li>NumLines
: <a class="el" href="classX86ISA_1_1I8259.html#a4e3c8b693f0bba8277e386272671913a">X86ISA::I8259</a>
</li>
<li>numLoad
: <a class="el" href="classCheckerCPU.html#a3544cbf7f80b6be5b8a3417c94dc705e">CheckerCPU</a>
, <a class="el" href="classOzoneCPU.html#af30bbaffc6e2ad6670338604a083e1fa">OzoneCPU&lt; Impl &gt;</a>
, <a class="el" href="structThreadState.html#a1cda9ed25112384e9d8f318e1568cf81">ThreadState</a>
, <a class="el" href="classBaseSimpleCPU.html#a23b8900df5c1d60413ecd43a2c7f2f33">BaseSimpleCPU</a>
</li>
<li>numLoadInsts
: <a class="el" href="classBaseSimpleCPU.html#a142996d0158217aa13095d8ccceea87e">BaseSimpleCPU</a>
</li>
<li>numLoads()
: <a class="el" href="classOzoneLSQ.html#a19b22771e950bb9758af5afbabd4667f">OzoneLSQ&lt; Impl &gt;</a>
, <a class="el" href="classOzoneLWLSQ.html#a497e8cc9bd1694b8b1205161329b0c1c">OzoneLWLSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a46456b3dbeaa5ee2c1fa19fc1ede42bb">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#aeebbf48063d77b71d2d8d5de4b02e58a">LSQUnit&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#affe341209f77ee21c4454c544f103d0f">LSQ&lt; Impl &gt;</a>
</li>
<li>numLoadsReady()
: <a class="el" href="classOzoneLWLSQ.html#a0bec94c070cf9872607d0d795e106f1f">OzoneLWLSQ&lt; Impl &gt;</a>
, <a class="el" href="classOzoneLSQ.html#a1a03bd8f39b4c7bc3f18268391edaf7d">OzoneLSQ&lt; Impl &gt;</a>
</li>
<li>numLogicalFloatRegs
: <a class="el" href="classSimpleFreeList.html#afcfac2ae99628616734bb6d6c2e267d6">SimpleFreeList</a>
, <a class="el" href="classSimpleRenameMap.html#a28ab0f8e48313add7a9f6659c47d45ce">SimpleRenameMap</a>
, <a class="el" href="classScoreboard.html#ae51f415c0ca5ad16c26a446b413e4c26">Scoreboard</a>
</li>
<li>numLogicalIntRegs
: <a class="el" href="classSimpleRenameMap.html#ae3b4f42f017bdba16ddc4e2a5ca17b7f">SimpleRenameMap</a>
, <a class="el" href="classScoreboard.html#a1ea1c4d80ebb8c32b53be300e3fffa86">Scoreboard</a>
, <a class="el" href="classSimpleFreeList.html#a0da4220b722479f585e9278966a57b83">SimpleFreeList</a>
</li>
<li>numLogicalRegs
: <a class="el" href="classSimpleRenameMap.html#af2e8cc522e5fe9ade6b675b0b019883e">SimpleRenameMap</a>
, <a class="el" href="classScoreboard.html#a594ddb560a680d088e498856c94360d6">Scoreboard</a>
</li>
<li>numMemories
: <a class="el" href="classNetworkTest.html#a6b48acff1a027d4e6061d684313e294d">NetworkTest</a>
</li>
<li>numMemRefs
: <a class="el" href="classBaseSimpleCPU.html#ac1b3fcbdd48d87892dfabb31e8de3708">BaseSimpleCPU</a>
, <a class="el" href="structThreadState.html#a8c560b795bd23527c8f5fd7e0d57c6e4">ThreadState</a>
</li>
<li>numMicroops
: <a class="el" href="classArmISA_1_1SrsOp.html#ac3f7d602e1acb2422bbc38525c1cbb4c">ArmISA::SrsOp</a>
, <a class="el" href="classArmISA_1_1Memory.html#a886798a3eb9cbef0a1d2cae6711221b4">ArmISA::Memory</a>
, <a class="el" href="classArmISA_1_1PredMacroOp.html#ad5cc40dfb0fdad5e6e5f4429f9b0d4f1">ArmISA::PredMacroOp</a>
, <a class="el" href="classX86ISAInst_1_1MicrocodeRom.html#a038926831fa5fc5b75e978da899793de">X86ISAInst::MicrocodeRom</a>
, <a class="el" href="classArmISA_1_1RfeOp.html#a61dc269bced0b75c55369b780118c3b0">ArmISA::RfeOp</a>
, <a class="el" href="classX86ISA_1_1MacroopBase.html#a28dfc9e32d4c674a3f0d4e5ed67d66f0">X86ISA::MacroopBase</a>
</li>
<li>numMiscRegs
: <a class="el" href="classSimpleRenameMap.html#a6fc5664103a4bceb045b0a76a1c5ef3b">SimpleRenameMap</a>
, <a class="el" href="classScoreboard.html#a41e8fe75ea48f6d308ee00f2b49271fc">Scoreboard</a>
</li>
<li>numMissedPrefetchedBlocks
: <a class="el" href="classPrefetcher.html#ab8e5e3798b0ac724dd0d7570e3594ef7">Prefetcher</a>
</li>
<li>numMissObserved
: <a class="el" href="classPrefetcher.html#ab795ea6541efc4c94b75caa2768f40f0">Prefetcher</a>
</li>
<li>numOp
: <a class="el" href="structThreadState.html#a92a8a74578bdab6679cd931352ac1c81">ThreadState</a>
, <a class="el" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">BaseSimpleCPU</a>
</li>
<li>numOps
: <a class="el" href="structThreadState.html#a0b08ade4b7c04078a0b3247e636e6011">ThreadState</a>
, <a class="el" href="classBaseSimpleCPU.html#af1c21f0050605dccc4a905c93df82d1e">BaseSimpleCPU</a>
</li>
<li>numOther
: <a class="el" href="classAbstractMemory.html#a4c3b6396461bcf850f79a5259075d8bb">AbstractMemory</a>
</li>
<li>numPacketsSent
: <a class="el" href="classNetworkTest.html#a9d64e4c3825faf1bd35aff00686d8ee7">NetworkTest</a>
</li>
<li>numPagesCrossed
: <a class="el" href="classPrefetcher.html#a2de83f18681bd36d331fa00328416609">Prefetcher</a>
</li>
<li>numPartialHits
: <a class="el" href="classPrefetcher.html#a8bce1fe196e79be6171889043956823e">Prefetcher</a>
</li>
<li>numPhysFloatRegs
: <a class="el" href="classInstructionQueue.html#a52e5a98b77f06fc50b55d345582ed0c4">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classSimpleParams.html#a033846eaa7f3c63c42bf5d73e3a1a9df">SimpleParams</a>
</li>
<li>numPhysicalFloatRegs
: <a class="el" href="classPhysRegFile.html#a440f08b5352727ab0d3ba35e9f32c876">PhysRegFile&lt; Impl &gt;</a>
, <a class="el" href="classSimpleRenameMap.html#a32360c93bfc87883c8795c98e4faa484">SimpleRenameMap</a>
, <a class="el" href="classScoreboard.html#a8ebf102c4455c687f4fb944651327fa9">Scoreboard</a>
, <a class="el" href="classSimpleFreeList.html#ac13060907c4cb1c2e86aa4f6e996486d">SimpleFreeList</a>
</li>
<li>numPhysicalIntRegs
: <a class="el" href="classPhysRegFile.html#a52adc1631f36eacb12acba054fa5063a">PhysRegFile&lt; Impl &gt;</a>
, <a class="el" href="classScoreboard.html#a543adcf44511feb888866e8987b971f7">Scoreboard</a>
, <a class="el" href="classSimpleFreeList.html#a2d4681ba51a33e7c1c9f240d2d51c470">SimpleFreeList</a>
, <a class="el" href="classSimpleRenameMap.html#a663488f2eb80f502f9f8d328d367f60f">SimpleRenameMap</a>
</li>
<li>numPhysicalRegs
: <a class="el" href="classSimpleRenameMap.html#a53aed3cac1155b733bc88c7c9561c3e1">SimpleRenameMap</a>
, <a class="el" href="classSimpleParams.html#afdd8d78b2f24761d7fb4f75bba6fa064">SimpleParams</a>
, <a class="el" href="classSimpleFreeList.html#adc64c17733cbb8fa334bccdd0ccea013">SimpleFreeList</a>
, <a class="el" href="classScoreboard.html#adcfff37fc22ed2559f364eafc1a3cf86">Scoreboard</a>
</li>
<li>numPhysIntRegs
: <a class="el" href="classSimpleParams.html#a231b037e2c405a279a666d462c8b01c1">SimpleParams</a>
, <a class="el" href="classInstructionQueue.html#a2d63101a9434ed19fab2f7d505656dc8">InstructionQueue&lt; Impl &gt;</a>
</li>
<li>numPhysRegs
: <a class="el" href="classInstructionQueue.html#a5a16e58dd6117d7cc29cc6f934192456">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classFrontEnd.html#af6e3e424979b4ac107da8753743584f9">FrontEnd&lt; Impl &gt;</a>
</li>
<li>numPrefetchAccepted
: <a class="el" href="classPrefetcher.html#a0f11ee3a1d78d6a4362b05aadec08eed">Prefetcher</a>
</li>
<li>numPrefetchRequested
: <a class="el" href="classPrefetcher.html#a4a23146e14f841be22e63aa93ed26fc2">Prefetcher</a>
</li>
<li>numRdRetry
: <a class="el" href="classSimpleDRAM.html#a01bd5e359149b1a9cdb2de7d2b31ef00">SimpleDRAM</a>
</li>
<li>numReads
: <a class="el" href="classMemTest.html#a72859b5f316e7dbda3bee248293a4b85">MemTest</a>
, <a class="el" href="classAbstractMemory.html#a01fe86595a7ba7c2a28802201b50ccb4">AbstractMemory</a>
</li>
<li>numReadsStat
: <a class="el" href="classMemTest.html#abfe1c79345950563d6b610f77d3b336e">MemTest</a>
</li>
<li>numRegs
: <a class="el" href="classX86ISA_1_1Cmos.html#a1e8f3e81d58b678473996cd624824b21">X86ISA::Cmos</a>
</li>
<li>NumRegTypes
: <a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067a9ec0270ee226d6e7de7c75f022d00f34">InOrderCPU</a>
</li>
<li>numReqs
: <a class="el" href="classSimpleDRAM.html#adb2acbbb5f3a1360242f3154f311a681">SimpleDRAM</a>
</li>
<li>numReserve
: <a class="el" href="classMSHRQueue.html#a2008720404829157aae0ec1db762bbe0">MSHRQueue</a>
</li>
<li>numROBEntries
: <a class="el" href="classLWBackEnd.html#a592947732b05bd2094827d9947a8e038">LWBackEnd&lt; Impl &gt;</a>
, <a class="el" href="classBackEnd.html#a4bfe6717c987a91559d299e60599fec3">BackEnd&lt; Impl &gt;</a>
, <a class="el" href="classSimpleParams.html#a8360e80a02448ec0ed6d82112f1355bd">SimpleParams</a>
</li>
<li>numROBFreeEntries()
: <a class="el" href="classDefaultCommit.html#a38857e5fd408feef879ca98bf77df48a">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numRobs
: <a class="el" href="classDefaultCommit.html#a30a92ad9cd710e1c0e767e79aaa40c54">DefaultCommit&lt; Impl &gt;</a>
</li>
<li>numRunningContexts()
: <a class="el" href="classSystem.html#a1dd55932d5de44449c1de45616835daf">System</a>
</li>
<li>numSets
: <a class="el" href="classOptCPU.html#ad2c90280778dd9a366ca704659e6e1bb">OptCPU</a>
, <a class="el" href="classLRU.html#a36d3a6ca481ee06931f7780a1d5a4555">LRU</a>
</li>
<li>numSimulatedCPUs()
: <a class="el" href="classBaseCPU.html#a6b23f23381292741370f53e4c6465158">BaseCPU</a>
</li>
<li>numSimulatedInsts()
: <a class="el" href="classBaseCPU.html#a5d1016f049770f079b4be6b257c39492">BaseCPU</a>
</li>
<li>numSimulatedOps()
: <a class="el" href="classBaseCPU.html#af9973d9bbb2b98b2049e996d73a309c0">BaseCPU</a>
</li>
<li>numSquashable
: <a class="el" href="classArmISA_1_1TableWalker.html#ad5922a63560415237a9a125c337984b4">ArmISA::TableWalker</a>
</li>
<li>numSrcRegs()
: <a class="el" href="classBaseDynInst.html#acbbcb9522d20669b4588e0380fb80e24">BaseDynInst&lt; Impl &gt;</a>
, <a class="el" href="classInOrderDynInst.html#a633f55ef50f77200655262eed6aa714c">InOrderDynInst</a>
, <a class="el" href="classStaticInst.html#aa86f1bc6ab4060b361ec0e2d97b19179">StaticInst</a>
</li>
<li>numStages
: <a class="el" href="classRSkedIt.html#acf12d17923e214e223c427f807a9a8cf">RSkedIt</a>
, <a class="el" href="classActivityRecorder.html#a68e980b0734e8d8a74ce5cd57f5e48b4">ActivityRecorder</a>
</li>
<li>NumStages
: <a class="el" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfae2435a1606f79aebb3dcaf56a2925868">FullO3CPU&lt; Impl &gt;</a>
</li>
<li>NumStatus
: <a class="el" href="classInOrderDynInst.html#ad689ca3a2a16ec6008136ce5a463ed49a4e8a845ae885364145a9b7a8650f8223">InOrderDynInst</a>
, <a class="el" href="classBaseDynInst.html#ab0b595777f1ce052610395d05318817dafad163dfa961a80537ca009d88a6119e">BaseDynInst&lt; Impl &gt;</a>
</li>
<li>numStoreInsts
: <a class="el" href="classBaseSimpleCPU.html#af28a4a72f6d566f938303cb29ba0214f">BaseSimpleCPU</a>
</li>
<li>numStores()
: <a class="el" href="classOzoneLWLSQ.html#a55499fa76730363e4e0037e7abcdc7ae">OzoneLWLSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#aef3bcf81fdf4dcc7253a4ab0997ba42c">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classOzoneLSQ.html#af1b3fb240c0b42a502f12550b5be170b">OzoneLSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a830bfc672414b9b7333054808a93d096">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a3995365483ad8cf79f357925f2dc790b">LSQUnit&lt; Impl &gt;</a>
</li>
<li>numStoresToWB()
: <a class="el" href="classOzoneLWLSQ.html#aa66cc3f804c02d31b399bcd84e2a0b86">OzoneLWLSQ&lt; Impl &gt;</a>
, <a class="el" href="classOzoneLSQ.html#a885fbeb62b48a3993bd715ed956e7fc5">OzoneLSQ&lt; Impl &gt;</a>
, <a class="el" href="classLSQUnit.html#a31dbcae4f7f6a1c0cd246f8da4472e3b">LSQUnit&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a9f7cd93bb79f4bec660cf1f3dbc7f911">LSQ&lt; Impl &gt;</a>
</li>
<li>numSwitches()
: <a class="el" href="classTopology.html#accfda39b0f11d8cc6c1321dc4a7494b5">Topology</a>
</li>
<li>numSyscallDescs
: <a class="el" href="classX86ISA_1_1X86LiveProcess.html#ace381480d7dd5c8f7f2eceb5a9071411">X86ISA::X86LiveProcess</a>
</li>
<li>numSyscalls
: <a class="el" href="classX86ISA_1_1I386LinuxProcess.html#a4a7a967060103986812d907b090c8d28">X86ISA::I386LinuxProcess</a>
, <a class="el" href="classX86ISA_1_1X86__64LinuxProcess.html#a75f0efcbc1adf6d25e70493b8b5bcb8a">X86ISA::X86_64LinuxProcess</a>
</li>
<li>numSystemsRunning
: <a class="el" href="classSystem.html#a0d814a857f76583f73a674d04845cc8c">System</a>
</li>
<li>numTagArrayReads
: <a class="el" href="classCacheMemory.html#aa2bd08ffbb7d6283d4a626e28dc1c5c6">CacheMemory</a>
</li>
<li>numTagArrayStalls
: <a class="el" href="classCacheMemory.html#a516d29620fbae9d1687680f268e1e65f">CacheMemory</a>
</li>
<li>numTagArrayWrites
: <a class="el" href="classCacheMemory.html#a8e1376e65c9517fcf8564e61e58b5b7b">CacheMemory</a>
</li>
<li>numTarget
: <a class="el" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">BaseCache</a>
</li>
<li>numThreads
: <a class="el" href="classMipsISA_1_1ISA.html#aa3da4c9c2161d965493834ec09ff57c8">MipsISA::ISA</a>
, <a class="el" href="classPipelineStage.html#ae8dbc8cb23fccfd59f48dc74251d65dc">PipelineStage</a>
, <a class="el" href="classDefaultFetch.html#a0053c1d97e931da2d2e3d2dd836c2bad">DefaultFetch&lt; Impl &gt;</a>
, <a class="el" href="classDefaultCommit.html#a6f9095822cac85862b4ef0aa610d584a">DefaultCommit&lt; Impl &gt;</a>
, <a class="el" href="classBPredUnit.html#a87ab93b607ac89cd75fdb39ce4d1b308">BPredUnit</a>
, <a class="el" href="classInstQueue.html#a3b802a90aa4217c4d7838ece26d01efe">InstQueue&lt; Impl &gt;</a>
, <a class="el" href="classROB.html#a43040dd04c8a6e4f2f264b3ba0c5a88c">ROB&lt; Impl &gt;</a>
, <a class="el" href="classDefaultIEW.html#aa785ae38d0ab594144ff5a20d1c353e7">DefaultIEW&lt; Impl &gt;</a>
, <a class="el" href="classInstructionQueue.html#a742aa87d6e50cb6bb1620cbca2deb79d">InstructionQueue&lt; Impl &gt;</a>
, <a class="el" href="classLSQ.html#a26c6a7dd9fc21768b904e4cf58798e5d">LSQ&lt; Impl &gt;</a>
, <a class="el" href="classDefaultRename.html#acf3dc543b551e4ab41ac55081396a494">DefaultRename&lt; Impl &gt;</a>
, <a class="el" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">BaseCPU</a>
, <a class="el" href="classDefaultDecode.html#a898be9494f8d0b9ec929f3fe689675d3">DefaultDecode&lt; Impl &gt;</a>
</li>
<li>numVnicDistance
: <a class="el" href="classSinic_1_1Device.html#af4e2aeaff168d298b3eedfb0e302a71d">Sinic::Device</a>
</li>
<li>numVpes
: <a class="el" href="classMipsISA_1_1ISA.html#aef6315225741eec12dade0a75ad85e91">MipsISA::ISA</a>
</li>
<li>numWaitingMemOps
: <a class="el" href="classLWBackEnd.html#a349c5d02afaf823c930f530bbd2116af">LWBackEnd&lt; Impl &gt;</a>
</li>
<li>NumWindowedRegs
: <a class="el" href="classSparcISA_1_1ISA.html#acf2af56e285ea413efa7be0b758ce704">SparcISA::ISA</a>
</li>
<li>numWorkIds
: <a class="el" href="classSystem.html#ab55aefd0eac129d2adc5d1d3326bf352">System</a>
</li>
<li>numWorkItemsCompleted
: <a class="el" href="classBaseCPU.html#a7b58ddbb52ac2a4c1246f6f30b224b40">BaseCPU</a>
</li>
<li>numWorkItemsStarted
: <a class="el" href="classBaseCPU.html#aa6619f133e6944a10b35c0a499536012">BaseCPU</a>
</li>
<li>numWrites
: <a class="el" href="classMemTest.html#aade4f5eb44fb48dd3f5148f8549b63d0">MemTest</a>
, <a class="el" href="classAbstractMemory.html#a6bb4bae5ab6af64eb9fe82a0db2b0b89">AbstractMemory</a>
</li>
<li>numWritesStat
: <a class="el" href="classMemTest.html#a028f6ced3d393ecc59745830812c6c8b">MemTest</a>
</li>
<li>numWrRetry
: <a class="el" href="classSimpleDRAM.html#a70cd7963b363db2551314a64f363463b">SimpleDRAM</a>
</li>
<li>nupc()
: <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a62c9ebb9b5055adae851a40b650a3f50">GenericISA::DelaySlotUPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1UPCState.html#a0d0f2db08efd55a94819743c95f4d060">GenericISA::UPCState&lt; MachInst &gt;</a>
, <a class="el" href="classGenericISA_1_1DelaySlotUPCState.html#a406f6c320c70e3157f4bd87d7f814d7f">GenericISA::DelaySlotUPCState&lt; MachInst &gt;</a>
</li>
<li>NvFlags
: <a class="el" href="classRealViewCtrl.html#a7a9d6fc73c720f2812fb766d8b26ff42a2c3c6f809e147da84ed8ba71ffd0c9cf">RealViewCtrl</a>
</li>
<li>NvFlagsClr
: <a class="el" href="classRealViewCtrl.html#a7a9d6fc73c720f2812fb766d8b26ff42ab6697d761262046510b776d4893d5b8b">RealViewCtrl</a>
</li>
<li>nvram
: <a class="el" href="classSparcSystem.html#a84ad6fa55d15c7a5c5b62e73a312960b">SparcSystem</a>
</li>
<li>nvramSymtab
: <a class="el" href="classSparcSystem.html#a03a1f415a98df4a5e248475835a277d2">SparcSystem</a>
</li>
<li>NVT
: <a class="el" href="classTechParameter.html#aeaedb45876b82d5a657e28d2b6b38639a6798f2bd4d36500b107a976a7e41aa6a">TechParameter</a>
</li>
<li>nxm_active
: <a class="el" href="structTru64_1_1ushared__state.html#a7991be25aefae71536c01229bd1fdbc2">Tru64::ushared_state</a>
</li>
<li>nxm_bits
: <a class="el" href="structTru64_1_1nxm__sched__state.html#aba524589f123ca4e6de9212c27415826">Tru64::nxm_sched_state</a>
</li>
<li>nxm_block
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28ad05afd5e514a23b9850f7b663d6dc62d">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_blockFunc()
: <a class="el" href="classTru64.html#a913e3e8db40a89238ddd76e9aa7f80f6">Tru64</a>
</li>
<li>nxm_bound_pcs_count
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a868ea8c021ebd1e979d5445a4ecf914b">Tru64::nxm_sched_state</a>
</li>
<li>nxm_callback
: <a class="el" href="structTru64_1_1nxm__task__attr.html#a05caf6fb005f62cb2e8d52da09d1b527">Tru64::nxm_task_attr</a>
, <a class="el" href="structTru64_1_1nxm__shared.html#ab2eed37f2e6ce7716615bf8f6743faef">Tru64::nxm_shared</a>
</li>
<li>nxm_end
: <a class="el" href="classProcess.html#a5f3023c7d20885b5afb6e400f49cab15">Process</a>
</li>
<li>nxm_get_binding
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a3c8f3db1dd88613582d9c9767ee9dd0a">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_get_state
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a7dbd16df076e2304cdbbb05f9b34a73c">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_idle
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a54d7279cf3103cd1f0fe43d1886b2711">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_idleFunc()
: <a class="el" href="classTru64.html#a5bb97d6cbb776c091248da3a3a6ae790">Tru64</a>
</li>
<li>NXM_LIB_VERSION
: <a class="el" href="classTru64.html#acb9deb3aef6a8109adf2a48df189ae6b">Tru64</a>
</li>
<li>nxm_nrads
: <a class="el" href="structTru64_1_1nxm__config__info.html#a5ef9541b187f999f0e433b3a6350453a">Tru64::nxm_config_info</a>
</li>
<li>nxm_nslots_per_rad
: <a class="el" href="structTru64_1_1nxm__config__info.html#a2c01d6626fde46d7800dca85af307a8a">Tru64::nxm_config_info</a>
</li>
<li>nxm_pshared_block
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a2908e18a816fe20eb326f8266efb67eb">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_pshared_destroy
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a87e5c145fa973bbfa6f94c75fca73d04">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_pshared_init
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a9c06592b6061ac61854dfbc955a1341c">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_pshared_unblock
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28ab3565599e7626928f52001d1f5fb6ba7">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_pthid
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a3c2b51af7a30c7813530d8c76b9dda7b">Tru64::nxm_sched_state</a>
</li>
<li>nxm_quantum
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a72cad77325a4e7fb71864c567adcc844">Tru64::nxm_sched_state</a>
, <a class="el" href="structTru64_1_1nxm__task__attr.html#aa1b8179599e108d99f1aac0d33742dc5">Tru64::nxm_task_attr</a>
</li>
<li>nxm_rad
: <a class="el" href="structTru64_1_1nxm__config__info.html#a543e666c90cbdd80392bf46b91c6b0ec">Tru64::nxm_config_info</a>
</li>
<li>nxm_resched
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a54274153c2c72331cca83f30b7324cb8">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_set_binding
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a599c4e4dfe476f7d597afd5f8021778c">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_set_cancel
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a1fb977a8401c46b5cc91c26033a66282">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_set_pthid
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a66538268d4489d931894dbb5497dedb3">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_set_quantum
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a1c03fc398f66891f9a830a727319e3a9">Tru64::nxm_sched_state</a>
</li>
<li>nxm_signal_check
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a69d408e316f39996e8bed270f1204404">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>NXM_SLOT_AVAIL
: <a class="el" href="classTru64.html#ab144d8d176cdd3ce556458124e56699caa823217c9f812d166d408b1ca7ad80cd">Tru64</a>
</li>
<li>NXM_SLOT_BOUND
: <a class="el" href="classTru64.html#ab144d8d176cdd3ce556458124e56699ca2d7429a4fde6c8da8c28cc5a9aa7fa43">Tru64</a>
</li>
<li>NXM_SLOT_EMPTY
: <a class="el" href="classTru64.html#ab144d8d176cdd3ce556458124e56699ca6fd539981c71b8c2d9e779cf7f144604">Tru64</a>
</li>
<li>nxm_slot_state
: <a class="el" href="structTru64_1_1nxm__config__info.html#a13818ffd6ea98b18e47c1444a2c9c7e5">Tru64::nxm_config_info</a>
</li>
<li>nxm_slot_state_t
: <a class="el" href="classTru64.html#ab144d8d176cdd3ce556458124e56699c">Tru64</a>
</li>
<li>NXM_SLOT_UNBOUND
: <a class="el" href="classTru64.html#ab144d8d176cdd3ce556458124e56699cabc1c1a794ff803ab71372ee2030cf27f">Tru64</a>
</li>
<li>nxm_ss
: <a class="el" href="structTru64_1_1nxm__shared.html#ab10744159f81356c69892f1c49d1965b">Tru64::nxm_shared</a>
</li>
<li>nxm_ssig
: <a class="el" href="structTru64_1_1ushared__state.html#a222054d16c8eaacdb0144837e04d8769">Tru64::ushared_state</a>
</li>
<li>nxm_start
: <a class="el" href="classProcess.html#a06f7bfc67c837e56422bc75d34a76d54">Process</a>
</li>
<li>nxm_swtch_pri
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28aebf8a5f49f8d700c1c0e8b63455665b6">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_sysevent
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a893a6ea42dba85b4a5afa6d2baabcba3">Tru64::nxm_sched_state</a>
</li>
<li>nxm_task_init
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28adc53e7c9c7bf0cae5d85640be348a8c5">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>NXM_TASK_INIT_VP
: <a class="el" href="classTru64.html#adaad3fb403ad9783f348b69f9d13b215">Tru64</a>
</li>
<li>nxm_task_initFunc()
: <a class="el" href="classTru64.html#a5a1153b992d92965b280c1419d636a93">Tru64</a>
</li>
<li>nxm_thread_block
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28ae9d73dfc11290cf6ec6d4e9e8d96f30f">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_thread_blockFunc()
: <a class="el" href="classTru64.html#aeb566fc34b73847b2f675c51d73c3be4">Tru64</a>
</li>
<li>nxm_thread_create
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a042573e34f1b242bce89a7c0f1249f57">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_thread_createFunc()
: <a class="el" href="classTru64.html#a3838b7ba5361ed16a5058a8ecb2d28d0">Tru64</a>
</li>
<li>nxm_thread_destroy
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a0aa16582445f9e14857c9036b1f0aee0">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_thread_kill
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a341a8fb059c41b784afed8628a39a13a">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_thread_resume
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a63f9a04ffb6ed31447c945d06412bc65">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_thread_suspend
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a4b5b0b2aacfc9786abcfa149f9740047">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_thread_type
: <a class="el" href="classTru64.html#a3a3286d0ebbf2805fa6691e67da03a86">Tru64</a>
</li>
<li>nxm_thread_wakeup
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28a9f906d4228b8967f34b2f5e3d60802da">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_tid
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a20ee3e5702cdc2fab42f11671f1c87d0">Tru64::nxm_sched_state</a>
</li>
<li>NXM_TYPE_MANAGER
: <a class="el" href="classTru64.html#a3a3286d0ebbf2805fa6691e67da03a86ad998492a98ebc1d6304bb556fadc044e">Tru64</a>
</li>
<li>NXM_TYPE_SCS
: <a class="el" href="classTru64.html#a3a3286d0ebbf2805fa6691e67da03a86ac0ebb719518275cf1770e68a0707e676">Tru64</a>
</li>
<li>NXM_TYPE_VP
: <a class="el" href="classTru64.html#a3a3286d0ebbf2805fa6691e67da03a86a50faba19ef877cfcfb35eebcb66bcf17">Tru64</a>
</li>
<li>nxm_u
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a40513ce6d32b56755cbe71a51a45b762">Tru64::nxm_sched_state</a>
</li>
<li>nxm_uc_ret
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a4594b4a0a2ad37efe15fec110d2fc79a">Tru64::nxm_sched_state</a>
</li>
<li>nxm_unblock
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28ac33f4919302ea3349e5a600498f7fa32">SystemCalls&lt; Tru64 &gt;</a>
</li>
<li>nxm_unblockFunc()
: <a class="el" href="classTru64.html#af4f794043bb8c00427920ba5ef29ad75">Tru64</a>
</li>
<li>nxm_uniq_offset
: <a class="el" href="structTru64_1_1nxm__task__attr.html#aa518797660090deab2d0195345d262b9">Tru64::nxm_task_attr</a>
, <a class="el" href="structTru64_1_1nxm__shared.html#a81b90b6728f93b532881d3bbe8c92d9f">Tru64::nxm_shared</a>
</li>
<li>nxm_va
: <a class="el" href="structTru64_1_1nxm__sched__state.html#a0726086ea51daca99c0f2e77b5db17a4">Tru64::nxm_sched_state</a>
</li>
<li>nxm_version
: <a class="el" href="structTru64_1_1nxm__shared.html#aaece1267f777a8708c6a685eb4ad2089">Tru64::nxm_shared</a>
, <a class="el" href="structTru64_1_1nxm__task__attr.html#a821c0d5ad3d8cfa46e6b24e8f9c31ccc">Tru64::nxm_task_attr</a>
</li>
<li>nxm_wakeup_idle
: <a class="el" href="classSystemCalls_3_01Tru64_01_4.html#ac59b960b4f6ca960e2afd0391df6bd28ac0410347c3679ad59dc026fdd9c2787d">SystemCalls&lt; Tru64 &gt;</a>
</li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:17:15 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
