
---------- Begin Simulation Statistics ----------
final_tick                                90995916500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192392                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653576                       # Number of bytes of host memory used
host_op_rate                                   192770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   519.77                       # Real time elapsed on the host
host_tick_rate                              175069002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090996                       # Number of seconds simulated
sim_ticks                                 90995916500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.819918                       # CPI: cycles per instruction
system.cpu.discardedOps                        189673                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        48660254                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.549475                       # IPC: instructions per cycle
system.cpu.numCycles                        181991833                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133331579                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       986982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3688                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975046                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3703                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485914                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735549                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103906                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101896                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904463                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             701                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51034837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51034837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51035261                       # number of overall hits
system.cpu.dcache.overall_hits::total        51035261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047240                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047240                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055235                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055235                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36275026997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36275026997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36275026997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36275026997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090496                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34638.695043                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34638.695043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34376.254576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34376.254576                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       220409                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4335                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.844060                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       877931                       # number of writebacks
system.cpu.dcache.writebacks::total            877931                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67866                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67866                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67866                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67866                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987365                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33577827000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33577827000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34228218999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34228218999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018955                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34284.989187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34284.989187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34666.226774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34666.226774                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40534363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40534363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15472928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15472928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41132995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41132995                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25847.144824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25847.144824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14805101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14805101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24863.343236                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24863.343236                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20802098997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20802098997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46370.325534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46370.325534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64693                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64693                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383915                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383915                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18772725500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18772725500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035064                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48898.129794                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48898.129794                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    650391999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    650391999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81390.564260                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81390.564260                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.615909                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022702                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.688420                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.615909                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53077937                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53077937                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686471                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475521                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025108                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278759                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278759                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278759                       # number of overall hits
system.cpu.icache.overall_hits::total        10278759                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52930500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52930500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52930500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52930500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279459                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279459                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        75615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        75615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        75615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        75615                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52230500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52230500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52230500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        74615                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        74615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        74615                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        74615                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278759                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278759                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52930500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52930500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        75615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        75615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52230500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        74615                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        74615                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.461925                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279459                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14684.941429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.461925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.451623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.451623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20559618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20559618                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90995916500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               700550                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700593                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data              700550                       # number of overall hits
system.l2.overall_hits::total                  700593                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287472                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            286815                       # number of overall misses
system.l2.overall_misses::total                287472                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25125250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25175959500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50709500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25125250000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25175959500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987365                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988065                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987365                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988065                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290485                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290944                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290485                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290944                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77183.409437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87600.892561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87577.084029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77183.409437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87600.892561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87577.084029                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199876                       # number of writebacks
system.l2.writebacks::total                    199876                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287466                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287466                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44139500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22256684000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22300823500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44139500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22256684000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22300823500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67183.409437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77601.065517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77577.256093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67183.409437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77601.065517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77577.256093                       # average overall mshr miss latency
system.l2.replacements                         282094                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       877931                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           877931                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       877931                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       877931                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          125                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              125                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          125                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          125                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           288                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207180                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15921197500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15921197500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89997.046487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89997.046487                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14152117500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14152117500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79997.046487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79997.046487                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77183.409437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77183.409437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44139500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44139500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67183.409437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67183.409437                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        493370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            493370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9204052500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9204052500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83744.006296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83744.006296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8104566500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8104566500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73744.247095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73744.247095                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8045.071279                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973460                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290286                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.798330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.198583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.535474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7962.337222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982064                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4237794                       # Number of tag accesses
system.l2.tags.data_accesses                  4237794                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003168906500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11838                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11838                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              780475                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188305                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199876                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287466                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199876                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    949                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  214742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.201723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.800657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.308634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11781     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      0.21%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           29      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11838                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.879794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.846197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.076446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6919     58.45%     58.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              141      1.19%     59.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4078     34.45%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              682      5.76%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11838                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   60736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18397824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12792064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    202.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90988640000                       # Total gap between requests
system.mem_ctrls.avgGap                     186703.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18295040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12788672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 462086.669570496655                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201053417.600338160992                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 140541163.734528690577                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286809                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199876                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17223250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10438297750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2164268160750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26214.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36394.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10828054.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18355776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18397824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12792064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12792064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286809                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287466                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199876                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199876                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       462087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    201720876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        202182963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       462087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       462087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    140578440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       140578440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    140578440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       462087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    201720876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       342761403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286517                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199823                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12587                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5083327250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432585000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10455521000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17741.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36491.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153536                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102988                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       229816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.437741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.219696                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.133339                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       172900     75.23%     75.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31702     13.79%     89.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4538      1.97%     91.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1981      0.86%     91.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10052      4.37%     96.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          798      0.35%     96.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          553      0.24%     96.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          564      0.25%     97.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6728      2.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       229816                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18337088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12788672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              201.515504                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              140.541164                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       804456660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       427578855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1014965280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514853820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7182683040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27439979550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11835081120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49219598325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.898979                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30481192000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3038360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57476364500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       836429580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       444572865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030766100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528222240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7182683040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26979563190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12222800160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49225037175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.958749                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31495008250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3038360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56462548250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110558                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199876                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78803                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176908                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110558                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853611                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853611                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31189888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31189888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287466                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287466                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1420449500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561850250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            603977                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1077807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603277                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961583                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963111                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119378944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119431936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282094                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12792064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1270159                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1265163     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4981      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270159                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90995916500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1865582000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481050494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
