ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/***************************************************************************//**
   2              	* \file CyBootAsmGnu.s
   3              	* \version 6.0
   4              	*
   5              	* \brief Assembly routines for GNU as.
   6              	*
   7              	********************************************************************************
   8              	* \copyright
   9              	* Copyright 2010-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	/*******************************************************************************
   2              	* File Name: cyfittergnu.inc
   3              	* 
   4              	* PSoC Creator  4.4
   5              	*
   6              	* Description:
   7              	* 
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.ifndef INCLUDED_CYFITTERGNU_INC
  18              	.set INCLUDED_CYFITTERGNU_INC, 1
  19              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  4.4
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00020000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00020000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000800
  23              	.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
  24              	.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
  26              	.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
  27              	.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
  28              	.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
  29              	.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
  30              	.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
  31              	.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
  32              	.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
  33              	.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
  34              	.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
  35              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  36              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
  37              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  38              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
  39              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  40              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  41              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  42              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  43              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  44              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  45              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  46              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  47              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  48              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  49              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  50              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  51              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  52              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  53              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  54              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  55              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  56              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  57              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  58              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  59              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  60              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  61              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  62              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  63              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  64              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  65              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  66              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  67              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  68              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  69              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  70              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  71              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  72              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  73              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  74              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  75              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  76              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  77              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  78              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  79              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  80              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  81              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  82              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  83              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  84              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  85              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  86              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  87              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  88              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  89              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff0ff
  90              	.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
  92              	.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
  93              	.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
  94              	.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
  95              	.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
  96              	.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff100
  97              	.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff101
  98              	.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff102
  99              	.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff103
 100              	.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff104
 101              	.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff105
 102              	.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff106
 103              	.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff107
 104              	.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff108
 105              	.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff109
 106              	.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff10a
 107              	.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff10b
 108              	.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff10c
 109              	.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff10d
 110              	.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff10e
 111              	.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff10f
 112              	.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff110
 113              	.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff111
 114              	.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff112
 115              	.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff113
 116              	.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff114
 117              	.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff115
 118              	.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff116
 119              	.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff117
 120              	.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff118
 121              	.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff119
 122              	.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff11a
 123              	.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff11b
 124              	.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff11c
 125              	.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff11d
 126              	.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff11e
 127              	.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff11f
 128              	.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff120
 129              	.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff121
 130              	.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff122
 131              	.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff123
 132              	.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff124
 133              	.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff125
 134              	.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff126
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 135              	.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff127
 136              	.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff128
 137              	.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff129
 138              	.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff12a
 139              	.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff12b
 140              	.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff12c
 141              	.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff12d
 142              	.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff12e
 143              	.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff12f
 144              	.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff130
 145              	.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff131
 146              	.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff132
 147              	.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff133
 148              	.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff134
 149              	.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff135
 150              	.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff136
 151              	.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff137
 152              	.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff138
 153              	.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff139
 154              	.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff13a
 155              	.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff13b
 156              	.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff13c
 157              	.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff13d
 158              	.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff13e
 159              	.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff13f
 160              	.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff140
 161              	.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff141
 162              	.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff142
 163              	.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff143
 164              	.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff144
 165              	.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff145
 166              	.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff146
 167              	.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff147
 168              	.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff148
 169              	.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff149
 170              	.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff14a
 171              	.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff14b
 172              	.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff14c
 173              	.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff14d
 174              	.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff14e
 175              	.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff14f
 176              	.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff150
 177              	.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff151
 178              	.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff152
 179              	.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff153
 180              	.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff154
 181              	.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff155
 182              	.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff156
 183              	.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff157
 184              	.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff158
 185              	.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff159
 186              	.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff15a
 187              	.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff15b
 188              	.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff15c
 189              	.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff15d
 190              	.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff15e
 191              	.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff15f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 192              	.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff160
 193              	.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff161
 194              	.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff162
 195              	.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff163
 196              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff164
 197              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff165
 198              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff166
 199              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff167
 200              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff168
 201              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff169
 202              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff16a
 203              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff16b
 204              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff16c
 205              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff16d
 206              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff16e
 207              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff16f
 208              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff170
 209              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff171
 210              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff172
 211              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff173
 212              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff174
 213              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff175
 214              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff176
 215              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff177
 216              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff178
 217              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff179
 218              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff17a
 219              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff17b
 220              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff17c
 221              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff17d
 222              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff17e
 223              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff17f
 224              	.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff200
 225              	.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
 226              	.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
 227              	.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff204
 228              	.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff208
 229              	.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff20c
 230              	.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff210
 231              	.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff214
 232              	.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff218
 233              	.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff21c
 234              	.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff220
 235              	.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff224
 236              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff228
 237              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff22c
 238              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff230
 239              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff234
 240              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff238
 241              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff23c
 242              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff244
 243              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
 244              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
 245              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff250
 246              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
 247              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
 248              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff252
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 249              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff254
 250              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
 251              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
 252              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff258
 253              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
 254              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
 255              	.set CYREG_SFLASH_FLASH_START, 0x0ffff25c
 256              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
 257              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 258              	.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM1, 0x0ffff260
 259              	.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__OFFSET, 0x00000000
 260              	.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__SIZE, 0x00000008
 261              	.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM2, 0x0ffff261
 262              	.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__OFFSET, 0x00000000
 263              	.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__SIZE, 0x00000008
 264              	.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff264
 265              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET, 0x00000000
 266              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE, 0x00000010
 267              	.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff266
 268              	.set CYFLD_SFLASH_TEMP_OFFSET__OFFSET, 0x00000000
 269              	.set CYFLD_SFLASH_TEMP_OFFSET__SIZE, 0x00000010
 270              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff270
 271              	.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
 272              	.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
 273              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff271
 274              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff272
 275              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff273
 276              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff274
 277              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff275
 278              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff276
 279              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff277
 280              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff278
 281              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 282              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 283              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff279
 284              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff27a
 285              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff27b
 286              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 287              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 288              	.set CYREG_SFLASH_DIE_X, 0x0ffff27c
 289              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 290              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
 291              	.set CYREG_SFLASH_DIE_Y, 0x0ffff27d
 292              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 293              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
 294              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff27e
 295              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
 296              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
 297              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
 298              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
 299              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
 300              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
 301              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
 302              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
 303              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
 304              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
 305              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 306              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
 307              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff27f
 308              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 309              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 310              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff33e
 311              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
 312              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
 313              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff33f
 314              	.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff34c
 315              	.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
 316              	.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
 317              	.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
 318              	.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
 319              	.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff34d
 320              	.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff34e
 321              	.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff34f
 322              	.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff350
 323              	.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff351
 324              	.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff352
 325              	.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff353
 326              	.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff354
 327              	.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff355
 328              	.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff356
 329              	.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff357
 330              	.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff358
 331              	.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff359
 332              	.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff35a
 333              	.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff35b
 334              	.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff35c
 335              	.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff35d
 336              	.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff35e
 337              	.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff35f
 338              	.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff360
 339              	.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff361
 340              	.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff362
 341              	.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff363
 342              	.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff364
 343              	.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff365
 344              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 345              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 346              	.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff366
 347              	.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff367
 348              	.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff368
 349              	.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff369
 350              	.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff36a
 351              	.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff36b
 352              	.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff36c
 353              	.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff36d
 354              	.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff36e
 355              	.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff36f
 356              	.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff370
 357              	.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff371
 358              	.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff372
 359              	.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff373
 360              	.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff374
 361              	.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff375
 362              	.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff376
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 363              	.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff377
 364              	.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff378
 365              	.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff379
 366              	.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff37a
 367              	.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff37b
 368              	.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff37c
 369              	.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff37d
 370              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH0, 0x0ffff400
 371              	.set CYFLD_SFLASH_BYTE_MEM__OFFSET, 0x00000000
 372              	.set CYFLD_SFLASH_BYTE_MEM__SIZE, 0x00000008
 373              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1, 0x0ffff401
 374              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH2, 0x0ffff402
 375              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH3, 0x0ffff403
 376              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH4, 0x0ffff404
 377              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH5, 0x0ffff405
 378              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH6, 0x0ffff406
 379              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH7, 0x0ffff407
 380              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH8, 0x0ffff408
 381              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH9, 0x0ffff409
 382              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH10, 0x0ffff40a
 383              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH11, 0x0ffff40b
 384              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH12, 0x0ffff40c
 385              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH13, 0x0ffff40d
 386              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH14, 0x0ffff40e
 387              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH15, 0x0ffff40f
 388              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH16, 0x0ffff410
 389              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH17, 0x0ffff411
 390              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH18, 0x0ffff412
 391              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH19, 0x0ffff413
 392              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH20, 0x0ffff414
 393              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH21, 0x0ffff415
 394              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH22, 0x0ffff416
 395              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH23, 0x0ffff417
 396              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH24, 0x0ffff418
 397              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH25, 0x0ffff419
 398              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH26, 0x0ffff41a
 399              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH27, 0x0ffff41b
 400              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH28, 0x0ffff41c
 401              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH29, 0x0ffff41d
 402              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH30, 0x0ffff41e
 403              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH31, 0x0ffff41f
 404              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH32, 0x0ffff420
 405              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH33, 0x0ffff421
 406              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH34, 0x0ffff422
 407              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH35, 0x0ffff423
 408              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH36, 0x0ffff424
 409              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH37, 0x0ffff425
 410              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH38, 0x0ffff426
 411              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH39, 0x0ffff427
 412              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH40, 0x0ffff428
 413              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH41, 0x0ffff429
 414              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH42, 0x0ffff42a
 415              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH43, 0x0ffff42b
 416              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH44, 0x0ffff42c
 417              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH45, 0x0ffff42d
 418              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH46, 0x0ffff42e
 419              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH47, 0x0ffff42f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 420              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH48, 0x0ffff430
 421              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH49, 0x0ffff431
 422              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH50, 0x0ffff432
 423              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH51, 0x0ffff433
 424              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH52, 0x0ffff434
 425              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH53, 0x0ffff435
 426              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH54, 0x0ffff436
 427              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH55, 0x0ffff437
 428              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH56, 0x0ffff438
 429              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH57, 0x0ffff439
 430              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH58, 0x0ffff43a
 431              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH59, 0x0ffff43b
 432              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH60, 0x0ffff43c
 433              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH61, 0x0ffff43d
 434              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH62, 0x0ffff43e
 435              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH63, 0x0ffff43f
 436              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH64, 0x0ffff440
 437              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH65, 0x0ffff441
 438              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH66, 0x0ffff442
 439              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH67, 0x0ffff443
 440              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH68, 0x0ffff444
 441              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH69, 0x0ffff445
 442              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH70, 0x0ffff446
 443              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH71, 0x0ffff447
 444              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH72, 0x0ffff448
 445              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH73, 0x0ffff449
 446              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH74, 0x0ffff44a
 447              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH75, 0x0ffff44b
 448              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH76, 0x0ffff44c
 449              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH77, 0x0ffff44d
 450              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH78, 0x0ffff44e
 451              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH79, 0x0ffff44f
 452              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH80, 0x0ffff450
 453              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH81, 0x0ffff451
 454              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH82, 0x0ffff452
 455              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH83, 0x0ffff453
 456              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH84, 0x0ffff454
 457              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH85, 0x0ffff455
 458              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH86, 0x0ffff456
 459              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH87, 0x0ffff457
 460              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH88, 0x0ffff458
 461              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH89, 0x0ffff459
 462              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH90, 0x0ffff45a
 463              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH91, 0x0ffff45b
 464              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH92, 0x0ffff45c
 465              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH93, 0x0ffff45d
 466              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH94, 0x0ffff45e
 467              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH95, 0x0ffff45f
 468              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH96, 0x0ffff460
 469              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH97, 0x0ffff461
 470              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH98, 0x0ffff462
 471              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH99, 0x0ffff463
 472              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH100, 0x0ffff464
 473              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH101, 0x0ffff465
 474              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH102, 0x0ffff466
 475              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH103, 0x0ffff467
 476              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH104, 0x0ffff468
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 477              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH105, 0x0ffff469
 478              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH106, 0x0ffff46a
 479              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH107, 0x0ffff46b
 480              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH108, 0x0ffff46c
 481              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH109, 0x0ffff46d
 482              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH110, 0x0ffff46e
 483              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH111, 0x0ffff46f
 484              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH112, 0x0ffff470
 485              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH113, 0x0ffff471
 486              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH114, 0x0ffff472
 487              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH115, 0x0ffff473
 488              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH116, 0x0ffff474
 489              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH117, 0x0ffff475
 490              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH118, 0x0ffff476
 491              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH119, 0x0ffff477
 492              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH120, 0x0ffff478
 493              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH121, 0x0ffff479
 494              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH122, 0x0ffff47a
 495              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH123, 0x0ffff47b
 496              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH124, 0x0ffff47c
 497              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH125, 0x0ffff47d
 498              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH126, 0x0ffff47e
 499              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH127, 0x0ffff47f
 500              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH128, 0x0ffff480
 501              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH129, 0x0ffff481
 502              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH130, 0x0ffff482
 503              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH131, 0x0ffff483
 504              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH132, 0x0ffff484
 505              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH133, 0x0ffff485
 506              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH134, 0x0ffff486
 507              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH135, 0x0ffff487
 508              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH136, 0x0ffff488
 509              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH137, 0x0ffff489
 510              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH138, 0x0ffff48a
 511              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH139, 0x0ffff48b
 512              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH140, 0x0ffff48c
 513              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH141, 0x0ffff48d
 514              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH142, 0x0ffff48e
 515              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH143, 0x0ffff48f
 516              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH144, 0x0ffff490
 517              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH145, 0x0ffff491
 518              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH146, 0x0ffff492
 519              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH147, 0x0ffff493
 520              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH148, 0x0ffff494
 521              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH149, 0x0ffff495
 522              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH150, 0x0ffff496
 523              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH151, 0x0ffff497
 524              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH152, 0x0ffff498
 525              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH153, 0x0ffff499
 526              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH154, 0x0ffff49a
 527              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH155, 0x0ffff49b
 528              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH156, 0x0ffff49c
 529              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH157, 0x0ffff49d
 530              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH158, 0x0ffff49e
 531              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH159, 0x0ffff49f
 532              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH160, 0x0ffff4a0
 533              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH161, 0x0ffff4a1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 534              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH162, 0x0ffff4a2
 535              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH163, 0x0ffff4a3
 536              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH164, 0x0ffff4a4
 537              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH165, 0x0ffff4a5
 538              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH166, 0x0ffff4a6
 539              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH167, 0x0ffff4a7
 540              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH168, 0x0ffff4a8
 541              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH169, 0x0ffff4a9
 542              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH170, 0x0ffff4aa
 543              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH171, 0x0ffff4ab
 544              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH172, 0x0ffff4ac
 545              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH173, 0x0ffff4ad
 546              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH174, 0x0ffff4ae
 547              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH175, 0x0ffff4af
 548              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH176, 0x0ffff4b0
 549              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH177, 0x0ffff4b1
 550              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH178, 0x0ffff4b2
 551              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH179, 0x0ffff4b3
 552              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH180, 0x0ffff4b4
 553              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH181, 0x0ffff4b5
 554              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH182, 0x0ffff4b6
 555              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH183, 0x0ffff4b7
 556              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH184, 0x0ffff4b8
 557              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH185, 0x0ffff4b9
 558              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH186, 0x0ffff4ba
 559              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH187, 0x0ffff4bb
 560              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH188, 0x0ffff4bc
 561              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH189, 0x0ffff4bd
 562              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH190, 0x0ffff4be
 563              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH191, 0x0ffff4bf
 564              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH192, 0x0ffff4c0
 565              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH193, 0x0ffff4c1
 566              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH194, 0x0ffff4c2
 567              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH195, 0x0ffff4c3
 568              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH196, 0x0ffff4c4
 569              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH197, 0x0ffff4c5
 570              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH198, 0x0ffff4c6
 571              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH199, 0x0ffff4c7
 572              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH200, 0x0ffff4c8
 573              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH201, 0x0ffff4c9
 574              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH202, 0x0ffff4ca
 575              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH203, 0x0ffff4cb
 576              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH204, 0x0ffff4cc
 577              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH205, 0x0ffff4cd
 578              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH206, 0x0ffff4ce
 579              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH207, 0x0ffff4cf
 580              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH208, 0x0ffff4d0
 581              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH209, 0x0ffff4d1
 582              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH210, 0x0ffff4d2
 583              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH211, 0x0ffff4d3
 584              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH212, 0x0ffff4d4
 585              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH213, 0x0ffff4d5
 586              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH214, 0x0ffff4d6
 587              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH215, 0x0ffff4d7
 588              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH216, 0x0ffff4d8
 589              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH217, 0x0ffff4d9
 590              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH218, 0x0ffff4da
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 591              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH219, 0x0ffff4db
 592              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH220, 0x0ffff4dc
 593              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH221, 0x0ffff4dd
 594              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH222, 0x0ffff4de
 595              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH223, 0x0ffff4df
 596              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH224, 0x0ffff4e0
 597              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH225, 0x0ffff4e1
 598              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH226, 0x0ffff4e2
 599              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH227, 0x0ffff4e3
 600              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH228, 0x0ffff4e4
 601              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH229, 0x0ffff4e5
 602              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH230, 0x0ffff4e6
 603              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH231, 0x0ffff4e7
 604              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH232, 0x0ffff4e8
 605              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH233, 0x0ffff4e9
 606              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH234, 0x0ffff4ea
 607              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH235, 0x0ffff4eb
 608              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH236, 0x0ffff4ec
 609              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH237, 0x0ffff4ed
 610              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH238, 0x0ffff4ee
 611              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH239, 0x0ffff4ef
 612              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH240, 0x0ffff4f0
 613              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH241, 0x0ffff4f1
 614              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH242, 0x0ffff4f2
 615              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH243, 0x0ffff4f3
 616              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH244, 0x0ffff4f4
 617              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH245, 0x0ffff4f5
 618              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH246, 0x0ffff4f6
 619              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH247, 0x0ffff4f7
 620              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH248, 0x0ffff4f8
 621              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH249, 0x0ffff4f9
 622              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH250, 0x0ffff4fa
 623              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH251, 0x0ffff4fb
 624              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH252, 0x0ffff4fc
 625              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH253, 0x0ffff4fd
 626              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH254, 0x0ffff4fe
 627              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH255, 0x0ffff4ff
 628              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH256, 0x0ffff500
 629              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH257, 0x0ffff501
 630              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH258, 0x0ffff502
 631              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH259, 0x0ffff503
 632              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH260, 0x0ffff504
 633              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH261, 0x0ffff505
 634              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH262, 0x0ffff506
 635              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH263, 0x0ffff507
 636              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH264, 0x0ffff508
 637              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH265, 0x0ffff509
 638              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH266, 0x0ffff50a
 639              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH267, 0x0ffff50b
 640              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH268, 0x0ffff50c
 641              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH269, 0x0ffff50d
 642              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH270, 0x0ffff50e
 643              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH271, 0x0ffff50f
 644              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH272, 0x0ffff510
 645              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH273, 0x0ffff511
 646              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH274, 0x0ffff512
 647              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH275, 0x0ffff513
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 648              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH276, 0x0ffff514
 649              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH277, 0x0ffff515
 650              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH278, 0x0ffff516
 651              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH279, 0x0ffff517
 652              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH280, 0x0ffff518
 653              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH281, 0x0ffff519
 654              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH282, 0x0ffff51a
 655              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH283, 0x0ffff51b
 656              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH284, 0x0ffff51c
 657              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH285, 0x0ffff51d
 658              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH286, 0x0ffff51e
 659              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH287, 0x0ffff51f
 660              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH288, 0x0ffff520
 661              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH289, 0x0ffff521
 662              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH290, 0x0ffff522
 663              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH291, 0x0ffff523
 664              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH292, 0x0ffff524
 665              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH293, 0x0ffff525
 666              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH294, 0x0ffff526
 667              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH295, 0x0ffff527
 668              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH296, 0x0ffff528
 669              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH297, 0x0ffff529
 670              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH298, 0x0ffff52a
 671              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH299, 0x0ffff52b
 672              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH300, 0x0ffff52c
 673              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH301, 0x0ffff52d
 674              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH302, 0x0ffff52e
 675              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH303, 0x0ffff52f
 676              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH304, 0x0ffff530
 677              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH305, 0x0ffff531
 678              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH306, 0x0ffff532
 679              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH307, 0x0ffff533
 680              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH308, 0x0ffff534
 681              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH309, 0x0ffff535
 682              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH310, 0x0ffff536
 683              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH311, 0x0ffff537
 684              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH312, 0x0ffff538
 685              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH313, 0x0ffff539
 686              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH314, 0x0ffff53a
 687              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH315, 0x0ffff53b
 688              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH316, 0x0ffff53c
 689              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH317, 0x0ffff53d
 690              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH318, 0x0ffff53e
 691              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH319, 0x0ffff53f
 692              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH320, 0x0ffff540
 693              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH321, 0x0ffff541
 694              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH322, 0x0ffff542
 695              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH323, 0x0ffff543
 696              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH324, 0x0ffff544
 697              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH325, 0x0ffff545
 698              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH326, 0x0ffff546
 699              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH327, 0x0ffff547
 700              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH328, 0x0ffff548
 701              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH329, 0x0ffff549
 702              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH330, 0x0ffff54a
 703              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH331, 0x0ffff54b
 704              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH332, 0x0ffff54c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 705              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH333, 0x0ffff54d
 706              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH334, 0x0ffff54e
 707              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH335, 0x0ffff54f
 708              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH336, 0x0ffff550
 709              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH337, 0x0ffff551
 710              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH338, 0x0ffff552
 711              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH339, 0x0ffff553
 712              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH340, 0x0ffff554
 713              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH341, 0x0ffff555
 714              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH342, 0x0ffff556
 715              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH343, 0x0ffff557
 716              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH344, 0x0ffff558
 717              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH345, 0x0ffff559
 718              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH346, 0x0ffff55a
 719              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH347, 0x0ffff55b
 720              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH348, 0x0ffff55c
 721              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH349, 0x0ffff55d
 722              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH350, 0x0ffff55e
 723              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH351, 0x0ffff55f
 724              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH352, 0x0ffff560
 725              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH353, 0x0ffff561
 726              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH354, 0x0ffff562
 727              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH355, 0x0ffff563
 728              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH356, 0x0ffff564
 729              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH357, 0x0ffff565
 730              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH358, 0x0ffff566
 731              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH359, 0x0ffff567
 732              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH360, 0x0ffff568
 733              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH361, 0x0ffff569
 734              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH362, 0x0ffff56a
 735              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH363, 0x0ffff56b
 736              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH364, 0x0ffff56c
 737              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH365, 0x0ffff56d
 738              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH366, 0x0ffff56e
 739              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH367, 0x0ffff56f
 740              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH368, 0x0ffff570
 741              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH369, 0x0ffff571
 742              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH370, 0x0ffff572
 743              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH371, 0x0ffff573
 744              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH372, 0x0ffff574
 745              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH373, 0x0ffff575
 746              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH374, 0x0ffff576
 747              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH375, 0x0ffff577
 748              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH376, 0x0ffff578
 749              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH377, 0x0ffff579
 750              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH378, 0x0ffff57a
 751              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH379, 0x0ffff57b
 752              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH380, 0x0ffff57c
 753              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH381, 0x0ffff57d
 754              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH382, 0x0ffff57e
 755              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH383, 0x0ffff57f
 756              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH384, 0x0ffff580
 757              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH385, 0x0ffff581
 758              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH386, 0x0ffff582
 759              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH387, 0x0ffff583
 760              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH388, 0x0ffff584
 761              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH389, 0x0ffff585
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 762              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH390, 0x0ffff586
 763              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH391, 0x0ffff587
 764              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH392, 0x0ffff588
 765              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH393, 0x0ffff589
 766              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH394, 0x0ffff58a
 767              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH395, 0x0ffff58b
 768              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH396, 0x0ffff58c
 769              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH397, 0x0ffff58d
 770              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH398, 0x0ffff58e
 771              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH399, 0x0ffff58f
 772              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH400, 0x0ffff590
 773              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH401, 0x0ffff591
 774              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH402, 0x0ffff592
 775              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH403, 0x0ffff593
 776              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH404, 0x0ffff594
 777              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH405, 0x0ffff595
 778              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH406, 0x0ffff596
 779              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH407, 0x0ffff597
 780              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH408, 0x0ffff598
 781              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH409, 0x0ffff599
 782              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH410, 0x0ffff59a
 783              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH411, 0x0ffff59b
 784              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH412, 0x0ffff59c
 785              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH413, 0x0ffff59d
 786              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH414, 0x0ffff59e
 787              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH415, 0x0ffff59f
 788              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH416, 0x0ffff5a0
 789              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH417, 0x0ffff5a1
 790              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH418, 0x0ffff5a2
 791              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH419, 0x0ffff5a3
 792              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH420, 0x0ffff5a4
 793              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH421, 0x0ffff5a5
 794              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH422, 0x0ffff5a6
 795              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH423, 0x0ffff5a7
 796              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH424, 0x0ffff5a8
 797              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH425, 0x0ffff5a9
 798              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH426, 0x0ffff5aa
 799              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH427, 0x0ffff5ab
 800              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH428, 0x0ffff5ac
 801              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH429, 0x0ffff5ad
 802              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH430, 0x0ffff5ae
 803              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH431, 0x0ffff5af
 804              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH432, 0x0ffff5b0
 805              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH433, 0x0ffff5b1
 806              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH434, 0x0ffff5b2
 807              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH435, 0x0ffff5b3
 808              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH436, 0x0ffff5b4
 809              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH437, 0x0ffff5b5
 810              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH438, 0x0ffff5b6
 811              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH439, 0x0ffff5b7
 812              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH440, 0x0ffff5b8
 813              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH441, 0x0ffff5b9
 814              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH442, 0x0ffff5ba
 815              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH443, 0x0ffff5bb
 816              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH444, 0x0ffff5bc
 817              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH445, 0x0ffff5bd
 818              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH446, 0x0ffff5be
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 819              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH447, 0x0ffff5bf
 820              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH448, 0x0ffff5c0
 821              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH449, 0x0ffff5c1
 822              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH450, 0x0ffff5c2
 823              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH451, 0x0ffff5c3
 824              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH452, 0x0ffff5c4
 825              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH453, 0x0ffff5c5
 826              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH454, 0x0ffff5c6
 827              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH455, 0x0ffff5c7
 828              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH456, 0x0ffff5c8
 829              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH457, 0x0ffff5c9
 830              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH458, 0x0ffff5ca
 831              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH459, 0x0ffff5cb
 832              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH460, 0x0ffff5cc
 833              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH461, 0x0ffff5cd
 834              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH462, 0x0ffff5ce
 835              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH463, 0x0ffff5cf
 836              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH464, 0x0ffff5d0
 837              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH465, 0x0ffff5d1
 838              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH466, 0x0ffff5d2
 839              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH467, 0x0ffff5d3
 840              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH468, 0x0ffff5d4
 841              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH469, 0x0ffff5d5
 842              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH470, 0x0ffff5d6
 843              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH471, 0x0ffff5d7
 844              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH472, 0x0ffff5d8
 845              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH473, 0x0ffff5d9
 846              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH474, 0x0ffff5da
 847              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH475, 0x0ffff5db
 848              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH476, 0x0ffff5dc
 849              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH477, 0x0ffff5dd
 850              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH478, 0x0ffff5de
 851              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH479, 0x0ffff5df
 852              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH480, 0x0ffff5e0
 853              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH481, 0x0ffff5e1
 854              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH482, 0x0ffff5e2
 855              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH483, 0x0ffff5e3
 856              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH484, 0x0ffff5e4
 857              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH485, 0x0ffff5e5
 858              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH486, 0x0ffff5e6
 859              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH487, 0x0ffff5e7
 860              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH488, 0x0ffff5e8
 861              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH489, 0x0ffff5e9
 862              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH490, 0x0ffff5ea
 863              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH491, 0x0ffff5eb
 864              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH492, 0x0ffff5ec
 865              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH493, 0x0ffff5ed
 866              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH494, 0x0ffff5ee
 867              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH495, 0x0ffff5ef
 868              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH496, 0x0ffff5f0
 869              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH497, 0x0ffff5f1
 870              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH498, 0x0ffff5f2
 871              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH499, 0x0ffff5f3
 872              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH500, 0x0ffff5f4
 873              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH501, 0x0ffff5f5
 874              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH502, 0x0ffff5f6
 875              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH503, 0x0ffff5f7
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 876              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH504, 0x0ffff5f8
 877              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH505, 0x0ffff5f9
 878              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH506, 0x0ffff5fa
 879              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH507, 0x0ffff5fb
 880              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH508, 0x0ffff5fc
 881              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH509, 0x0ffff5fd
 882              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH510, 0x0ffff5fe
 883              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH511, 0x0ffff5ff
 884              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH512, 0x0ffff600
 885              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH513, 0x0ffff601
 886              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH514, 0x0ffff602
 887              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH515, 0x0ffff603
 888              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH516, 0x0ffff604
 889              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH517, 0x0ffff605
 890              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH518, 0x0ffff606
 891              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH519, 0x0ffff607
 892              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH520, 0x0ffff608
 893              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH521, 0x0ffff609
 894              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH522, 0x0ffff60a
 895              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH523, 0x0ffff60b
 896              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH524, 0x0ffff60c
 897              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH525, 0x0ffff60d
 898              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH526, 0x0ffff60e
 899              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH527, 0x0ffff60f
 900              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH528, 0x0ffff610
 901              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH529, 0x0ffff611
 902              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH530, 0x0ffff612
 903              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH531, 0x0ffff613
 904              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH532, 0x0ffff614
 905              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH533, 0x0ffff615
 906              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH534, 0x0ffff616
 907              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH535, 0x0ffff617
 908              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH536, 0x0ffff618
 909              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH537, 0x0ffff619
 910              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH538, 0x0ffff61a
 911              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH539, 0x0ffff61b
 912              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH540, 0x0ffff61c
 913              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH541, 0x0ffff61d
 914              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH542, 0x0ffff61e
 915              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH543, 0x0ffff61f
 916              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH544, 0x0ffff620
 917              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH545, 0x0ffff621
 918              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH546, 0x0ffff622
 919              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH547, 0x0ffff623
 920              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH548, 0x0ffff624
 921              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH549, 0x0ffff625
 922              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH550, 0x0ffff626
 923              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH551, 0x0ffff627
 924              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH552, 0x0ffff628
 925              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH553, 0x0ffff629
 926              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH554, 0x0ffff62a
 927              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH555, 0x0ffff62b
 928              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH556, 0x0ffff62c
 929              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH557, 0x0ffff62d
 930              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH558, 0x0ffff62e
 931              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH559, 0x0ffff62f
 932              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH560, 0x0ffff630
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 933              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH561, 0x0ffff631
 934              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH562, 0x0ffff632
 935              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH563, 0x0ffff633
 936              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH564, 0x0ffff634
 937              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH565, 0x0ffff635
 938              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH566, 0x0ffff636
 939              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH567, 0x0ffff637
 940              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH568, 0x0ffff638
 941              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH569, 0x0ffff639
 942              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH570, 0x0ffff63a
 943              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH571, 0x0ffff63b
 944              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH572, 0x0ffff63c
 945              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH573, 0x0ffff63d
 946              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH574, 0x0ffff63e
 947              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH575, 0x0ffff63f
 948              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH576, 0x0ffff640
 949              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH577, 0x0ffff641
 950              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH578, 0x0ffff642
 951              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH579, 0x0ffff643
 952              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH580, 0x0ffff644
 953              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH581, 0x0ffff645
 954              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH582, 0x0ffff646
 955              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH583, 0x0ffff647
 956              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH584, 0x0ffff648
 957              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH585, 0x0ffff649
 958              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH586, 0x0ffff64a
 959              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH587, 0x0ffff64b
 960              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH588, 0x0ffff64c
 961              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH589, 0x0ffff64d
 962              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH590, 0x0ffff64e
 963              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH591, 0x0ffff64f
 964              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH592, 0x0ffff650
 965              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH593, 0x0ffff651
 966              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH594, 0x0ffff652
 967              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH595, 0x0ffff653
 968              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH596, 0x0ffff654
 969              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH597, 0x0ffff655
 970              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH598, 0x0ffff656
 971              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH599, 0x0ffff657
 972              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH600, 0x0ffff658
 973              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH601, 0x0ffff659
 974              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH602, 0x0ffff65a
 975              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH603, 0x0ffff65b
 976              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH604, 0x0ffff65c
 977              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH605, 0x0ffff65d
 978              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH606, 0x0ffff65e
 979              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH607, 0x0ffff65f
 980              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH608, 0x0ffff660
 981              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH609, 0x0ffff661
 982              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH610, 0x0ffff662
 983              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH611, 0x0ffff663
 984              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH612, 0x0ffff664
 985              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH613, 0x0ffff665
 986              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH614, 0x0ffff666
 987              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH615, 0x0ffff667
 988              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH616, 0x0ffff668
 989              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH617, 0x0ffff669
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 990              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH618, 0x0ffff66a
 991              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH619, 0x0ffff66b
 992              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH620, 0x0ffff66c
 993              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH621, 0x0ffff66d
 994              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH622, 0x0ffff66e
 995              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH623, 0x0ffff66f
 996              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH624, 0x0ffff670
 997              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH625, 0x0ffff671
 998              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH626, 0x0ffff672
 999              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH627, 0x0ffff673
 1000              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH628, 0x0ffff674
 1001              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH629, 0x0ffff675
 1002              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH630, 0x0ffff676
 1003              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH631, 0x0ffff677
 1004              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH632, 0x0ffff678
 1005              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH633, 0x0ffff679
 1006              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH634, 0x0ffff67a
 1007              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH635, 0x0ffff67b
 1008              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH636, 0x0ffff67c
 1009              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH637, 0x0ffff67d
 1010              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH638, 0x0ffff67e
 1011              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH639, 0x0ffff67f
 1012              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH640, 0x0ffff680
 1013              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH641, 0x0ffff681
 1014              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH642, 0x0ffff682
 1015              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH643, 0x0ffff683
 1016              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH644, 0x0ffff684
 1017              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH645, 0x0ffff685
 1018              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH646, 0x0ffff686
 1019              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH647, 0x0ffff687
 1020              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH648, 0x0ffff688
 1021              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH649, 0x0ffff689
 1022              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH650, 0x0ffff68a
 1023              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH651, 0x0ffff68b
 1024              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH652, 0x0ffff68c
 1025              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH653, 0x0ffff68d
 1026              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH654, 0x0ffff68e
 1027              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH655, 0x0ffff68f
 1028              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH656, 0x0ffff690
 1029              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH657, 0x0ffff691
 1030              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH658, 0x0ffff692
 1031              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH659, 0x0ffff693
 1032              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH660, 0x0ffff694
 1033              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH661, 0x0ffff695
 1034              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH662, 0x0ffff696
 1035              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH663, 0x0ffff697
 1036              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH664, 0x0ffff698
 1037              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH665, 0x0ffff699
 1038              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH666, 0x0ffff69a
 1039              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH667, 0x0ffff69b
 1040              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH668, 0x0ffff69c
 1041              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH669, 0x0ffff69d
 1042              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH670, 0x0ffff69e
 1043              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH671, 0x0ffff69f
 1044              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH672, 0x0ffff6a0
 1045              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH673, 0x0ffff6a1
 1046              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH674, 0x0ffff6a2
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1047              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH675, 0x0ffff6a3
 1048              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH676, 0x0ffff6a4
 1049              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH677, 0x0ffff6a5
 1050              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH678, 0x0ffff6a6
 1051              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH679, 0x0ffff6a7
 1052              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH680, 0x0ffff6a8
 1053              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH681, 0x0ffff6a9
 1054              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH682, 0x0ffff6aa
 1055              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH683, 0x0ffff6ab
 1056              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH684, 0x0ffff6ac
 1057              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH685, 0x0ffff6ad
 1058              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH686, 0x0ffff6ae
 1059              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH687, 0x0ffff6af
 1060              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH688, 0x0ffff6b0
 1061              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH689, 0x0ffff6b1
 1062              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH690, 0x0ffff6b2
 1063              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH691, 0x0ffff6b3
 1064              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH692, 0x0ffff6b4
 1065              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH693, 0x0ffff6b5
 1066              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH694, 0x0ffff6b6
 1067              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH695, 0x0ffff6b7
 1068              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH696, 0x0ffff6b8
 1069              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH697, 0x0ffff6b9
 1070              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH698, 0x0ffff6ba
 1071              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH699, 0x0ffff6bb
 1072              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH700, 0x0ffff6bc
 1073              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH701, 0x0ffff6bd
 1074              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH702, 0x0ffff6be
 1075              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH703, 0x0ffff6bf
 1076              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH704, 0x0ffff6c0
 1077              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH705, 0x0ffff6c1
 1078              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH706, 0x0ffff6c2
 1079              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH707, 0x0ffff6c3
 1080              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH708, 0x0ffff6c4
 1081              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH709, 0x0ffff6c5
 1082              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH710, 0x0ffff6c6
 1083              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH711, 0x0ffff6c7
 1084              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH712, 0x0ffff6c8
 1085              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH713, 0x0ffff6c9
 1086              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH714, 0x0ffff6ca
 1087              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH715, 0x0ffff6cb
 1088              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH716, 0x0ffff6cc
 1089              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH717, 0x0ffff6cd
 1090              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH718, 0x0ffff6ce
 1091              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH719, 0x0ffff6cf
 1092              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH720, 0x0ffff6d0
 1093              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH721, 0x0ffff6d1
 1094              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH722, 0x0ffff6d2
 1095              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH723, 0x0ffff6d3
 1096              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH724, 0x0ffff6d4
 1097              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH725, 0x0ffff6d5
 1098              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH726, 0x0ffff6d6
 1099              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH727, 0x0ffff6d7
 1100              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH728, 0x0ffff6d8
 1101              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH729, 0x0ffff6d9
 1102              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH730, 0x0ffff6da
 1103              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH731, 0x0ffff6db
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1104              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH732, 0x0ffff6dc
 1105              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH733, 0x0ffff6dd
 1106              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH734, 0x0ffff6de
 1107              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH735, 0x0ffff6df
 1108              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH736, 0x0ffff6e0
 1109              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH737, 0x0ffff6e1
 1110              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH738, 0x0ffff6e2
 1111              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH739, 0x0ffff6e3
 1112              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH740, 0x0ffff6e4
 1113              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH741, 0x0ffff6e5
 1114              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH742, 0x0ffff6e6
 1115              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH743, 0x0ffff6e7
 1116              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH744, 0x0ffff6e8
 1117              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH745, 0x0ffff6e9
 1118              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH746, 0x0ffff6ea
 1119              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH747, 0x0ffff6eb
 1120              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH748, 0x0ffff6ec
 1121              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH749, 0x0ffff6ed
 1122              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH750, 0x0ffff6ee
 1123              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH751, 0x0ffff6ef
 1124              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH752, 0x0ffff6f0
 1125              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH753, 0x0ffff6f1
 1126              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH754, 0x0ffff6f2
 1127              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH755, 0x0ffff6f3
 1128              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH756, 0x0ffff6f4
 1129              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH757, 0x0ffff6f5
 1130              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH758, 0x0ffff6f6
 1131              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH759, 0x0ffff6f7
 1132              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH760, 0x0ffff6f8
 1133              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH761, 0x0ffff6f9
 1134              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH762, 0x0ffff6fa
 1135              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH763, 0x0ffff6fb
 1136              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH764, 0x0ffff6fc
 1137              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH765, 0x0ffff6fd
 1138              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH766, 0x0ffff6fe
 1139              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH767, 0x0ffff6ff
 1140              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH768, 0x0ffff700
 1141              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH769, 0x0ffff701
 1142              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH770, 0x0ffff702
 1143              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH771, 0x0ffff703
 1144              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH772, 0x0ffff704
 1145              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH773, 0x0ffff705
 1146              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH774, 0x0ffff706
 1147              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH775, 0x0ffff707
 1148              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH776, 0x0ffff708
 1149              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH777, 0x0ffff709
 1150              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH778, 0x0ffff70a
 1151              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH779, 0x0ffff70b
 1152              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH780, 0x0ffff70c
 1153              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH781, 0x0ffff70d
 1154              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH782, 0x0ffff70e
 1155              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH783, 0x0ffff70f
 1156              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH784, 0x0ffff710
 1157              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH785, 0x0ffff711
 1158              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH786, 0x0ffff712
 1159              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH787, 0x0ffff713
 1160              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH788, 0x0ffff714
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1161              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH789, 0x0ffff715
 1162              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH790, 0x0ffff716
 1163              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH791, 0x0ffff717
 1164              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH792, 0x0ffff718
 1165              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH793, 0x0ffff719
 1166              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH794, 0x0ffff71a
 1167              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH795, 0x0ffff71b
 1168              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH796, 0x0ffff71c
 1169              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH797, 0x0ffff71d
 1170              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH798, 0x0ffff71e
 1171              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH799, 0x0ffff71f
 1172              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH800, 0x0ffff720
 1173              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH801, 0x0ffff721
 1174              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH802, 0x0ffff722
 1175              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH803, 0x0ffff723
 1176              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH804, 0x0ffff724
 1177              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH805, 0x0ffff725
 1178              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH806, 0x0ffff726
 1179              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH807, 0x0ffff727
 1180              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH808, 0x0ffff728
 1181              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH809, 0x0ffff729
 1182              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH810, 0x0ffff72a
 1183              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH811, 0x0ffff72b
 1184              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH812, 0x0ffff72c
 1185              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH813, 0x0ffff72d
 1186              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH814, 0x0ffff72e
 1187              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH815, 0x0ffff72f
 1188              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH816, 0x0ffff730
 1189              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH817, 0x0ffff731
 1190              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH818, 0x0ffff732
 1191              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH819, 0x0ffff733
 1192              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH820, 0x0ffff734
 1193              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH821, 0x0ffff735
 1194              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH822, 0x0ffff736
 1195              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH823, 0x0ffff737
 1196              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH824, 0x0ffff738
 1197              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH825, 0x0ffff739
 1198              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH826, 0x0ffff73a
 1199              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH827, 0x0ffff73b
 1200              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH828, 0x0ffff73c
 1201              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH829, 0x0ffff73d
 1202              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH830, 0x0ffff73e
 1203              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH831, 0x0ffff73f
 1204              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH832, 0x0ffff740
 1205              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH833, 0x0ffff741
 1206              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH834, 0x0ffff742
 1207              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH835, 0x0ffff743
 1208              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH836, 0x0ffff744
 1209              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH837, 0x0ffff745
 1210              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH838, 0x0ffff746
 1211              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH839, 0x0ffff747
 1212              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH840, 0x0ffff748
 1213              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH841, 0x0ffff749
 1214              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH842, 0x0ffff74a
 1215              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH843, 0x0ffff74b
 1216              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH844, 0x0ffff74c
 1217              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH845, 0x0ffff74d
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1218              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH846, 0x0ffff74e
 1219              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH847, 0x0ffff74f
 1220              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH848, 0x0ffff750
 1221              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH849, 0x0ffff751
 1222              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH850, 0x0ffff752
 1223              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH851, 0x0ffff753
 1224              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH852, 0x0ffff754
 1225              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH853, 0x0ffff755
 1226              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH854, 0x0ffff756
 1227              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH855, 0x0ffff757
 1228              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH856, 0x0ffff758
 1229              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH857, 0x0ffff759
 1230              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH858, 0x0ffff75a
 1231              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH859, 0x0ffff75b
 1232              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH860, 0x0ffff75c
 1233              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH861, 0x0ffff75d
 1234              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH862, 0x0ffff75e
 1235              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH863, 0x0ffff75f
 1236              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH864, 0x0ffff760
 1237              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH865, 0x0ffff761
 1238              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH866, 0x0ffff762
 1239              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH867, 0x0ffff763
 1240              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH868, 0x0ffff764
 1241              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH869, 0x0ffff765
 1242              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH870, 0x0ffff766
 1243              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH871, 0x0ffff767
 1244              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH872, 0x0ffff768
 1245              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH873, 0x0ffff769
 1246              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH874, 0x0ffff76a
 1247              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH875, 0x0ffff76b
 1248              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH876, 0x0ffff76c
 1249              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH877, 0x0ffff76d
 1250              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH878, 0x0ffff76e
 1251              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH879, 0x0ffff76f
 1252              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH880, 0x0ffff770
 1253              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH881, 0x0ffff771
 1254              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH882, 0x0ffff772
 1255              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH883, 0x0ffff773
 1256              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH884, 0x0ffff774
 1257              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH885, 0x0ffff775
 1258              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH886, 0x0ffff776
 1259              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH887, 0x0ffff777
 1260              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH888, 0x0ffff778
 1261              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH889, 0x0ffff779
 1262              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH890, 0x0ffff77a
 1263              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH891, 0x0ffff77b
 1264              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH892, 0x0ffff77c
 1265              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH893, 0x0ffff77d
 1266              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH894, 0x0ffff77e
 1267              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH895, 0x0ffff77f
 1268              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH896, 0x0ffff780
 1269              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH897, 0x0ffff781
 1270              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH898, 0x0ffff782
 1271              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH899, 0x0ffff783
 1272              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH900, 0x0ffff784
 1273              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH901, 0x0ffff785
 1274              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH902, 0x0ffff786
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1275              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH903, 0x0ffff787
 1276              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH904, 0x0ffff788
 1277              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH905, 0x0ffff789
 1278              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH906, 0x0ffff78a
 1279              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH907, 0x0ffff78b
 1280              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH908, 0x0ffff78c
 1281              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH909, 0x0ffff78d
 1282              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH910, 0x0ffff78e
 1283              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH911, 0x0ffff78f
 1284              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH912, 0x0ffff790
 1285              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH913, 0x0ffff791
 1286              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH914, 0x0ffff792
 1287              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH915, 0x0ffff793
 1288              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH916, 0x0ffff794
 1289              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH917, 0x0ffff795
 1290              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH918, 0x0ffff796
 1291              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH919, 0x0ffff797
 1292              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH920, 0x0ffff798
 1293              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH921, 0x0ffff799
 1294              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH922, 0x0ffff79a
 1295              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH923, 0x0ffff79b
 1296              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH924, 0x0ffff79c
 1297              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH925, 0x0ffff79d
 1298              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH926, 0x0ffff79e
 1299              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH927, 0x0ffff79f
 1300              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH928, 0x0ffff7a0
 1301              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH929, 0x0ffff7a1
 1302              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH930, 0x0ffff7a2
 1303              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH931, 0x0ffff7a3
 1304              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH932, 0x0ffff7a4
 1305              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH933, 0x0ffff7a5
 1306              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH934, 0x0ffff7a6
 1307              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH935, 0x0ffff7a7
 1308              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH936, 0x0ffff7a8
 1309              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH937, 0x0ffff7a9
 1310              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH938, 0x0ffff7aa
 1311              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH939, 0x0ffff7ab
 1312              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH940, 0x0ffff7ac
 1313              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH941, 0x0ffff7ad
 1314              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH942, 0x0ffff7ae
 1315              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH943, 0x0ffff7af
 1316              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH944, 0x0ffff7b0
 1317              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH945, 0x0ffff7b1
 1318              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH946, 0x0ffff7b2
 1319              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH947, 0x0ffff7b3
 1320              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH948, 0x0ffff7b4
 1321              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH949, 0x0ffff7b5
 1322              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH950, 0x0ffff7b6
 1323              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH951, 0x0ffff7b7
 1324              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH952, 0x0ffff7b8
 1325              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH953, 0x0ffff7b9
 1326              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH954, 0x0ffff7ba
 1327              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH955, 0x0ffff7bb
 1328              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH956, 0x0ffff7bc
 1329              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH957, 0x0ffff7bd
 1330              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH958, 0x0ffff7be
 1331              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH959, 0x0ffff7bf
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1332              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH960, 0x0ffff7c0
 1333              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH961, 0x0ffff7c1
 1334              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH962, 0x0ffff7c2
 1335              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH963, 0x0ffff7c3
 1336              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH964, 0x0ffff7c4
 1337              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH965, 0x0ffff7c5
 1338              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH966, 0x0ffff7c6
 1339              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH967, 0x0ffff7c7
 1340              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH968, 0x0ffff7c8
 1341              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH969, 0x0ffff7c9
 1342              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH970, 0x0ffff7ca
 1343              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH971, 0x0ffff7cb
 1344              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH972, 0x0ffff7cc
 1345              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH973, 0x0ffff7cd
 1346              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH974, 0x0ffff7ce
 1347              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH975, 0x0ffff7cf
 1348              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH976, 0x0ffff7d0
 1349              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH977, 0x0ffff7d1
 1350              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH978, 0x0ffff7d2
 1351              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH979, 0x0ffff7d3
 1352              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH980, 0x0ffff7d4
 1353              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH981, 0x0ffff7d5
 1354              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH982, 0x0ffff7d6
 1355              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH983, 0x0ffff7d7
 1356              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH984, 0x0ffff7d8
 1357              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH985, 0x0ffff7d9
 1358              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH986, 0x0ffff7da
 1359              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH987, 0x0ffff7db
 1360              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH988, 0x0ffff7dc
 1361              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH989, 0x0ffff7dd
 1362              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH990, 0x0ffff7de
 1363              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH991, 0x0ffff7df
 1364              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH992, 0x0ffff7e0
 1365              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH993, 0x0ffff7e1
 1366              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH994, 0x0ffff7e2
 1367              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH995, 0x0ffff7e3
 1368              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH996, 0x0ffff7e4
 1369              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH997, 0x0ffff7e5
 1370              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH998, 0x0ffff7e6
 1371              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH999, 0x0ffff7e7
 1372              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1000, 0x0ffff7e8
 1373              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1001, 0x0ffff7e9
 1374              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1002, 0x0ffff7ea
 1375              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1003, 0x0ffff7eb
 1376              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1004, 0x0ffff7ec
 1377              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1005, 0x0ffff7ed
 1378              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1006, 0x0ffff7ee
 1379              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1007, 0x0ffff7ef
 1380              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1008, 0x0ffff7f0
 1381              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1009, 0x0ffff7f1
 1382              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1010, 0x0ffff7f2
 1383              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1011, 0x0ffff7f3
 1384              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1012, 0x0ffff7f4
 1385              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1013, 0x0ffff7f5
 1386              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1014, 0x0ffff7f6
 1387              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1015, 0x0ffff7f7
 1388              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1016, 0x0ffff7f8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1389              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1017, 0x0ffff7f9
 1390              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1018, 0x0ffff7fa
 1391              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1019, 0x0ffff7fb
 1392              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1020, 0x0ffff7fc
 1393              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1021, 0x0ffff7fd
 1394              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1022, 0x0ffff7fe
 1395              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1023, 0x0ffff7ff
 1396              	.set CYDEV_ROM_BASE, 0x10000000
 1397              	.set CYDEV_ROM_SIZE, 0x00002000
 1398              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 1399              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 1400              	.set CYDEV_SRAM_BASE, 0x20000000
 1401              	.set CYDEV_SRAM_SIZE, 0x00004000
 1402              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 1403              	.set CYREG_SRAM_DATA_MSIZE, 0x00004000
 1404              	.set CYDEV_PERI_BASE, 0x40010000
 1405              	.set CYDEV_PERI_SIZE, 0x00010000
 1406              	.set CYREG_PERI_DIV_CMD, 0x40010000
 1407              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 1408              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 1409              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 1410              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 1411              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 1412              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 1413              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 1414              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 1415              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 1416              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 1417              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 1418              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 1419              	.set CYREG_PERI_PCLK_CTL0, 0x40010100
 1420              	.set CYREG_PERI_PCLK_CTL1, 0x40010104
 1421              	.set CYREG_PERI_PCLK_CTL2, 0x40010108
 1422              	.set CYREG_PERI_PCLK_CTL3, 0x4001010c
 1423              	.set CYREG_PERI_PCLK_CTL4, 0x40010110
 1424              	.set CYREG_PERI_PCLK_CTL5, 0x40010114
 1425              	.set CYREG_PERI_PCLK_CTL6, 0x40010118
 1426              	.set CYREG_PERI_PCLK_CTL7, 0x4001011c
 1427              	.set CYREG_PERI_PCLK_CTL8, 0x40010120
 1428              	.set CYREG_PERI_PCLK_CTL9, 0x40010124
 1429              	.set CYREG_PERI_PCLK_CTL10, 0x40010128
 1430              	.set CYREG_PERI_PCLK_CTL11, 0x4001012c
 1431              	.set CYREG_PERI_PCLK_CTL12, 0x40010130
 1432              	.set CYREG_PERI_PCLK_CTL13, 0x40010134
 1433              	.set CYREG_PERI_PCLK_CTL14, 0x40010138
 1434              	.set CYREG_PERI_PCLK_CTL15, 0x4001013c
 1435              	.set CYREG_PERI_PCLK_CTL16, 0x40010140
 1436              	.set CYREG_PERI_PCLK_CTL17, 0x40010144
 1437              	.set CYREG_PERI_PCLK_CTL18, 0x40010148
 1438              	.set CYREG_PERI_DIV_16_CTL0, 0x40010300
 1439              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
 1440              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 1441              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 1442              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 1443              	.set CYREG_PERI_DIV_16_CTL1, 0x40010304
 1444              	.set CYREG_PERI_DIV_16_CTL2, 0x40010308
 1445              	.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1446              	.set CYREG_PERI_DIV_16_CTL4, 0x40010310
 1447              	.set CYREG_PERI_DIV_16_CTL5, 0x40010314
 1448              	.set CYREG_PERI_DIV_16_CTL6, 0x40010318
 1449              	.set CYREG_PERI_DIV_16_CTL7, 0x4001031c
 1450              	.set CYREG_PERI_DIV_16_CTL8, 0x40010320
 1451              	.set CYREG_PERI_DIV_16_CTL9, 0x40010324
 1452              	.set CYREG_PERI_DIV_16_CTL10, 0x40010328
 1453              	.set CYREG_PERI_DIV_16_CTL11, 0x4001032c
 1454              	.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
 1455              	.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
 1456              	.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
 1457              	.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
 1458              	.set CYREG_PERI_DIV_16_5_CTL2, 0x40010408
 1459              	.set CYREG_PERI_DIV_16_5_CTL3, 0x4001040c
 1460              	.set CYREG_PERI_DIV_16_5_CTL4, 0x40010410
 1461              	.set CYREG_PERI_DIV_24_5_CTL, 0x40010500
 1462              	.set CYFLD_PERI_INT24_DIV__OFFSET, 0x00000008
 1463              	.set CYFLD_PERI_INT24_DIV__SIZE, 0x00000018
 1464              	.set CYREG_PERI_TR_CTL, 0x40010600
 1465              	.set CYFLD_PERI_TR_SEL__OFFSET, 0x00000000
 1466              	.set CYFLD_PERI_TR_SEL__SIZE, 0x00000007
 1467              	.set CYFLD_PERI_TR_GROUP__OFFSET, 0x00000008
 1468              	.set CYFLD_PERI_TR_GROUP__SIZE, 0x00000004
 1469              	.set CYFLD_PERI_TR_COUNT__OFFSET, 0x00000010
 1470              	.set CYFLD_PERI_TR_COUNT__SIZE, 0x00000008
 1471              	.set CYFLD_PERI_TR_OUT__OFFSET, 0x0000001e
 1472              	.set CYFLD_PERI_TR_OUT__SIZE, 0x00000001
 1473              	.set CYFLD_PERI_TR_ACT__OFFSET, 0x0000001f
 1474              	.set CYFLD_PERI_TR_ACT__SIZE, 0x00000001
 1475              	.set CYDEV_PERI_TR_GROUP0_BASE, 0x40012000
 1476              	.set CYDEV_PERI_TR_GROUP0_SIZE, 0x00000200
 1477              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL0, 0x40012000
 1478              	.set CYFLD_PERI_TR_GROUP_SEL__OFFSET, 0x00000000
 1479              	.set CYFLD_PERI_TR_GROUP_SEL__SIZE, 0x00000006
 1480              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL1, 0x40012004
 1481              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL2, 0x40012008
 1482              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL3, 0x4001200c
 1483              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL4, 0x40012010
 1484              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL5, 0x40012014
 1485              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL6, 0x40012018
 1486              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL7, 0x4001201c
 1487              	.set CYDEV_PERI_TR_GROUP1_BASE, 0x40012200
 1488              	.set CYDEV_PERI_TR_GROUP1_SIZE, 0x00000200
 1489              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL0, 0x40012200
 1490              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL1, 0x40012204
 1491              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL2, 0x40012208
 1492              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL3, 0x4001220c
 1493              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL4, 0x40012210
 1494              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL5, 0x40012214
 1495              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL6, 0x40012218
 1496              	.set CYDEV_PERI_TR_GROUP2_BASE, 0x40012400
 1497              	.set CYDEV_PERI_TR_GROUP2_SIZE, 0x00000200
 1498              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL, 0x40012400
 1499              	.set CYDEV_PERI_TR_GROUP3_BASE, 0x40012600
 1500              	.set CYDEV_PERI_TR_GROUP3_SIZE, 0x00000200
 1501              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL, 0x40012600
 1502              	.set CYDEV_HSIOM_BASE, 0x40020000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1503              	.set CYDEV_HSIOM_SIZE, 0x00004000
 1504              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 1505              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 1506              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 1507              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
 1508              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 1509              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 1510              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 1511              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 1512              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 1513              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
 1514              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 1515              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 1516              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 1517              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 1518              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 1519              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 1520              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 1521              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 1522              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
 1523              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 1524              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 1525              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 1526              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 1527              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
 1528              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 1529              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 1530              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 1531              	.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
 1532              	.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
 1533              	.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
 1534              	.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
 1535              	.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
 1536              	.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
 1537              	.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
 1538              	.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
 1539              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 1540              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 1541              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 1542              	.set CYREG_HSIOM_PORT_SEL4, 0x40020400
 1543              	.set CYREG_HSIOM_PORT_SEL5, 0x40020500
 1544              	.set CYREG_HSIOM_PORT_SEL6, 0x40020600
 1545              	.set CYREG_HSIOM_PORT_SEL7, 0x40020700
 1546              	.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
 1547              	.set CYFLD_HSIOM_SWITCH_AA_SL__OFFSET, 0x00000000
 1548              	.set CYFLD_HSIOM_SWITCH_AA_SL__SIZE, 0x00000001
 1549              	.set CYFLD_HSIOM_SWITCH_AA_SR__OFFSET, 0x00000001
 1550              	.set CYFLD_HSIOM_SWITCH_AA_SR__SIZE, 0x00000001
 1551              	.set CYFLD_HSIOM_SWITCH_AA_S0__OFFSET, 0x00000002
 1552              	.set CYFLD_HSIOM_SWITCH_AA_S0__SIZE, 0x00000001
 1553              	.set CYFLD_HSIOM_SWITCH_BB_SL__OFFSET, 0x00000004
 1554              	.set CYFLD_HSIOM_SWITCH_BB_SL__SIZE, 0x00000001
 1555              	.set CYFLD_HSIOM_SWITCH_BB_SR__OFFSET, 0x00000005
 1556              	.set CYFLD_HSIOM_SWITCH_BB_SR__SIZE, 0x00000001
 1557              	.set CYFLD_HSIOM_SWITCH_BB_S0__OFFSET, 0x00000006
 1558              	.set CYFLD_HSIOM_SWITCH_BB_S0__SIZE, 0x00000001
 1559              	.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1560              	.set CYREG_PWR_CONTROL, 0x40030000
 1561              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 1562              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 1563              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 1564              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 1565              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 1566              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 1567              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 1568              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 1569              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 1570              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 1571              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 1572              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 1573              	.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
 1574              	.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
 1575              	.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
 1576              	.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
 1577              	.set CYFLD__SPARE__OFFSET, 0x00000012
 1578              	.set CYFLD__SPARE__SIZE, 0x00000002
 1579              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 1580              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 1581              	.set CYREG_PWR_KEY_DELAY, 0x40030004
 1582              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 1583              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 1584              	.set CYREG_PWR_DDFT_SELECT, 0x4003000c
 1585              	.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
 1586              	.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
 1587              	.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
 1588              	.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
 1589              	.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
 1590              	.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
 1591              	.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
 1592              	.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
 1593              	.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
 1594              	.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
 1595              	.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
 1596              	.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
 1597              	.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
 1598              	.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
 1599              	.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
 1600              	.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
 1601              	.set CYVAL__DDFT0_SEL_GND, 0x0000000e
 1602              	.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
 1603              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
 1604              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 1605              	.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
 1606              	.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
 1607              	.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
 1608              	.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
 1609              	.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
 1610              	.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
 1611              	.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
 1612              	.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
 1613              	.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
 1614              	.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
 1615              	.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
 1616              	.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1617              	.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
 1618              	.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
 1619              	.set CYVAL__DDFT1_SEL_GND, 0x0000000e
 1620              	.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
 1621              	.set CYREG_TST_MODE, 0x40030014
 1622              	.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
 1623              	.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
 1624              	.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
 1625              	.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
 1626              	.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
 1627              	.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
 1628              	.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
 1629              	.set CYFLD__TEST_MODE__SIZE, 0x00000001
 1630              	.set CYREG_TST_DDFT_CTRL, 0x40030018
 1631              	.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
 1632              	.set CYFLD__DFT_SEL0__SIZE, 0x00000004
 1633              	.set CYVAL__DFT_SEL0_SRC0, 0x00000000
 1634              	.set CYVAL__DFT_SEL0_SRC1, 0x00000001
 1635              	.set CYVAL__DFT_SEL0_SRC2, 0x00000002
 1636              	.set CYVAL__DFT_SEL0_SRC3, 0x00000003
 1637              	.set CYVAL__DFT_SEL0_SRC4, 0x00000004
 1638              	.set CYVAL__DFT_SEL0_SRC5, 0x00000005
 1639              	.set CYVAL__DFT_SEL0_SRC6, 0x00000006
 1640              	.set CYVAL__DFT_SEL0_SRC7, 0x00000007
 1641              	.set CYVAL__DFT_SEL0_CLK0, 0x00000008
 1642              	.set CYVAL__DFT_SEL0_CLK1, 0x00000009
 1643              	.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
 1644              	.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
 1645              	.set CYVAL__DFT_SEL0_RES0, 0x0000000c
 1646              	.set CYVAL__DFT_SEL0_RES1, 0x0000000d
 1647              	.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
 1648              	.set CYVAL__DFT_SEL0_VSS, 0x0000000f
 1649              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
 1650              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 1651              	.set CYVAL__DFT_SEL1_SRC0, 0x00000000
 1652              	.set CYVAL__DFT_SEL1_SRC1, 0x00000001
 1653              	.set CYVAL__DFT_SEL1_SRC2, 0x00000002
 1654              	.set CYVAL__DFT_SEL1_SRC3, 0x00000003
 1655              	.set CYVAL__DFT_SEL1_SRC4, 0x00000004
 1656              	.set CYVAL__DFT_SEL1_SRC5, 0x00000005
 1657              	.set CYVAL__DFT_SEL1_SRC6, 0x00000006
 1658              	.set CYVAL__DFT_SEL1_SRC7, 0x00000007
 1659              	.set CYVAL__DFT_SEL1_CLK0, 0x00000008
 1660              	.set CYVAL__DFT_SEL1_CLK1, 0x00000009
 1661              	.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
 1662              	.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
 1663              	.set CYVAL__DFT_SEL1_RES0, 0x0000000c
 1664              	.set CYVAL__DFT_SEL1_RES1, 0x0000000d
 1665              	.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
 1666              	.set CYVAL__DFT_SEL1_VSS, 0x0000000f
 1667              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 1668              	.set CYFLD__ENABLE__SIZE, 0x00000001
 1669              	.set CYREG_TST_TRIM_CNTR1, 0x4003001c
 1670              	.set CYFLD__COUNTER__OFFSET, 0x00000000
 1671              	.set CYFLD__COUNTER__SIZE, 0x00000010
 1672              	.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
 1673              	.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1674              	.set CYREG_TST_TRIM_CNTR2, 0x40030020
 1675              	.set CYREG_TST_ADFT_CTRL, 0x40030024
 1676              	.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
 1677              	.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
 1678              	.set CYFLD__BUF_MODE__OFFSET, 0x00000008
 1679              	.set CYFLD__BUF_MODE__SIZE, 0x00000002
 1680              	.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
 1681              	.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
 1682              	.set CYFLD__BUF_EN__OFFSET, 0x0000001f
 1683              	.set CYFLD__BUF_EN__SIZE, 0x00000001
 1684              	.set CYREG_CLK_SELECT, 0x40030028
 1685              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
 1686              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 1687              	.set CYVAL__HFCLK_SEL_IMO, 0x00000000
 1688              	.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
 1689              	.set CYVAL__HFCLK_SEL_ECO, 0x00000002
 1690              	.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
 1691              	.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
 1692              	.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
 1693              	.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
 1694              	.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
 1695              	.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
 1696              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
 1697              	.set CYFLD__PUMP_SEL__SIZE, 0x00000002
 1698              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 1699              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 1700              	.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
 1701              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
 1702              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
 1703              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 1704              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 1705              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 1706              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
 1707              	.set CYREG_CLK_ILO_CONFIG, 0x4003002c
 1708              	.set CYREG_CLK_IMO_CONFIG, 0x40030030
 1709              	.set CYREG_CLK_DFT_SELECT, 0x40030034
 1710              	.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
 1711              	.set CYFLD__DFT_DIV0__SIZE, 0x00000002
 1712              	.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
 1713              	.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
 1714              	.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
 1715              	.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
 1716              	.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
 1717              	.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
 1718              	.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
 1719              	.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
 1720              	.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
 1721              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 1722              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 1723              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 1724              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 1725              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 1726              	.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
 1727              	.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
 1728              	.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
 1729              	.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
 1730              	.set CYREG_WDT_DISABLE_KEY, 0x40030038
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1731              	.set CYFLD__KEY__OFFSET, 0x00000000
 1732              	.set CYFLD__KEY__SIZE, 0x00000020
 1733              	.set CYREG_WDT_COUNTER, 0x4003003c
 1734              	.set CYREG_WDT_MATCH, 0x40030040
 1735              	.set CYFLD__MATCH__OFFSET, 0x00000000
 1736              	.set CYFLD__MATCH__SIZE, 0x00000010
 1737              	.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
 1738              	.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
 1739              	.set CYREG_SRSS_INTR, 0x40030044
 1740              	.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
 1741              	.set CYFLD__WDT_MATCH__SIZE, 0x00000001
 1742              	.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
 1743              	.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
 1744              	.set CYREG_SRSS_INTR_SET, 0x40030048
 1745              	.set CYREG_SRSS_INTR_MASK, 0x4003004c
 1746              	.set CYREG_RES_CAUSE, 0x40030054
 1747              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 1748              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 1749              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 1750              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 1751              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 1752              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 1753              	.set CYREG_PWR_BG_TRIM1, 0x40030f00
 1754              	.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
 1755              	.set CYFLD__REF_VTRIM__SIZE, 0x00000006
 1756              	.set CYREG_PWR_BG_TRIM2, 0x40030f04
 1757              	.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
 1758              	.set CYFLD__REF_ITRIM__SIZE, 0x00000006
 1759              	.set CYREG_CLK_IMO_SELECT, 0x40030f08
 1760              	.set CYFLD__FREQ__OFFSET, 0x00000000
 1761              	.set CYFLD__FREQ__SIZE, 0x00000003
 1762              	.set CYVAL__FREQ_24_MHZ, 0x00000000
 1763              	.set CYVAL__FREQ_28_MHZ, 0x00000001
 1764              	.set CYVAL__FREQ_32_MHZ, 0x00000002
 1765              	.set CYVAL__FREQ_36_MHZ, 0x00000003
 1766              	.set CYVAL__FREQ_40_MHZ, 0x00000004
 1767              	.set CYVAL__FREQ_44_MHZ, 0x00000005
 1768              	.set CYVAL__FREQ_48_MHZ, 0x00000006
 1769              	.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
 1770              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 1771              	.set CYFLD__OFFSET__SIZE, 0x00000008
 1772              	.set CYREG_CLK_IMO_TRIM2, 0x40030f10
 1773              	.set CYFLD__FSOFFSET__OFFSET, 0x00000000
 1774              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 1775              	.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
 1776              	.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
 1777              	.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
 1778              	.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
 1779              	.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
 1780              	.set CYREG_CLK_IMO_TRIM3, 0x40030f18
 1781              	.set CYFLD__STEPSIZE__OFFSET, 0x00000000
 1782              	.set CYFLD__STEPSIZE__SIZE, 0x00000005
 1783              	.set CYFLD__TCTRIM__OFFSET, 0x00000005
 1784              	.set CYFLD__TCTRIM__SIZE, 0x00000002
 1785              	.set CYDEV_GPIO_BASE, 0x40040000
 1786              	.set CYDEV_GPIO_SIZE, 0x00004000
 1787              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1788              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 1789              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 1790              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 1791              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
 1792              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 1793              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 1794              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 1795              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 1796              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 1797              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 1798              	.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
 1799              	.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
 1800              	.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
 1801              	.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
 1802              	.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
 1803              	.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
 1804              	.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
 1805              	.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
 1806              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 1807              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
 1808              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 1809              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 1810              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 1811              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 1812              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 1813              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 1814              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 1815              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 1816              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 1817              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 1818              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 1819              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
 1820              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
 1821              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 1822              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 1823              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 1824              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 1825              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 1826              	.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
 1827              	.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
 1828              	.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
 1829              	.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
 1830              	.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
 1831              	.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
 1832              	.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
 1833              	.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
 1834              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 1835              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 1836              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 1837              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 1838              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
 1839              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
 1840              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 1841              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 1842              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 1843              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 1844              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1845              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
 1846              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 1847              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 1848              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
 1849              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 1850              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 1851              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 1852              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
 1853              	.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
 1854              	.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
 1855              	.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
 1856              	.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
 1857              	.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
 1858              	.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
 1859              	.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
 1860              	.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
 1861              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 1862              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 1863              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 1864              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
 1865              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 1866              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 1867              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 1868              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 1869              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 1870              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 1871              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 1872              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 1873              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 1874              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 1875              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 1876              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
 1877              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 1878              	.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
 1879              	.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
 1880              	.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
 1881              	.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
 1882              	.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
 1883              	.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
 1884              	.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
 1885              	.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
 1886              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
 1887              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 1888              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 1889              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 1890              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 1891              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 1892              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 1893              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 1894              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 1895              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 1896              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 1897              	.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
 1898              	.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
 1899              	.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
 1900              	.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
 1901              	.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1902              	.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
 1903              	.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
 1904              	.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
 1905              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 1906              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 1907              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 1908              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 1909              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 1910              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 1911              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 1912              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 1913              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 1914              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 1915              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 1916              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 1917              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 1918              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 1919              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 1920              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 1921              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
 1922              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 1923              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 1924              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 1925              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 1926              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 1927              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 1928              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 1929              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 1930              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 1931              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 1932              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 1933              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 1934              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 1935              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 1936              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 1937              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 1938              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 1939              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 1940              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 1941              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 1942              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 1943              	.set CYDEV_GPIO_PRT4_BASE, 0x40040400
 1944              	.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
 1945              	.set CYREG_GPIO_PRT4_DR, 0x40040400
 1946              	.set CYREG_GPIO_PRT4_PS, 0x40040404
 1947              	.set CYREG_GPIO_PRT4_PC, 0x40040408
 1948              	.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
 1949              	.set CYREG_GPIO_PRT4_INTR, 0x40040410
 1950              	.set CYREG_GPIO_PRT4_PC2, 0x40040418
 1951              	.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
 1952              	.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
 1953              	.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
 1954              	.set CYDEV_GPIO_PRT5_BASE, 0x40040500
 1955              	.set CYDEV_GPIO_PRT5_SIZE, 0x00000100
 1956              	.set CYREG_GPIO_PRT5_DR, 0x40040500
 1957              	.set CYREG_GPIO_PRT5_PS, 0x40040504
 1958              	.set CYREG_GPIO_PRT5_PC, 0x40040508
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1959              	.set CYREG_GPIO_PRT5_INTR_CFG, 0x4004050c
 1960              	.set CYREG_GPIO_PRT5_INTR, 0x40040510
 1961              	.set CYREG_GPIO_PRT5_PC2, 0x40040518
 1962              	.set CYREG_GPIO_PRT5_DR_SET, 0x40040540
 1963              	.set CYREG_GPIO_PRT5_DR_CLR, 0x40040544
 1964              	.set CYREG_GPIO_PRT5_DR_INV, 0x40040548
 1965              	.set CYDEV_GPIO_PRT6_BASE, 0x40040600
 1966              	.set CYDEV_GPIO_PRT6_SIZE, 0x00000100
 1967              	.set CYREG_GPIO_PRT6_DR, 0x40040600
 1968              	.set CYREG_GPIO_PRT6_PS, 0x40040604
 1969              	.set CYREG_GPIO_PRT6_PC, 0x40040608
 1970              	.set CYREG_GPIO_PRT6_INTR_CFG, 0x4004060c
 1971              	.set CYREG_GPIO_PRT6_INTR, 0x40040610
 1972              	.set CYREG_GPIO_PRT6_PC2, 0x40040618
 1973              	.set CYREG_GPIO_PRT6_DR_SET, 0x40040640
 1974              	.set CYREG_GPIO_PRT6_DR_CLR, 0x40040644
 1975              	.set CYREG_GPIO_PRT6_DR_INV, 0x40040648
 1976              	.set CYDEV_GPIO_PRT7_BASE, 0x40040700
 1977              	.set CYDEV_GPIO_PRT7_SIZE, 0x00000100
 1978              	.set CYREG_GPIO_PRT7_DR, 0x40040700
 1979              	.set CYREG_GPIO_PRT7_PS, 0x40040704
 1980              	.set CYREG_GPIO_PRT7_PC, 0x40040708
 1981              	.set CYREG_GPIO_PRT7_INTR_CFG, 0x4004070c
 1982              	.set CYREG_GPIO_PRT7_INTR, 0x40040710
 1983              	.set CYREG_GPIO_PRT7_PC2, 0x40040718
 1984              	.set CYREG_GPIO_PRT7_DR_SET, 0x40040740
 1985              	.set CYREG_GPIO_PRT7_DR_CLR, 0x40040744
 1986              	.set CYREG_GPIO_PRT7_DR_INV, 0x40040748
 1987              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 1988              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 1989              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000008
 1990              	.set CYDEV_PRGIO_BASE, 0x40050000
 1991              	.set CYDEV_PRGIO_SIZE, 0x00001000
 1992              	.set CYDEV_PRGIO_PRT0_BASE, 0x40050000
 1993              	.set CYDEV_PRGIO_PRT0_SIZE, 0x00000100
 1994              	.set CYREG_PRGIO_PRT0_CTL, 0x40050000
 1995              	.set CYFLD_PRGIO_PRT_BYPASS__OFFSET, 0x00000000
 1996              	.set CYFLD_PRGIO_PRT_BYPASS__SIZE, 0x00000008
 1997              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET, 0x00000008
 1998              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE, 0x00000005
 1999              	.set CYFLD_PRGIO_PRT_HLD_OVR__OFFSET, 0x00000018
 2000              	.set CYFLD_PRGIO_PRT_HLD_OVR__SIZE, 0x00000001
 2001              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET, 0x00000019
 2002              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE, 0x00000001
 2003              	.set CYFLD_PRGIO_PRT_ENABLED__OFFSET, 0x0000001f
 2004              	.set CYFLD_PRGIO_PRT_ENABLED__SIZE, 0x00000001
 2005              	.set CYREG_PRGIO_PRT0_SYNC_CTL, 0x40050010
 2006              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET, 0x00000000
 2007              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE, 0x00000008
 2008              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET, 0x00000008
 2009              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE, 0x00000008
 2010              	.set CYREG_PRGIO_PRT0_LUT_SEL0, 0x40050020
 2011              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET, 0x00000000
 2012              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE, 0x00000004
 2013              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET, 0x00000008
 2014              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE, 0x00000004
 2015              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET, 0x00000010
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2016              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE, 0x00000004
 2017              	.set CYREG_PRGIO_PRT0_LUT_SEL1, 0x40050024
 2018              	.set CYREG_PRGIO_PRT0_LUT_SEL2, 0x40050028
 2019              	.set CYREG_PRGIO_PRT0_LUT_SEL3, 0x4005002c
 2020              	.set CYREG_PRGIO_PRT0_LUT_SEL4, 0x40050030
 2021              	.set CYREG_PRGIO_PRT0_LUT_SEL5, 0x40050034
 2022              	.set CYREG_PRGIO_PRT0_LUT_SEL6, 0x40050038
 2023              	.set CYREG_PRGIO_PRT0_LUT_SEL7, 0x4005003c
 2024              	.set CYREG_PRGIO_PRT0_LUT_CTL0, 0x40050040
 2025              	.set CYFLD_PRGIO_PRT_LUT__OFFSET, 0x00000000
 2026              	.set CYFLD_PRGIO_PRT_LUT__SIZE, 0x00000008
 2027              	.set CYFLD_PRGIO_PRT_LUT_OPC__OFFSET, 0x00000008
 2028              	.set CYFLD_PRGIO_PRT_LUT_OPC__SIZE, 0x00000002
 2029              	.set CYREG_PRGIO_PRT0_LUT_CTL1, 0x40050044
 2030              	.set CYREG_PRGIO_PRT0_LUT_CTL2, 0x40050048
 2031              	.set CYREG_PRGIO_PRT0_LUT_CTL3, 0x4005004c
 2032              	.set CYREG_PRGIO_PRT0_LUT_CTL4, 0x40050050
 2033              	.set CYREG_PRGIO_PRT0_LUT_CTL5, 0x40050054
 2034              	.set CYREG_PRGIO_PRT0_LUT_CTL6, 0x40050058
 2035              	.set CYREG_PRGIO_PRT0_LUT_CTL7, 0x4005005c
 2036              	.set CYREG_PRGIO_PRT0_DU_SEL, 0x400500c0
 2037              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET, 0x00000000
 2038              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE, 0x00000004
 2039              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET, 0x00000008
 2040              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE, 0x00000004
 2041              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET, 0x00000010
 2042              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE, 0x00000004
 2043              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET, 0x00000018
 2044              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE, 0x00000002
 2045              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET, 0x0000001c
 2046              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE, 0x00000002
 2047              	.set CYREG_PRGIO_PRT0_DU_CTL, 0x400500c4
 2048              	.set CYFLD_PRGIO_PRT_DU_SIZE__OFFSET, 0x00000000
 2049              	.set CYFLD_PRGIO_PRT_DU_SIZE__SIZE, 0x00000003
 2050              	.set CYFLD_PRGIO_PRT_DU_OPC__OFFSET, 0x00000008
 2051              	.set CYFLD_PRGIO_PRT_DU_OPC__SIZE, 0x00000004
 2052              	.set CYREG_PRGIO_PRT0_DATA, 0x400500f0
 2053              	.set CYFLD_PRGIO_PRT_DATA__OFFSET, 0x00000000
 2054              	.set CYFLD_PRGIO_PRT_DATA__SIZE, 0x00000008
 2055              	.set CYDEV_PRGIO_PRT1_BASE, 0x40050100
 2056              	.set CYDEV_PRGIO_PRT1_SIZE, 0x00000100
 2057              	.set CYREG_PRGIO_PRT1_CTL, 0x40050100
 2058              	.set CYREG_PRGIO_PRT1_SYNC_CTL, 0x40050110
 2059              	.set CYREG_PRGIO_PRT1_LUT_SEL0, 0x40050120
 2060              	.set CYREG_PRGIO_PRT1_LUT_SEL1, 0x40050124
 2061              	.set CYREG_PRGIO_PRT1_LUT_SEL2, 0x40050128
 2062              	.set CYREG_PRGIO_PRT1_LUT_SEL3, 0x4005012c
 2063              	.set CYREG_PRGIO_PRT1_LUT_SEL4, 0x40050130
 2064              	.set CYREG_PRGIO_PRT1_LUT_SEL5, 0x40050134
 2065              	.set CYREG_PRGIO_PRT1_LUT_SEL6, 0x40050138
 2066              	.set CYREG_PRGIO_PRT1_LUT_SEL7, 0x4005013c
 2067              	.set CYREG_PRGIO_PRT1_LUT_CTL0, 0x40050140
 2068              	.set CYREG_PRGIO_PRT1_LUT_CTL1, 0x40050144
 2069              	.set CYREG_PRGIO_PRT1_LUT_CTL2, 0x40050148
 2070              	.set CYREG_PRGIO_PRT1_LUT_CTL3, 0x4005014c
 2071              	.set CYREG_PRGIO_PRT1_LUT_CTL4, 0x40050150
 2072              	.set CYREG_PRGIO_PRT1_LUT_CTL5, 0x40050154
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2073              	.set CYREG_PRGIO_PRT1_LUT_CTL6, 0x40050158
 2074              	.set CYREG_PRGIO_PRT1_LUT_CTL7, 0x4005015c
 2075              	.set CYREG_PRGIO_PRT1_DU_SEL, 0x400501c0
 2076              	.set CYREG_PRGIO_PRT1_DU_CTL, 0x400501c4
 2077              	.set CYREG_PRGIO_PRT1_DATA, 0x400501f0
 2078              	.set CYDEV_PRGIO_PRT2_BASE, 0x40050200
 2079              	.set CYDEV_PRGIO_PRT2_SIZE, 0x00000100
 2080              	.set CYREG_PRGIO_PRT2_CTL, 0x40050200
 2081              	.set CYREG_PRGIO_PRT2_SYNC_CTL, 0x40050210
 2082              	.set CYREG_PRGIO_PRT2_LUT_SEL0, 0x40050220
 2083              	.set CYREG_PRGIO_PRT2_LUT_SEL1, 0x40050224
 2084              	.set CYREG_PRGIO_PRT2_LUT_SEL2, 0x40050228
 2085              	.set CYREG_PRGIO_PRT2_LUT_SEL3, 0x4005022c
 2086              	.set CYREG_PRGIO_PRT2_LUT_SEL4, 0x40050230
 2087              	.set CYREG_PRGIO_PRT2_LUT_SEL5, 0x40050234
 2088              	.set CYREG_PRGIO_PRT2_LUT_SEL6, 0x40050238
 2089              	.set CYREG_PRGIO_PRT2_LUT_SEL7, 0x4005023c
 2090              	.set CYREG_PRGIO_PRT2_LUT_CTL0, 0x40050240
 2091              	.set CYREG_PRGIO_PRT2_LUT_CTL1, 0x40050244
 2092              	.set CYREG_PRGIO_PRT2_LUT_CTL2, 0x40050248
 2093              	.set CYREG_PRGIO_PRT2_LUT_CTL3, 0x4005024c
 2094              	.set CYREG_PRGIO_PRT2_LUT_CTL4, 0x40050250
 2095              	.set CYREG_PRGIO_PRT2_LUT_CTL5, 0x40050254
 2096              	.set CYREG_PRGIO_PRT2_LUT_CTL6, 0x40050258
 2097              	.set CYREG_PRGIO_PRT2_LUT_CTL7, 0x4005025c
 2098              	.set CYREG_PRGIO_PRT2_DU_SEL, 0x400502c0
 2099              	.set CYREG_PRGIO_PRT2_DU_CTL, 0x400502c4
 2100              	.set CYREG_PRGIO_PRT2_DATA, 0x400502f0
 2101              	.set CYDEV_CPUSS_BASE, 0x40100000
 2102              	.set CYDEV_CPUSS_SIZE, 0x00001000
 2103              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 2104              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 2105              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 2106              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 2107              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 2108              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 2109              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 2110              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 2111              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 2112              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 2113              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 2114              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 2115              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 2116              	.set CYREG_CPUSS_SYSARG, 0x40100008
 2117              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 2118              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 2119              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 2120              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 2121              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 2122              	.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
 2123              	.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
 2124              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 2125              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 2126              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 2127              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 2128              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 2129              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2130              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 2131              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 2132              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 2133              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 2134              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000c
 2135              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 2136              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 2137              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 2138              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 2139              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 2140              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 2141              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 2142              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 2143              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 2144              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 2145              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 2146              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
 2147              	.set CYFLD_CPUSS_ARB__OFFSET, 0x00000010
 2148              	.set CYFLD_CPUSS_ARB__SIZE, 0x00000002
 2149              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 2150              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 2151              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 2152              	.set CYREG_CPUSS_RAM_CTL, 0x40100038
 2153              	.set CYREG_CPUSS_DMAC_CTL, 0x4010003c
 2154              	.set CYREG_CPUSS_SL_CTL0, 0x40100100
 2155              	.set CYREG_CPUSS_SL_CTL1, 0x40100104
 2156              	.set CYREG_CPUSS_SL_CTL2, 0x40100108
 2157              	.set CYDEV_DMAC_BASE, 0x40101000
 2158              	.set CYDEV_DMAC_SIZE, 0x00001000
 2159              	.set CYREG_DMAC_CTL, 0x40101000
 2160              	.set CYFLD_DMAC_ENABLED__OFFSET, 0x0000001f
 2161              	.set CYFLD_DMAC_ENABLED__SIZE, 0x00000001
 2162              	.set CYREG_DMAC_STATUS, 0x40101010
 2163              	.set CYFLD_DMAC_DATA_NR__OFFSET, 0x00000000
 2164              	.set CYFLD_DMAC_DATA_NR__SIZE, 0x00000010
 2165              	.set CYFLD_DMAC_CH_ADDR__OFFSET, 0x00000010
 2166              	.set CYFLD_DMAC_CH_ADDR__SIZE, 0x00000003
 2167              	.set CYFLD_DMAC_STATE__OFFSET, 0x00000018
 2168              	.set CYFLD_DMAC_STATE__SIZE, 0x00000003
 2169              	.set CYFLD_DMAC_PRIO__OFFSET, 0x0000001c
 2170              	.set CYFLD_DMAC_PRIO__SIZE, 0x00000002
 2171              	.set CYFLD_DMAC_PING_PONG__OFFSET, 0x0000001e
 2172              	.set CYFLD_DMAC_PING_PONG__SIZE, 0x00000001
 2173              	.set CYFLD_DMAC_ACTIVE__OFFSET, 0x0000001f
 2174              	.set CYFLD_DMAC_ACTIVE__SIZE, 0x00000001
 2175              	.set CYREG_DMAC_STATUS_SRC_ADDR, 0x40101014
 2176              	.set CYFLD_DMAC_ADDR__OFFSET, 0x00000000
 2177              	.set CYFLD_DMAC_ADDR__SIZE, 0x00000020
 2178              	.set CYREG_DMAC_STATUS_DST_ADDR, 0x40101018
 2179              	.set CYREG_DMAC_STATUS_CH_ACT, 0x4010101c
 2180              	.set CYFLD_DMAC_CH__OFFSET, 0x00000000
 2181              	.set CYFLD_DMAC_CH__SIZE, 0x00000008
 2182              	.set CYREG_DMAC_CH_CTL0, 0x40101080
 2183              	.set CYREG_DMAC_CH_CTL1, 0x40101084
 2184              	.set CYREG_DMAC_CH_CTL2, 0x40101088
 2185              	.set CYREG_DMAC_CH_CTL3, 0x4010108c
 2186              	.set CYREG_DMAC_CH_CTL4, 0x40101090
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2187              	.set CYREG_DMAC_CH_CTL5, 0x40101094
 2188              	.set CYREG_DMAC_CH_CTL6, 0x40101098
 2189              	.set CYREG_DMAC_CH_CTL7, 0x4010109c
 2190              	.set CYREG_DMAC_INTR, 0x401017f0
 2191              	.set CYREG_DMAC_INTR_SET, 0x401017f4
 2192              	.set CYREG_DMAC_INTR_MASK, 0x401017f8
 2193              	.set CYREG_DMAC_INTR_MASKED, 0x401017fc
 2194              	.set CYDEV_DMAC_DESCR0_BASE, 0x40101800
 2195              	.set CYDEV_DMAC_DESCR0_SIZE, 0x00000020
 2196              	.set CYREG_DMAC_DESCR0_PING_SRC, 0x40101800
 2197              	.set CYFLD_DMAC_DESCR_ADDR__OFFSET, 0x00000000
 2198              	.set CYFLD_DMAC_DESCR_ADDR__SIZE, 0x00000020
 2199              	.set CYREG_DMAC_DESCR0_PING_DST, 0x40101804
 2200              	.set CYREG_DMAC_DESCR0_PING_CTL, 0x40101808
 2201              	.set CYFLD_DMAC_DESCR_DATA_NR__OFFSET, 0x00000000
 2202              	.set CYFLD_DMAC_DESCR_DATA_NR__SIZE, 0x00000010
 2203              	.set CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET, 0x00000010
 2204              	.set CYFLD_DMAC_DESCR_DATA_SIZE__SIZE, 0x00000002
 2205              	.set CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET, 0x00000014
 2206              	.set CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE, 0x00000001
 2207              	.set CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET, 0x00000015
 2208              	.set CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE, 0x00000001
 2209              	.set CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET, 0x00000016
 2210              	.set CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE, 0x00000001
 2211              	.set CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET, 0x00000017
 2212              	.set CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE, 0x00000001
 2213              	.set CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET, 0x00000018
 2214              	.set CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE, 0x00000002
 2215              	.set CYFLD_DMAC_DESCR_INV_DESCR__OFFSET, 0x0000001a
 2216              	.set CYFLD_DMAC_DESCR_INV_DESCR__SIZE, 0x00000001
 2217              	.set CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET, 0x0000001b
 2218              	.set CYFLD_DMAC_DESCR_SET_CAUSE__SIZE, 0x00000001
 2219              	.set CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET, 0x0000001c
 2220              	.set CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE, 0x00000001
 2221              	.set CYFLD_DMAC_DESCR_FLIPPING__OFFSET, 0x0000001d
 2222              	.set CYFLD_DMAC_DESCR_FLIPPING__SIZE, 0x00000001
 2223              	.set CYFLD_DMAC_DESCR_OPCODE__OFFSET, 0x0000001e
 2224              	.set CYFLD_DMAC_DESCR_OPCODE__SIZE, 0x00000002
 2225              	.set CYREG_DMAC_DESCR0_PING_STATUS, 0x4010180c
 2226              	.set CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET, 0x00000000
 2227              	.set CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE, 0x00000010
 2228              	.set CYFLD_DMAC_DESCR_RESPONSE__OFFSET, 0x00000010
 2229              	.set CYFLD_DMAC_DESCR_RESPONSE__SIZE, 0x00000003
 2230              	.set CYFLD_DMAC_DESCR_VALID__OFFSET, 0x0000001f
 2231              	.set CYFLD_DMAC_DESCR_VALID__SIZE, 0x00000001
 2232              	.set CYREG_DMAC_DESCR0_PONG_SRC, 0x40101810
 2233              	.set CYREG_DMAC_DESCR0_PONG_DST, 0x40101814
 2234              	.set CYREG_DMAC_DESCR0_PONG_CTL, 0x40101818
 2235              	.set CYREG_DMAC_DESCR0_PONG_STATUS, 0x4010181c
 2236              	.set CYDEV_DMAC_DESCR1_BASE, 0x40101820
 2237              	.set CYDEV_DMAC_DESCR1_SIZE, 0x00000020
 2238              	.set CYREG_DMAC_DESCR1_PING_SRC, 0x40101820
 2239              	.set CYREG_DMAC_DESCR1_PING_DST, 0x40101824
 2240              	.set CYREG_DMAC_DESCR1_PING_CTL, 0x40101828
 2241              	.set CYREG_DMAC_DESCR1_PING_STATUS, 0x4010182c
 2242              	.set CYREG_DMAC_DESCR1_PONG_SRC, 0x40101830
 2243              	.set CYREG_DMAC_DESCR1_PONG_DST, 0x40101834
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2244              	.set CYREG_DMAC_DESCR1_PONG_CTL, 0x40101838
 2245              	.set CYREG_DMAC_DESCR1_PONG_STATUS, 0x4010183c
 2246              	.set CYDEV_DMAC_DESCR2_BASE, 0x40101840
 2247              	.set CYDEV_DMAC_DESCR2_SIZE, 0x00000020
 2248              	.set CYREG_DMAC_DESCR2_PING_SRC, 0x40101840
 2249              	.set CYREG_DMAC_DESCR2_PING_DST, 0x40101844
 2250              	.set CYREG_DMAC_DESCR2_PING_CTL, 0x40101848
 2251              	.set CYREG_DMAC_DESCR2_PING_STATUS, 0x4010184c
 2252              	.set CYREG_DMAC_DESCR2_PONG_SRC, 0x40101850
 2253              	.set CYREG_DMAC_DESCR2_PONG_DST, 0x40101854
 2254              	.set CYREG_DMAC_DESCR2_PONG_CTL, 0x40101858
 2255              	.set CYREG_DMAC_DESCR2_PONG_STATUS, 0x4010185c
 2256              	.set CYDEV_DMAC_DESCR3_BASE, 0x40101860
 2257              	.set CYDEV_DMAC_DESCR3_SIZE, 0x00000020
 2258              	.set CYREG_DMAC_DESCR3_PING_SRC, 0x40101860
 2259              	.set CYREG_DMAC_DESCR3_PING_DST, 0x40101864
 2260              	.set CYREG_DMAC_DESCR3_PING_CTL, 0x40101868
 2261              	.set CYREG_DMAC_DESCR3_PING_STATUS, 0x4010186c
 2262              	.set CYREG_DMAC_DESCR3_PONG_SRC, 0x40101870
 2263              	.set CYREG_DMAC_DESCR3_PONG_DST, 0x40101874
 2264              	.set CYREG_DMAC_DESCR3_PONG_CTL, 0x40101878
 2265              	.set CYREG_DMAC_DESCR3_PONG_STATUS, 0x4010187c
 2266              	.set CYDEV_DMAC_DESCR4_BASE, 0x40101880
 2267              	.set CYDEV_DMAC_DESCR4_SIZE, 0x00000020
 2268              	.set CYREG_DMAC_DESCR4_PING_SRC, 0x40101880
 2269              	.set CYREG_DMAC_DESCR4_PING_DST, 0x40101884
 2270              	.set CYREG_DMAC_DESCR4_PING_CTL, 0x40101888
 2271              	.set CYREG_DMAC_DESCR4_PING_STATUS, 0x4010188c
 2272              	.set CYREG_DMAC_DESCR4_PONG_SRC, 0x40101890
 2273              	.set CYREG_DMAC_DESCR4_PONG_DST, 0x40101894
 2274              	.set CYREG_DMAC_DESCR4_PONG_CTL, 0x40101898
 2275              	.set CYREG_DMAC_DESCR4_PONG_STATUS, 0x4010189c
 2276              	.set CYDEV_DMAC_DESCR5_BASE, 0x401018a0
 2277              	.set CYDEV_DMAC_DESCR5_SIZE, 0x00000020
 2278              	.set CYREG_DMAC_DESCR5_PING_SRC, 0x401018a0
 2279              	.set CYREG_DMAC_DESCR5_PING_DST, 0x401018a4
 2280              	.set CYREG_DMAC_DESCR5_PING_CTL, 0x401018a8
 2281              	.set CYREG_DMAC_DESCR5_PING_STATUS, 0x401018ac
 2282              	.set CYREG_DMAC_DESCR5_PONG_SRC, 0x401018b0
 2283              	.set CYREG_DMAC_DESCR5_PONG_DST, 0x401018b4
 2284              	.set CYREG_DMAC_DESCR5_PONG_CTL, 0x401018b8
 2285              	.set CYREG_DMAC_DESCR5_PONG_STATUS, 0x401018bc
 2286              	.set CYDEV_DMAC_DESCR6_BASE, 0x401018c0
 2287              	.set CYDEV_DMAC_DESCR6_SIZE, 0x00000020
 2288              	.set CYREG_DMAC_DESCR6_PING_SRC, 0x401018c0
 2289              	.set CYREG_DMAC_DESCR6_PING_DST, 0x401018c4
 2290              	.set CYREG_DMAC_DESCR6_PING_CTL, 0x401018c8
 2291              	.set CYREG_DMAC_DESCR6_PING_STATUS, 0x401018cc
 2292              	.set CYREG_DMAC_DESCR6_PONG_SRC, 0x401018d0
 2293              	.set CYREG_DMAC_DESCR6_PONG_DST, 0x401018d4
 2294              	.set CYREG_DMAC_DESCR6_PONG_CTL, 0x401018d8
 2295              	.set CYREG_DMAC_DESCR6_PONG_STATUS, 0x401018dc
 2296              	.set CYDEV_DMAC_DESCR7_BASE, 0x401018e0
 2297              	.set CYDEV_DMAC_DESCR7_SIZE, 0x00000020
 2298              	.set CYREG_DMAC_DESCR7_PING_SRC, 0x401018e0
 2299              	.set CYREG_DMAC_DESCR7_PING_DST, 0x401018e4
 2300              	.set CYREG_DMAC_DESCR7_PING_CTL, 0x401018e8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2301              	.set CYREG_DMAC_DESCR7_PING_STATUS, 0x401018ec
 2302              	.set CYREG_DMAC_DESCR7_PONG_SRC, 0x401018f0
 2303              	.set CYREG_DMAC_DESCR7_PONG_DST, 0x401018f4
 2304              	.set CYREG_DMAC_DESCR7_PONG_CTL, 0x401018f8
 2305              	.set CYREG_DMAC_DESCR7_PONG_STATUS, 0x401018fc
 2306              	.set CYDEV_SPCIF_BASE, 0x40110000
 2307              	.set CYDEV_SPCIF_SIZE, 0x00010000
 2308              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 2309              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 2310              	.set CYFLD_SPCIF_FLASH__SIZE, 0x0000000e
 2311              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x0000000e
 2312              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000006
 2313              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 2314              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 2315              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 2316              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 2317              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 2318              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 2319              	.set CYREG_SPCIF_INTR, 0x401107f0
 2320              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 2321              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 2322              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 2323              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 2324              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 2325              	.set CYDEV_TCPWM_BASE, 0x40200000
 2326              	.set CYDEV_TCPWM_SIZE, 0x00010000
 2327              	.set CYREG_TCPWM_CTRL, 0x40200000
 2328              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 2329              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000008
 2330              	.set CYREG_TCPWM_CMD, 0x40200008
 2331              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 2332              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000008
 2333              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 2334              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000008
 2335              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 2336              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000008
 2337              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 2338              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000008
 2339              	.set CYREG_TCPWM_INTR_CAUSE, 0x4020000c
 2340              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 2341              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000008
 2342              	.set CYDEV_TCPWM_CNT0_BASE, 0x40200100
 2343              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 2344              	.set CYREG_TCPWM_CNT0_CTRL, 0x40200100
 2345              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 2346              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 2347              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 2348              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 2349              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 2350              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 2351              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 2352              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 2353              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 2354              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
 2355              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 2356              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 2357              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2358              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 2359              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 2360              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 2361              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 2362              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 2363              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 2364              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 2365              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 2366              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 2367              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 2368              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 2369              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 2370              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 2371              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 2372              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
 2373              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 2374              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 2375              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 2376              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 2377              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 2378              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 2379              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 2380              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 2381              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 2382              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 2383              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 2384              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 2385              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 2386              	.set CYREG_TCPWM_CNT0_STATUS, 0x40200104
 2387              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 2388              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 2389              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 2390              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 2391              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40200108
 2392              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 2393              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 2394              	.set CYREG_TCPWM_CNT0_CC, 0x4020010c
 2395              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 2396              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 2397              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40200110
 2398              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40200114
 2399              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 2400              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 2401              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40200118
 2402              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40200120
 2403              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 2404              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 2405              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 2406              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 2407              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 2408              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 2409              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 2410              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 2411              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
 2412              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 2413              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40200124
 2414              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2415              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 2416              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 2417              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 2418              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 2419              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 2420              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 2421              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 2422              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 2423              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 2424              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 2425              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 2426              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 2427              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 2428              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 2429              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
 2430              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 2431              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 2432              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 2433              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 2434              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 2435              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 2436              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 2437              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 2438              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 2439              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 2440              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 2441              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 2442              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 2443              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 2444              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40200128
 2445              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 2446              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 2447              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 2448              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 2449              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 2450              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 2451              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 2452              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 2453              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 2454              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 2455              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 2456              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 2457              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 2458              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 2459              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 2460              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 2461              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 2462              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 2463              	.set CYREG_TCPWM_CNT0_INTR, 0x40200130
 2464              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 2465              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 2466              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 2467              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 2468              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40200134
 2469              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40200138
 2470              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4020013c
 2471              	.set CYDEV_TCPWM_CNT1_BASE, 0x40200140
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2472              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 2473              	.set CYREG_TCPWM_CNT1_CTRL, 0x40200140
 2474              	.set CYREG_TCPWM_CNT1_STATUS, 0x40200144
 2475              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40200148
 2476              	.set CYREG_TCPWM_CNT1_CC, 0x4020014c
 2477              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40200150
 2478              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40200154
 2479              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40200158
 2480              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40200160
 2481              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40200164
 2482              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40200168
 2483              	.set CYREG_TCPWM_CNT1_INTR, 0x40200170
 2484              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40200174
 2485              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40200178
 2486              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4020017c
 2487              	.set CYDEV_TCPWM_CNT2_BASE, 0x40200180
 2488              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 2489              	.set CYREG_TCPWM_CNT2_CTRL, 0x40200180
 2490              	.set CYREG_TCPWM_CNT2_STATUS, 0x40200184
 2491              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40200188
 2492              	.set CYREG_TCPWM_CNT2_CC, 0x4020018c
 2493              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40200190
 2494              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40200194
 2495              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40200198
 2496              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x402001a0
 2497              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x402001a4
 2498              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x402001a8
 2499              	.set CYREG_TCPWM_CNT2_INTR, 0x402001b0
 2500              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x402001b4
 2501              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x402001b8
 2502              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x402001bc
 2503              	.set CYDEV_TCPWM_CNT3_BASE, 0x402001c0
 2504              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 2505              	.set CYREG_TCPWM_CNT3_CTRL, 0x402001c0
 2506              	.set CYREG_TCPWM_CNT3_STATUS, 0x402001c4
 2507              	.set CYREG_TCPWM_CNT3_COUNTER, 0x402001c8
 2508              	.set CYREG_TCPWM_CNT3_CC, 0x402001cc
 2509              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x402001d0
 2510              	.set CYREG_TCPWM_CNT3_PERIOD, 0x402001d4
 2511              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x402001d8
 2512              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x402001e0
 2513              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x402001e4
 2514              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x402001e8
 2515              	.set CYREG_TCPWM_CNT3_INTR, 0x402001f0
 2516              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x402001f4
 2517              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x402001f8
 2518              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x402001fc
 2519              	.set CYDEV_TCPWM_CNT4_BASE, 0x40200200
 2520              	.set CYDEV_TCPWM_CNT4_SIZE, 0x00000040
 2521              	.set CYREG_TCPWM_CNT4_CTRL, 0x40200200
 2522              	.set CYREG_TCPWM_CNT4_STATUS, 0x40200204
 2523              	.set CYREG_TCPWM_CNT4_COUNTER, 0x40200208
 2524              	.set CYREG_TCPWM_CNT4_CC, 0x4020020c
 2525              	.set CYREG_TCPWM_CNT4_CC_BUFF, 0x40200210
 2526              	.set CYREG_TCPWM_CNT4_PERIOD, 0x40200214
 2527              	.set CYREG_TCPWM_CNT4_PERIOD_BUFF, 0x40200218
 2528              	.set CYREG_TCPWM_CNT4_TR_CTRL0, 0x40200220
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2529              	.set CYREG_TCPWM_CNT4_TR_CTRL1, 0x40200224
 2530              	.set CYREG_TCPWM_CNT4_TR_CTRL2, 0x40200228
 2531              	.set CYREG_TCPWM_CNT4_INTR, 0x40200230
 2532              	.set CYREG_TCPWM_CNT4_INTR_SET, 0x40200234
 2533              	.set CYREG_TCPWM_CNT4_INTR_MASK, 0x40200238
 2534              	.set CYREG_TCPWM_CNT4_INTR_MASKED, 0x4020023c
 2535              	.set CYDEV_TCPWM_CNT5_BASE, 0x40200240
 2536              	.set CYDEV_TCPWM_CNT5_SIZE, 0x00000040
 2537              	.set CYREG_TCPWM_CNT5_CTRL, 0x40200240
 2538              	.set CYREG_TCPWM_CNT5_STATUS, 0x40200244
 2539              	.set CYREG_TCPWM_CNT5_COUNTER, 0x40200248
 2540              	.set CYREG_TCPWM_CNT5_CC, 0x4020024c
 2541              	.set CYREG_TCPWM_CNT5_CC_BUFF, 0x40200250
 2542              	.set CYREG_TCPWM_CNT5_PERIOD, 0x40200254
 2543              	.set CYREG_TCPWM_CNT5_PERIOD_BUFF, 0x40200258
 2544              	.set CYREG_TCPWM_CNT5_TR_CTRL0, 0x40200260
 2545              	.set CYREG_TCPWM_CNT5_TR_CTRL1, 0x40200264
 2546              	.set CYREG_TCPWM_CNT5_TR_CTRL2, 0x40200268
 2547              	.set CYREG_TCPWM_CNT5_INTR, 0x40200270
 2548              	.set CYREG_TCPWM_CNT5_INTR_SET, 0x40200274
 2549              	.set CYREG_TCPWM_CNT5_INTR_MASK, 0x40200278
 2550              	.set CYREG_TCPWM_CNT5_INTR_MASKED, 0x4020027c
 2551              	.set CYDEV_TCPWM_CNT6_BASE, 0x40200280
 2552              	.set CYDEV_TCPWM_CNT6_SIZE, 0x00000040
 2553              	.set CYREG_TCPWM_CNT6_CTRL, 0x40200280
 2554              	.set CYREG_TCPWM_CNT6_STATUS, 0x40200284
 2555              	.set CYREG_TCPWM_CNT6_COUNTER, 0x40200288
 2556              	.set CYREG_TCPWM_CNT6_CC, 0x4020028c
 2557              	.set CYREG_TCPWM_CNT6_CC_BUFF, 0x40200290
 2558              	.set CYREG_TCPWM_CNT6_PERIOD, 0x40200294
 2559              	.set CYREG_TCPWM_CNT6_PERIOD_BUFF, 0x40200298
 2560              	.set CYREG_TCPWM_CNT6_TR_CTRL0, 0x402002a0
 2561              	.set CYREG_TCPWM_CNT6_TR_CTRL1, 0x402002a4
 2562              	.set CYREG_TCPWM_CNT6_TR_CTRL2, 0x402002a8
 2563              	.set CYREG_TCPWM_CNT6_INTR, 0x402002b0
 2564              	.set CYREG_TCPWM_CNT6_INTR_SET, 0x402002b4
 2565              	.set CYREG_TCPWM_CNT6_INTR_MASK, 0x402002b8
 2566              	.set CYREG_TCPWM_CNT6_INTR_MASKED, 0x402002bc
 2567              	.set CYDEV_TCPWM_CNT7_BASE, 0x402002c0
 2568              	.set CYDEV_TCPWM_CNT7_SIZE, 0x00000040
 2569              	.set CYREG_TCPWM_CNT7_CTRL, 0x402002c0
 2570              	.set CYREG_TCPWM_CNT7_STATUS, 0x402002c4
 2571              	.set CYREG_TCPWM_CNT7_COUNTER, 0x402002c8
 2572              	.set CYREG_TCPWM_CNT7_CC, 0x402002cc
 2573              	.set CYREG_TCPWM_CNT7_CC_BUFF, 0x402002d0
 2574              	.set CYREG_TCPWM_CNT7_PERIOD, 0x402002d4
 2575              	.set CYREG_TCPWM_CNT7_PERIOD_BUFF, 0x402002d8
 2576              	.set CYREG_TCPWM_CNT7_TR_CTRL0, 0x402002e0
 2577              	.set CYREG_TCPWM_CNT7_TR_CTRL1, 0x402002e4
 2578              	.set CYREG_TCPWM_CNT7_TR_CTRL2, 0x402002e8
 2579              	.set CYREG_TCPWM_CNT7_INTR, 0x402002f0
 2580              	.set CYREG_TCPWM_CNT7_INTR_SET, 0x402002f4
 2581              	.set CYREG_TCPWM_CNT7_INTR_MASK, 0x402002f8
 2582              	.set CYREG_TCPWM_CNT7_INTR_MASKED, 0x402002fc
 2583              	.set CYDEV_WCO_BASE, 0x40220000
 2584              	.set CYDEV_WCO_SIZE, 0x00010000
 2585              	.set CYREG_WCO_CONFIG, 0x40220000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2586              	.set CYFLD_WCO_LPM_EN__OFFSET, 0x00000000
 2587              	.set CYFLD_WCO_LPM_EN__SIZE, 0x00000001
 2588              	.set CYFLD_WCO_LPM_AUTO__OFFSET, 0x00000001
 2589              	.set CYFLD_WCO_LPM_AUTO__SIZE, 0x00000001
 2590              	.set CYFLD_WCO_EXT_INPUT_EN__OFFSET, 0x00000002
 2591              	.set CYFLD_WCO_EXT_INPUT_EN__SIZE, 0x00000001
 2592              	.set CYFLD_WCO_ENBUS__OFFSET, 0x00000010
 2593              	.set CYFLD_WCO_ENBUS__SIZE, 0x00000008
 2594              	.set CYFLD_WCO_DPLL_ENABLE__OFFSET, 0x0000001e
 2595              	.set CYFLD_WCO_DPLL_ENABLE__SIZE, 0x00000001
 2596              	.set CYFLD_WCO_IP_ENABLE__OFFSET, 0x0000001f
 2597              	.set CYFLD_WCO_IP_ENABLE__SIZE, 0x00000001
 2598              	.set CYREG_WCO_STATUS, 0x40220004
 2599              	.set CYFLD_WCO_OUT_BLNK_A__OFFSET, 0x00000000
 2600              	.set CYFLD_WCO_OUT_BLNK_A__SIZE, 0x00000001
 2601              	.set CYREG_WCO_DPLL, 0x40220008
 2602              	.set CYFLD_WCO_DPLL_MULT__OFFSET, 0x00000000
 2603              	.set CYFLD_WCO_DPLL_MULT__SIZE, 0x0000000b
 2604              	.set CYFLD_WCO_DPLL_LF_IGAIN__OFFSET, 0x00000010
 2605              	.set CYFLD_WCO_DPLL_LF_IGAIN__SIZE, 0x00000003
 2606              	.set CYFLD_WCO_DPLL_LF_PGAIN__OFFSET, 0x00000013
 2607              	.set CYFLD_WCO_DPLL_LF_PGAIN__SIZE, 0x00000003
 2608              	.set CYFLD_WCO_DPLL_LF_LIMIT__OFFSET, 0x00000016
 2609              	.set CYFLD_WCO_DPLL_LF_LIMIT__SIZE, 0x00000008
 2610              	.set CYREG_WCO_WDT_CTRLOW, 0x40220200
 2611              	.set CYFLD_WCO_WDT_CTR0__OFFSET, 0x00000000
 2612              	.set CYFLD_WCO_WDT_CTR0__SIZE, 0x00000010
 2613              	.set CYFLD_WCO_WDT_CTR1__OFFSET, 0x00000010
 2614              	.set CYFLD_WCO_WDT_CTR1__SIZE, 0x00000010
 2615              	.set CYREG_WCO_WDT_CTRHIGH, 0x40220204
 2616              	.set CYFLD_WCO_WDT_CTR2__OFFSET, 0x00000000
 2617              	.set CYFLD_WCO_WDT_CTR2__SIZE, 0x00000020
 2618              	.set CYREG_WCO_WDT_MATCH, 0x40220208
 2619              	.set CYFLD_WCO_WDT_MATCH0__OFFSET, 0x00000000
 2620              	.set CYFLD_WCO_WDT_MATCH0__SIZE, 0x00000010
 2621              	.set CYFLD_WCO_WDT_MATCH1__OFFSET, 0x00000010
 2622              	.set CYFLD_WCO_WDT_MATCH1__SIZE, 0x00000010
 2623              	.set CYREG_WCO_WDT_CONFIG, 0x4022020c
 2624              	.set CYFLD_WCO_WDT_MODE0__OFFSET, 0x00000000
 2625              	.set CYFLD_WCO_WDT_MODE0__SIZE, 0x00000002
 2626              	.set CYVAL_WCO_WDT_MODE0_NOTHING, 0x00000000
 2627              	.set CYVAL_WCO_WDT_MODE0_INT, 0x00000001
 2628              	.set CYVAL_WCO_WDT_MODE0_RESET, 0x00000002
 2629              	.set CYVAL_WCO_WDT_MODE0_INT_THEN_RESET, 0x00000003
 2630              	.set CYFLD_WCO_WDT_CLEAR0__OFFSET, 0x00000002
 2631              	.set CYFLD_WCO_WDT_CLEAR0__SIZE, 0x00000001
 2632              	.set CYFLD_WCO_WDT_CASCADE0_1__OFFSET, 0x00000003
 2633              	.set CYFLD_WCO_WDT_CASCADE0_1__SIZE, 0x00000001
 2634              	.set CYFLD_WCO_WDT_MODE1__OFFSET, 0x00000008
 2635              	.set CYFLD_WCO_WDT_MODE1__SIZE, 0x00000002
 2636              	.set CYVAL_WCO_WDT_MODE1_NOTHING, 0x00000000
 2637              	.set CYVAL_WCO_WDT_MODE1_INT, 0x00000001
 2638              	.set CYVAL_WCO_WDT_MODE1_RESET, 0x00000002
 2639              	.set CYVAL_WCO_WDT_MODE1_INT_THEN_RESET, 0x00000003
 2640              	.set CYFLD_WCO_WDT_CLEAR1__OFFSET, 0x0000000a
 2641              	.set CYFLD_WCO_WDT_CLEAR1__SIZE, 0x00000001
 2642              	.set CYFLD_WCO_WDT_CASCADE1_2__OFFSET, 0x0000000b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


 2643              	.set CYFLD_WCO_WDT_CASCADE1_2__SIZE, 0x00000001
 2644              	.set CYFLD_WCO_WDT_MODE2__OFFSET, 0x00000010
 2645              	.set CYFLD_WCO_WDT_MODE2__SIZE, 0x00000001
 2646              	.set CYVAL_WCO_WDT_MODE2_NOTHING, 0x00000000
 2647              	.set CYVAL_WCO_WDT_MODE2_INT, 0x00000001
 2648              	.set CYFLD_WCO_WDT_BITS2__OFFSET, 0x00000018
 2649              	.set CYFLD_WCO_WDT_BITS2__SIZE, 0x00000005
 2650              	.set CYFLD_WCO_LFCLK_SEL__OFFSET, 0x0000001e
 2651              	.set CYFLD_WCO_LFCLK_SEL__SIZE, 0x00000002
 2652              	.set CYREG_WCO_WDT_CONTROL, 0x40220210
 2653              	.set CYFLD_WCO_WDT_ENABLE0__OFFSET, 0x00000000
 2654              	.set CYFLD_WCO_WDT_ENABLE0__SIZE, 0x00000001
 2655              	.set CYFLD_WCO_WDT_ENABLED0__OFFSET, 0x00000001
 2656              	.set CYFLD_WCO_WDT_ENABLED0__SIZE, 0x00000001
 2657              	.set CYFLD_WCO_WDT_INT0__OFFSET, 0x00000002
 2658              	.set CYFLD_WCO_WDT_INT0__SIZE, 0x00000001
 2659              	.set CYFLD_WCO_WDT_RESET0__OFFSET, 0x00000003
 2660              	.set CYFLD_WCO_WDT_RESET0__SIZE, 0x00000001
 2661              	.set CYFLD_WCO_WDT_ENABLE1__OFFSET, 0x00000008
 2662              	.set CYFLD_WCO_WDT_ENABLE1__SIZE, 0x00000001
 2663              	.set CYFLD_WCO_WDT_ENABLED1__OFFSET, 0x00000009
 2664              	.set CYFLD_WCO_WDT_ENABLED1__SIZE, 0x00000001
 2665              	.set CYFLD_WCO_WDT_INT1__OFFSET, 0x0000000a
 2666              	.set CYFLD_WCO_WDT_INT1__SIZE, 0x00000001
 2667              	.set CYFLD_WCO_WDT_RESET1__OFFSET, 0x0000000b
 2668              	.set CYFLD_WCO_WDT_RESET1__SIZE, 0x00000001
 2669              	.set CYFLD_WCO_WDT_ENABLE2__OFFSET, 0x00000010
 2670              	.set CYFLD_WCO_WDT_ENABLE2__SIZE, 0x00000001
 2671              	.set CYFLD_WCO_WDT_ENABLED2__OFFSET, 0x00000011
 2672              	.set CYFLD_WCO_WDT_ENABLED2__SIZE, 0x00000001
 2673              	.set CYFLD_WCO_WDT_INT2__OFFSET, 0x00000012
 2674              	.set CYFLD_WCO_WDT_INT2__SIZE, 0x00000001
 2675              	.set CYFLD_WCO_WDT_RESET2__OFFSET, 0x00000013
 2676              	.set CYFLD_WCO_WDT_RESET2__SIZE, 0x00000001
 2677              	.set CYREG_WCO_WDT_CLKEN, 0x40220214
 2678              	.set CYFLD_WCO_CLK_WCO_EN_FOR_WDT__OFFSET, 0x00000000
 2679              	.set CYFLD_WCO_CLK_WCO_EN_FOR_WDT__SIZE, 0x00000001
 2680              	.set CYFLD_WCO_CLK_ILO_EN_FOR_WDT__OFFSET, 0x00000001
 2681              	.set CYFLD_WCO_CLK_ILO_EN_FOR_WDT__SIZE, 0x00000001
 2682              	.set CYREG_WCO_TRIM, 0x40220f00
 2683              	.set CYFLD_WCO_XGM__OFFSET, 0x00000000
 2684              	.set CYFLD_WCO_XGM__SIZE, 0x00000003
 2685              	.set CYFLD_WCO_LPM_GM__OFFSET, 0x00000004
 2686              	.set CYFLD_WCO_LPM_GM__SIZE, 0x00000002
 2687              	.set CYDEV_SCB0_BASE, 0x40240000
 2688              	.set CYDEV_SCB0_SIZE, 0x00010000
 2689              	.set CYREG_SCB0_CTRL, 0x40240000
 2690              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 2691              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 2692              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 2693              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 2694              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 2695              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 2696              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 2697              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 2698              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 2699              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


 2700              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 2701              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 2702              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 2703              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 2704              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 2705              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 2706              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 2707              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 2708              	.set CYVAL_SCB_MODE_UART, 0x00000002
 2709              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 2710              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 2711              	.set CYREG_SCB0_STATUS, 0x40240004
 2712              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 2713              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 2714              	.set CYREG_SCB0_SPI_CTRL, 0x40240020
 2715              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 2716              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 2717              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
 2718              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 2719              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
 2720              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 2721              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 2722              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 2723              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
 2724              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 2725              	.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
 2726              	.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
 2727              	.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
 2728              	.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
 2729              	.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
 2730              	.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
 2731              	.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
 2732              	.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
 2733              	.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
 2734              	.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
 2735              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 2736              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 2737              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 2738              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 2739              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 2740              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 2741              	.set CYREG_SCB0_SPI_STATUS, 0x40240024
 2742              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 2743              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 2744              	.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
 2745              	.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
 2746              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
 2747              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 2748              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
 2749              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 2750              	.set CYREG_SCB0_UART_CTRL, 0x40240040
 2751              	.set CYREG_SCB0_UART_TX_CTRL, 0x40240044
 2752              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 2753              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 2754              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
 2755              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 2756              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 2757              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 2758              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 2759              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 2760              	.set CYREG_SCB0_UART_RX_CTRL, 0x40240048
 2761              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 2762              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 2763              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 2764              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 2765              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 2766              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 2767              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 2768              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 2769              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 2770              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 2771              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 2772              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 2773              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 2774              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
 2775              	.set CYREG_SCB0_UART_RX_STATUS, 0x4024004c
 2776              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 2777              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 2778              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40240050
 2779              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 2780              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
 2781              	.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
 2782              	.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
 2783              	.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
 2784              	.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
 2785              	.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
 2786              	.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
 2787              	.set CYREG_SCB0_I2C_CTRL, 0x40240060
 2788              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 2789              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 2790              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 2791              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 2792              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 2793              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 2794              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 2795              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 2796              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 2797              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 2798              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 2799              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 2800              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 2801              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 2802              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 2803              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 2804              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 2805              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 2806              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 2807              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 2808              	.set CYREG_SCB0_I2C_STATUS, 0x40240064
 2809              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 2810              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 2811              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 2812              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 2813              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 2814              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 2815              	.set CYREG_SCB0_I2C_M_CMD, 0x40240068
 2816              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 2817              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 2818              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 2819              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 2820              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 2821              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 2822              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 2823              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 2824              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 2825              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 2826              	.set CYREG_SCB0_I2C_S_CMD, 0x4024006c
 2827              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 2828              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 2829              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 2830              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 2831              	.set CYREG_SCB0_I2C_CFG, 0x40240070
 2832              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 2833              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 2834              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 2835              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 2836              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 2837              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
 2838              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 2839              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 2840              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
 2841              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 2842              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 2843              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 2844              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 2845              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 2846              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 2847              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 2848              	.set CYREG_SCB0_TX_CTRL, 0x40240200
 2849              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 2850              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 2851              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 2852              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 2853              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40240204
 2854              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 2855              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 2856              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 2857              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 2858              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40240208
 2859              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 2860              	.set CYFLD_SCB_USED__SIZE, 0x00000005
 2861              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 2862              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 2863              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 2864              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
 2865              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 2866              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 2867              	.set CYREG_SCB0_TX_FIFO_WR, 0x40240240
 2868              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 2869              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 2870              	.set CYREG_SCB0_RX_CTRL, 0x40240300
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 2871              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 2872              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 2873              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40240304
 2874              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40240308
 2875              	.set CYREG_SCB0_RX_MATCH, 0x40240310
 2876              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 2877              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 2878              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 2879              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 2880              	.set CYREG_SCB0_RX_FIFO_RD, 0x40240340
 2881              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40240344
 2882              	.set CYREG_SCB0_EZ_DATA0, 0x40240400
 2883              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 2884              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 2885              	.set CYREG_SCB0_EZ_DATA1, 0x40240404
 2886              	.set CYREG_SCB0_EZ_DATA2, 0x40240408
 2887              	.set CYREG_SCB0_EZ_DATA3, 0x4024040c
 2888              	.set CYREG_SCB0_EZ_DATA4, 0x40240410
 2889              	.set CYREG_SCB0_EZ_DATA5, 0x40240414
 2890              	.set CYREG_SCB0_EZ_DATA6, 0x40240418
 2891              	.set CYREG_SCB0_EZ_DATA7, 0x4024041c
 2892              	.set CYREG_SCB0_EZ_DATA8, 0x40240420
 2893              	.set CYREG_SCB0_EZ_DATA9, 0x40240424
 2894              	.set CYREG_SCB0_EZ_DATA10, 0x40240428
 2895              	.set CYREG_SCB0_EZ_DATA11, 0x4024042c
 2896              	.set CYREG_SCB0_EZ_DATA12, 0x40240430
 2897              	.set CYREG_SCB0_EZ_DATA13, 0x40240434
 2898              	.set CYREG_SCB0_EZ_DATA14, 0x40240438
 2899              	.set CYREG_SCB0_EZ_DATA15, 0x4024043c
 2900              	.set CYREG_SCB0_EZ_DATA16, 0x40240440
 2901              	.set CYREG_SCB0_EZ_DATA17, 0x40240444
 2902              	.set CYREG_SCB0_EZ_DATA18, 0x40240448
 2903              	.set CYREG_SCB0_EZ_DATA19, 0x4024044c
 2904              	.set CYREG_SCB0_EZ_DATA20, 0x40240450
 2905              	.set CYREG_SCB0_EZ_DATA21, 0x40240454
 2906              	.set CYREG_SCB0_EZ_DATA22, 0x40240458
 2907              	.set CYREG_SCB0_EZ_DATA23, 0x4024045c
 2908              	.set CYREG_SCB0_EZ_DATA24, 0x40240460
 2909              	.set CYREG_SCB0_EZ_DATA25, 0x40240464
 2910              	.set CYREG_SCB0_EZ_DATA26, 0x40240468
 2911              	.set CYREG_SCB0_EZ_DATA27, 0x4024046c
 2912              	.set CYREG_SCB0_EZ_DATA28, 0x40240470
 2913              	.set CYREG_SCB0_EZ_DATA29, 0x40240474
 2914              	.set CYREG_SCB0_EZ_DATA30, 0x40240478
 2915              	.set CYREG_SCB0_EZ_DATA31, 0x4024047c
 2916              	.set CYREG_SCB0_INTR_CAUSE, 0x40240e00
 2917              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 2918              	.set CYFLD_SCB_M__SIZE, 0x00000001
 2919              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 2920              	.set CYFLD_SCB_S__SIZE, 0x00000001
 2921              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 2922              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 2923              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 2924              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 2925              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 2926              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 2927              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 2928              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 2929              	.set CYREG_SCB0_INTR_I2C_EC, 0x40240e80
 2930              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 2931              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 2932              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 2933              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 2934              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 2935              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 2936              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
 2937              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 2938              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40240e88
 2939              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40240e8c
 2940              	.set CYREG_SCB0_INTR_SPI_EC, 0x40240ec0
 2941              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40240ec8
 2942              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40240ecc
 2943              	.set CYREG_SCB0_INTR_M, 0x40240f00
 2944              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 2945              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 2946              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 2947              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 2948              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 2949              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 2950              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 2951              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 2952              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 2953              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 2954              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
 2955              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 2956              	.set CYREG_SCB0_INTR_M_SET, 0x40240f04
 2957              	.set CYREG_SCB0_INTR_M_MASK, 0x40240f08
 2958              	.set CYREG_SCB0_INTR_M_MASKED, 0x40240f0c
 2959              	.set CYREG_SCB0_INTR_S, 0x40240f40
 2960              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 2961              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 2962              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 2963              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 2964              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 2965              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 2966              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 2967              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 2968              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 2969              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 2970              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 2971              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 2972              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 2973              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 2974              	.set CYREG_SCB0_INTR_S_SET, 0x40240f44
 2975              	.set CYREG_SCB0_INTR_S_MASK, 0x40240f48
 2976              	.set CYREG_SCB0_INTR_S_MASKED, 0x40240f4c
 2977              	.set CYREG_SCB0_INTR_TX, 0x40240f80
 2978              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 2979              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 2980              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 2981              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 2982              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 2983              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 2984              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 2985              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 2986              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 2987              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 2988              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 2989              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 2990              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 2991              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 2992              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 2993              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 2994              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 2995              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 2996              	.set CYREG_SCB0_INTR_TX_SET, 0x40240f84
 2997              	.set CYREG_SCB0_INTR_TX_MASK, 0x40240f88
 2998              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40240f8c
 2999              	.set CYREG_SCB0_INTR_RX, 0x40240fc0
 3000              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 3001              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 3002              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 3003              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 3004              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 3005              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 3006              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 3007              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 3008              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
 3009              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 3010              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 3011              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
 3012              	.set CYREG_SCB0_INTR_RX_SET, 0x40240fc4
 3013              	.set CYREG_SCB0_INTR_RX_MASK, 0x40240fc8
 3014              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40240fcc
 3015              	.set CYDEV_SCB1_BASE, 0x40250000
 3016              	.set CYDEV_SCB1_SIZE, 0x00010000
 3017              	.set CYREG_SCB1_CTRL, 0x40250000
 3018              	.set CYREG_SCB1_STATUS, 0x40250004
 3019              	.set CYREG_SCB1_SPI_CTRL, 0x40250020
 3020              	.set CYREG_SCB1_SPI_STATUS, 0x40250024
 3021              	.set CYREG_SCB1_UART_CTRL, 0x40250040
 3022              	.set CYREG_SCB1_UART_TX_CTRL, 0x40250044
 3023              	.set CYREG_SCB1_UART_RX_CTRL, 0x40250048
 3024              	.set CYREG_SCB1_UART_RX_STATUS, 0x4025004c
 3025              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40250050
 3026              	.set CYREG_SCB1_I2C_CTRL, 0x40250060
 3027              	.set CYREG_SCB1_I2C_STATUS, 0x40250064
 3028              	.set CYREG_SCB1_I2C_M_CMD, 0x40250068
 3029              	.set CYREG_SCB1_I2C_S_CMD, 0x4025006c
 3030              	.set CYREG_SCB1_I2C_CFG, 0x40250070
 3031              	.set CYREG_SCB1_TX_CTRL, 0x40250200
 3032              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40250204
 3033              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40250208
 3034              	.set CYREG_SCB1_TX_FIFO_WR, 0x40250240
 3035              	.set CYREG_SCB1_RX_CTRL, 0x40250300
 3036              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40250304
 3037              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40250308
 3038              	.set CYREG_SCB1_RX_MATCH, 0x40250310
 3039              	.set CYREG_SCB1_RX_FIFO_RD, 0x40250340
 3040              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40250344
 3041              	.set CYREG_SCB1_EZ_DATA0, 0x40250400
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 3042              	.set CYREG_SCB1_EZ_DATA1, 0x40250404
 3043              	.set CYREG_SCB1_EZ_DATA2, 0x40250408
 3044              	.set CYREG_SCB1_EZ_DATA3, 0x4025040c
 3045              	.set CYREG_SCB1_EZ_DATA4, 0x40250410
 3046              	.set CYREG_SCB1_EZ_DATA5, 0x40250414
 3047              	.set CYREG_SCB1_EZ_DATA6, 0x40250418
 3048              	.set CYREG_SCB1_EZ_DATA7, 0x4025041c
 3049              	.set CYREG_SCB1_EZ_DATA8, 0x40250420
 3050              	.set CYREG_SCB1_EZ_DATA9, 0x40250424
 3051              	.set CYREG_SCB1_EZ_DATA10, 0x40250428
 3052              	.set CYREG_SCB1_EZ_DATA11, 0x4025042c
 3053              	.set CYREG_SCB1_EZ_DATA12, 0x40250430
 3054              	.set CYREG_SCB1_EZ_DATA13, 0x40250434
 3055              	.set CYREG_SCB1_EZ_DATA14, 0x40250438
 3056              	.set CYREG_SCB1_EZ_DATA15, 0x4025043c
 3057              	.set CYREG_SCB1_EZ_DATA16, 0x40250440
 3058              	.set CYREG_SCB1_EZ_DATA17, 0x40250444
 3059              	.set CYREG_SCB1_EZ_DATA18, 0x40250448
 3060              	.set CYREG_SCB1_EZ_DATA19, 0x4025044c
 3061              	.set CYREG_SCB1_EZ_DATA20, 0x40250450
 3062              	.set CYREG_SCB1_EZ_DATA21, 0x40250454
 3063              	.set CYREG_SCB1_EZ_DATA22, 0x40250458
 3064              	.set CYREG_SCB1_EZ_DATA23, 0x4025045c
 3065              	.set CYREG_SCB1_EZ_DATA24, 0x40250460
 3066              	.set CYREG_SCB1_EZ_DATA25, 0x40250464
 3067              	.set CYREG_SCB1_EZ_DATA26, 0x40250468
 3068              	.set CYREG_SCB1_EZ_DATA27, 0x4025046c
 3069              	.set CYREG_SCB1_EZ_DATA28, 0x40250470
 3070              	.set CYREG_SCB1_EZ_DATA29, 0x40250474
 3071              	.set CYREG_SCB1_EZ_DATA30, 0x40250478
 3072              	.set CYREG_SCB1_EZ_DATA31, 0x4025047c
 3073              	.set CYREG_SCB1_INTR_CAUSE, 0x40250e00
 3074              	.set CYREG_SCB1_INTR_I2C_EC, 0x40250e80
 3075              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40250e88
 3076              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40250e8c
 3077              	.set CYREG_SCB1_INTR_SPI_EC, 0x40250ec0
 3078              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40250ec8
 3079              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40250ecc
 3080              	.set CYREG_SCB1_INTR_M, 0x40250f00
 3081              	.set CYREG_SCB1_INTR_M_SET, 0x40250f04
 3082              	.set CYREG_SCB1_INTR_M_MASK, 0x40250f08
 3083              	.set CYREG_SCB1_INTR_M_MASKED, 0x40250f0c
 3084              	.set CYREG_SCB1_INTR_S, 0x40250f40
 3085              	.set CYREG_SCB1_INTR_S_SET, 0x40250f44
 3086              	.set CYREG_SCB1_INTR_S_MASK, 0x40250f48
 3087              	.set CYREG_SCB1_INTR_S_MASKED, 0x40250f4c
 3088              	.set CYREG_SCB1_INTR_TX, 0x40250f80
 3089              	.set CYREG_SCB1_INTR_TX_SET, 0x40250f84
 3090              	.set CYREG_SCB1_INTR_TX_MASK, 0x40250f88
 3091              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40250f8c
 3092              	.set CYREG_SCB1_INTR_RX, 0x40250fc0
 3093              	.set CYREG_SCB1_INTR_RX_SET, 0x40250fc4
 3094              	.set CYREG_SCB1_INTR_RX_MASK, 0x40250fc8
 3095              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40250fcc
 3096              	.set CYDEV_SCB2_BASE, 0x40260000
 3097              	.set CYDEV_SCB2_SIZE, 0x00010000
 3098              	.set CYREG_SCB2_CTRL, 0x40260000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 3099              	.set CYREG_SCB2_STATUS, 0x40260004
 3100              	.set CYREG_SCB2_SPI_CTRL, 0x40260020
 3101              	.set CYREG_SCB2_SPI_STATUS, 0x40260024
 3102              	.set CYREG_SCB2_UART_CTRL, 0x40260040
 3103              	.set CYREG_SCB2_UART_TX_CTRL, 0x40260044
 3104              	.set CYREG_SCB2_UART_RX_CTRL, 0x40260048
 3105              	.set CYREG_SCB2_UART_RX_STATUS, 0x4026004c
 3106              	.set CYREG_SCB2_UART_FLOW_CTRL, 0x40260050
 3107              	.set CYREG_SCB2_I2C_CTRL, 0x40260060
 3108              	.set CYREG_SCB2_I2C_STATUS, 0x40260064
 3109              	.set CYREG_SCB2_I2C_M_CMD, 0x40260068
 3110              	.set CYREG_SCB2_I2C_S_CMD, 0x4026006c
 3111              	.set CYREG_SCB2_I2C_CFG, 0x40260070
 3112              	.set CYREG_SCB2_TX_CTRL, 0x40260200
 3113              	.set CYREG_SCB2_TX_FIFO_CTRL, 0x40260204
 3114              	.set CYREG_SCB2_TX_FIFO_STATUS, 0x40260208
 3115              	.set CYREG_SCB2_TX_FIFO_WR, 0x40260240
 3116              	.set CYREG_SCB2_RX_CTRL, 0x40260300
 3117              	.set CYREG_SCB2_RX_FIFO_CTRL, 0x40260304
 3118              	.set CYREG_SCB2_RX_FIFO_STATUS, 0x40260308
 3119              	.set CYREG_SCB2_RX_MATCH, 0x40260310
 3120              	.set CYREG_SCB2_RX_FIFO_RD, 0x40260340
 3121              	.set CYREG_SCB2_RX_FIFO_RD_SILENT, 0x40260344
 3122              	.set CYREG_SCB2_EZ_DATA0, 0x40260400
 3123              	.set CYREG_SCB2_EZ_DATA1, 0x40260404
 3124              	.set CYREG_SCB2_EZ_DATA2, 0x40260408
 3125              	.set CYREG_SCB2_EZ_DATA3, 0x4026040c
 3126              	.set CYREG_SCB2_EZ_DATA4, 0x40260410
 3127              	.set CYREG_SCB2_EZ_DATA5, 0x40260414
 3128              	.set CYREG_SCB2_EZ_DATA6, 0x40260418
 3129              	.set CYREG_SCB2_EZ_DATA7, 0x4026041c
 3130              	.set CYREG_SCB2_EZ_DATA8, 0x40260420
 3131              	.set CYREG_SCB2_EZ_DATA9, 0x40260424
 3132              	.set CYREG_SCB2_EZ_DATA10, 0x40260428
 3133              	.set CYREG_SCB2_EZ_DATA11, 0x4026042c
 3134              	.set CYREG_SCB2_EZ_DATA12, 0x40260430
 3135              	.set CYREG_SCB2_EZ_DATA13, 0x40260434
 3136              	.set CYREG_SCB2_EZ_DATA14, 0x40260438
 3137              	.set CYREG_SCB2_EZ_DATA15, 0x4026043c
 3138              	.set CYREG_SCB2_EZ_DATA16, 0x40260440
 3139              	.set CYREG_SCB2_EZ_DATA17, 0x40260444
 3140              	.set CYREG_SCB2_EZ_DATA18, 0x40260448
 3141              	.set CYREG_SCB2_EZ_DATA19, 0x4026044c
 3142              	.set CYREG_SCB2_EZ_DATA20, 0x40260450
 3143              	.set CYREG_SCB2_EZ_DATA21, 0x40260454
 3144              	.set CYREG_SCB2_EZ_DATA22, 0x40260458
 3145              	.set CYREG_SCB2_EZ_DATA23, 0x4026045c
 3146              	.set CYREG_SCB2_EZ_DATA24, 0x40260460
 3147              	.set CYREG_SCB2_EZ_DATA25, 0x40260464
 3148              	.set CYREG_SCB2_EZ_DATA26, 0x40260468
 3149              	.set CYREG_SCB2_EZ_DATA27, 0x4026046c
 3150              	.set CYREG_SCB2_EZ_DATA28, 0x40260470
 3151              	.set CYREG_SCB2_EZ_DATA29, 0x40260474
 3152              	.set CYREG_SCB2_EZ_DATA30, 0x40260478
 3153              	.set CYREG_SCB2_EZ_DATA31, 0x4026047c
 3154              	.set CYREG_SCB2_INTR_CAUSE, 0x40260e00
 3155              	.set CYREG_SCB2_INTR_I2C_EC, 0x40260e80
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 3156              	.set CYREG_SCB2_INTR_I2C_EC_MASK, 0x40260e88
 3157              	.set CYREG_SCB2_INTR_I2C_EC_MASKED, 0x40260e8c
 3158              	.set CYREG_SCB2_INTR_SPI_EC, 0x40260ec0
 3159              	.set CYREG_SCB2_INTR_SPI_EC_MASK, 0x40260ec8
 3160              	.set CYREG_SCB2_INTR_SPI_EC_MASKED, 0x40260ecc
 3161              	.set CYREG_SCB2_INTR_M, 0x40260f00
 3162              	.set CYREG_SCB2_INTR_M_SET, 0x40260f04
 3163              	.set CYREG_SCB2_INTR_M_MASK, 0x40260f08
 3164              	.set CYREG_SCB2_INTR_M_MASKED, 0x40260f0c
 3165              	.set CYREG_SCB2_INTR_S, 0x40260f40
 3166              	.set CYREG_SCB2_INTR_S_SET, 0x40260f44
 3167              	.set CYREG_SCB2_INTR_S_MASK, 0x40260f48
 3168              	.set CYREG_SCB2_INTR_S_MASKED, 0x40260f4c
 3169              	.set CYREG_SCB2_INTR_TX, 0x40260f80
 3170              	.set CYREG_SCB2_INTR_TX_SET, 0x40260f84
 3171              	.set CYREG_SCB2_INTR_TX_MASK, 0x40260f88
 3172              	.set CYREG_SCB2_INTR_TX_MASKED, 0x40260f8c
 3173              	.set CYREG_SCB2_INTR_RX, 0x40260fc0
 3174              	.set CYREG_SCB2_INTR_RX_SET, 0x40260fc4
 3175              	.set CYREG_SCB2_INTR_RX_MASK, 0x40260fc8
 3176              	.set CYREG_SCB2_INTR_RX_MASKED, 0x40260fcc
 3177              	.set CYDEV_SCB3_BASE, 0x40270000
 3178              	.set CYDEV_SCB3_SIZE, 0x00010000
 3179              	.set CYREG_SCB3_CTRL, 0x40270000
 3180              	.set CYREG_SCB3_STATUS, 0x40270004
 3181              	.set CYREG_SCB3_SPI_CTRL, 0x40270020
 3182              	.set CYREG_SCB3_SPI_STATUS, 0x40270024
 3183              	.set CYREG_SCB3_UART_CTRL, 0x40270040
 3184              	.set CYREG_SCB3_UART_TX_CTRL, 0x40270044
 3185              	.set CYREG_SCB3_UART_RX_CTRL, 0x40270048
 3186              	.set CYREG_SCB3_UART_RX_STATUS, 0x4027004c
 3187              	.set CYREG_SCB3_UART_FLOW_CTRL, 0x40270050
 3188              	.set CYREG_SCB3_I2C_CTRL, 0x40270060
 3189              	.set CYREG_SCB3_I2C_STATUS, 0x40270064
 3190              	.set CYREG_SCB3_I2C_M_CMD, 0x40270068
 3191              	.set CYREG_SCB3_I2C_S_CMD, 0x4027006c
 3192              	.set CYREG_SCB3_I2C_CFG, 0x40270070
 3193              	.set CYREG_SCB3_TX_CTRL, 0x40270200
 3194              	.set CYREG_SCB3_TX_FIFO_CTRL, 0x40270204
 3195              	.set CYREG_SCB3_TX_FIFO_STATUS, 0x40270208
 3196              	.set CYREG_SCB3_TX_FIFO_WR, 0x40270240
 3197              	.set CYREG_SCB3_RX_CTRL, 0x40270300
 3198              	.set CYREG_SCB3_RX_FIFO_CTRL, 0x40270304
 3199              	.set CYREG_SCB3_RX_FIFO_STATUS, 0x40270308
 3200              	.set CYREG_SCB3_RX_MATCH, 0x40270310
 3201              	.set CYREG_SCB3_RX_FIFO_RD, 0x40270340
 3202              	.set CYREG_SCB3_RX_FIFO_RD_SILENT, 0x40270344
 3203              	.set CYREG_SCB3_EZ_DATA0, 0x40270400
 3204              	.set CYREG_SCB3_EZ_DATA1, 0x40270404
 3205              	.set CYREG_SCB3_EZ_DATA2, 0x40270408
 3206              	.set CYREG_SCB3_EZ_DATA3, 0x4027040c
 3207              	.set CYREG_SCB3_EZ_DATA4, 0x40270410
 3208              	.set CYREG_SCB3_EZ_DATA5, 0x40270414
 3209              	.set CYREG_SCB3_EZ_DATA6, 0x40270418
 3210              	.set CYREG_SCB3_EZ_DATA7, 0x4027041c
 3211              	.set CYREG_SCB3_EZ_DATA8, 0x40270420
 3212              	.set CYREG_SCB3_EZ_DATA9, 0x40270424
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 3213              	.set CYREG_SCB3_EZ_DATA10, 0x40270428
 3214              	.set CYREG_SCB3_EZ_DATA11, 0x4027042c
 3215              	.set CYREG_SCB3_EZ_DATA12, 0x40270430
 3216              	.set CYREG_SCB3_EZ_DATA13, 0x40270434
 3217              	.set CYREG_SCB3_EZ_DATA14, 0x40270438
 3218              	.set CYREG_SCB3_EZ_DATA15, 0x4027043c
 3219              	.set CYREG_SCB3_EZ_DATA16, 0x40270440
 3220              	.set CYREG_SCB3_EZ_DATA17, 0x40270444
 3221              	.set CYREG_SCB3_EZ_DATA18, 0x40270448
 3222              	.set CYREG_SCB3_EZ_DATA19, 0x4027044c
 3223              	.set CYREG_SCB3_EZ_DATA20, 0x40270450
 3224              	.set CYREG_SCB3_EZ_DATA21, 0x40270454
 3225              	.set CYREG_SCB3_EZ_DATA22, 0x40270458
 3226              	.set CYREG_SCB3_EZ_DATA23, 0x4027045c
 3227              	.set CYREG_SCB3_EZ_DATA24, 0x40270460
 3228              	.set CYREG_SCB3_EZ_DATA25, 0x40270464
 3229              	.set CYREG_SCB3_EZ_DATA26, 0x40270468
 3230              	.set CYREG_SCB3_EZ_DATA27, 0x4027046c
 3231              	.set CYREG_SCB3_EZ_DATA28, 0x40270470
 3232              	.set CYREG_SCB3_EZ_DATA29, 0x40270474
 3233              	.set CYREG_SCB3_EZ_DATA30, 0x40270478
 3234              	.set CYREG_SCB3_EZ_DATA31, 0x4027047c
 3235              	.set CYREG_SCB3_INTR_CAUSE, 0x40270e00
 3236              	.set CYREG_SCB3_INTR_I2C_EC, 0x40270e80
 3237              	.set CYREG_SCB3_INTR_I2C_EC_MASK, 0x40270e88
 3238              	.set CYREG_SCB3_INTR_I2C_EC_MASKED, 0x40270e8c
 3239              	.set CYREG_SCB3_INTR_SPI_EC, 0x40270ec0
 3240              	.set CYREG_SCB3_INTR_SPI_EC_MASK, 0x40270ec8
 3241              	.set CYREG_SCB3_INTR_SPI_EC_MASKED, 0x40270ecc
 3242              	.set CYREG_SCB3_INTR_M, 0x40270f00
 3243              	.set CYREG_SCB3_INTR_M_SET, 0x40270f04
 3244              	.set CYREG_SCB3_INTR_M_MASK, 0x40270f08
 3245              	.set CYREG_SCB3_INTR_M_MASKED, 0x40270f0c
 3246              	.set CYREG_SCB3_INTR_S, 0x40270f40
 3247              	.set CYREG_SCB3_INTR_S_SET, 0x40270f44
 3248              	.set CYREG_SCB3_INTR_S_MASK, 0x40270f48
 3249              	.set CYREG_SCB3_INTR_S_MASKED, 0x40270f4c
 3250              	.set CYREG_SCB3_INTR_TX, 0x40270f80
 3251              	.set CYREG_SCB3_INTR_TX_SET, 0x40270f84
 3252              	.set CYREG_SCB3_INTR_TX_MASK, 0x40270f88
 3253              	.set CYREG_SCB3_INTR_TX_MASKED, 0x40270f8c
 3254              	.set CYREG_SCB3_INTR_RX, 0x40270fc0
 3255              	.set CYREG_SCB3_INTR_RX_SET, 0x40270fc4
 3256              	.set CYREG_SCB3_INTR_RX_MASK, 0x40270fc8
 3257              	.set CYREG_SCB3_INTR_RX_MASKED, 0x40270fcc
 3258              	.set CYDEV_SCB4_BASE, 0x40280000
 3259              	.set CYDEV_SCB4_SIZE, 0x00010000
 3260              	.set CYREG_SCB4_CTRL, 0x40280000
 3261              	.set CYREG_SCB4_STATUS, 0x40280004
 3262              	.set CYREG_SCB4_SPI_CTRL, 0x40280020
 3263              	.set CYREG_SCB4_SPI_STATUS, 0x40280024
 3264              	.set CYREG_SCB4_UART_CTRL, 0x40280040
 3265              	.set CYREG_SCB4_UART_TX_CTRL, 0x40280044
 3266              	.set CYREG_SCB4_UART_RX_CTRL, 0x40280048
 3267              	.set CYREG_SCB4_UART_RX_STATUS, 0x4028004c
 3268              	.set CYREG_SCB4_UART_FLOW_CTRL, 0x40280050
 3269              	.set CYREG_SCB4_I2C_CTRL, 0x40280060
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


 3270              	.set CYREG_SCB4_I2C_STATUS, 0x40280064
 3271              	.set CYREG_SCB4_I2C_M_CMD, 0x40280068
 3272              	.set CYREG_SCB4_I2C_S_CMD, 0x4028006c
 3273              	.set CYREG_SCB4_I2C_CFG, 0x40280070
 3274              	.set CYREG_SCB4_TX_CTRL, 0x40280200
 3275              	.set CYREG_SCB4_TX_FIFO_CTRL, 0x40280204
 3276              	.set CYREG_SCB4_TX_FIFO_STATUS, 0x40280208
 3277              	.set CYREG_SCB4_TX_FIFO_WR, 0x40280240
 3278              	.set CYREG_SCB4_RX_CTRL, 0x40280300
 3279              	.set CYREG_SCB4_RX_FIFO_CTRL, 0x40280304
 3280              	.set CYREG_SCB4_RX_FIFO_STATUS, 0x40280308
 3281              	.set CYREG_SCB4_RX_MATCH, 0x40280310
 3282              	.set CYREG_SCB4_RX_FIFO_RD, 0x40280340
 3283              	.set CYREG_SCB4_RX_FIFO_RD_SILENT, 0x40280344
 3284              	.set CYREG_SCB4_EZ_DATA0, 0x40280400
 3285              	.set CYREG_SCB4_EZ_DATA1, 0x40280404
 3286              	.set CYREG_SCB4_EZ_DATA2, 0x40280408
 3287              	.set CYREG_SCB4_EZ_DATA3, 0x4028040c
 3288              	.set CYREG_SCB4_EZ_DATA4, 0x40280410
 3289              	.set CYREG_SCB4_EZ_DATA5, 0x40280414
 3290              	.set CYREG_SCB4_EZ_DATA6, 0x40280418
 3291              	.set CYREG_SCB4_EZ_DATA7, 0x4028041c
 3292              	.set CYREG_SCB4_EZ_DATA8, 0x40280420
 3293              	.set CYREG_SCB4_EZ_DATA9, 0x40280424
 3294              	.set CYREG_SCB4_EZ_DATA10, 0x40280428
 3295              	.set CYREG_SCB4_EZ_DATA11, 0x4028042c
 3296              	.set CYREG_SCB4_EZ_DATA12, 0x40280430
 3297              	.set CYREG_SCB4_EZ_DATA13, 0x40280434
 3298              	.set CYREG_SCB4_EZ_DATA14, 0x40280438
 3299              	.set CYREG_SCB4_EZ_DATA15, 0x4028043c
 3300              	.set CYREG_SCB4_EZ_DATA16, 0x40280440
 3301              	.set CYREG_SCB4_EZ_DATA17, 0x40280444
 3302              	.set CYREG_SCB4_EZ_DATA18, 0x40280448
 3303              	.set CYREG_SCB4_EZ_DATA19, 0x4028044c
 3304              	.set CYREG_SCB4_EZ_DATA20, 0x40280450
 3305              	.set CYREG_SCB4_EZ_DATA21, 0x40280454
 3306              	.set CYREG_SCB4_EZ_DATA22, 0x40280458
 3307              	.set CYREG_SCB4_EZ_DATA23, 0x4028045c
 3308              	.set CYREG_SCB4_EZ_DATA24, 0x40280460
 3309              	.set CYREG_SCB4_EZ_DATA25, 0x40280464
 3310              	.set CYREG_SCB4_EZ_DATA26, 0x40280468
 3311              	.set CYREG_SCB4_EZ_DATA27, 0x4028046c
 3312              	.set CYREG_SCB4_EZ_DATA28, 0x40280470
 3313              	.set CYREG_SCB4_EZ_DATA29, 0x40280474
 3314              	.set CYREG_SCB4_EZ_DATA30, 0x40280478
 3315              	.set CYREG_SCB4_EZ_DATA31, 0x4028047c
 3316              	.set CYREG_SCB4_INTR_CAUSE, 0x40280e00
 3317              	.set CYREG_SCB4_INTR_I2C_EC, 0x40280e80
 3318              	.set CYREG_SCB4_INTR_I2C_EC_MASK, 0x40280e88
 3319              	.set CYREG_SCB4_INTR_I2C_EC_MASKED, 0x40280e8c
 3320              	.set CYREG_SCB4_INTR_SPI_EC, 0x40280ec0
 3321              	.set CYREG_SCB4_INTR_SPI_EC_MASK, 0x40280ec8
 3322              	.set CYREG_SCB4_INTR_SPI_EC_MASKED, 0x40280ecc
 3323              	.set CYREG_SCB4_INTR_M, 0x40280f00
 3324              	.set CYREG_SCB4_INTR_M_SET, 0x40280f04
 3325              	.set CYREG_SCB4_INTR_M_MASK, 0x40280f08
 3326              	.set CYREG_SCB4_INTR_M_MASKED, 0x40280f0c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


 3327              	.set CYREG_SCB4_INTR_S, 0x40280f40
 3328              	.set CYREG_SCB4_INTR_S_SET, 0x40280f44
 3329              	.set CYREG_SCB4_INTR_S_MASK, 0x40280f48
 3330              	.set CYREG_SCB4_INTR_S_MASKED, 0x40280f4c
 3331              	.set CYREG_SCB4_INTR_TX, 0x40280f80
 3332              	.set CYREG_SCB4_INTR_TX_SET, 0x40280f84
 3333              	.set CYREG_SCB4_INTR_TX_MASK, 0x40280f88
 3334              	.set CYREG_SCB4_INTR_TX_MASKED, 0x40280f8c
 3335              	.set CYREG_SCB4_INTR_RX, 0x40280fc0
 3336              	.set CYREG_SCB4_INTR_RX_SET, 0x40280fc4
 3337              	.set CYREG_SCB4_INTR_RX_MASK, 0x40280fc8
 3338              	.set CYREG_SCB4_INTR_RX_MASKED, 0x40280fcc
 3339              	.set CYDEV_CSD_BASE, 0x40290000
 3340              	.set CYDEV_CSD_SIZE, 0x00001000
 3341              	.set CYREG_CSD_CONFIG, 0x40290000
 3342              	.set CYFLD_CSD_LOW_VDDA__OFFSET, 0x00000003
 3343              	.set CYFLD_CSD_LOW_VDDA__SIZE, 0x00000001
 3344              	.set CYFLD_CSD_FILTER_DELAY__OFFSET, 0x00000004
 3345              	.set CYFLD_CSD_FILTER_DELAY__SIZE, 0x00000003
 3346              	.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000008
 3347              	.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
 3348              	.set CYVAL_CSD_SHIELD_DELAY_OFF, 0x00000000
 3349              	.set CYVAL_CSD_SHIELD_DELAY_D5NS, 0x00000001
 3350              	.set CYVAL_CSD_SHIELD_DELAY_D10NS, 0x00000002
 3351              	.set CYVAL_CSD_SHIELD_DELAY_D20NS, 0x00000003
 3352              	.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
 3353              	.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
 3354              	.set CYFLD_CSD_CHARGE_MODE__OFFSET, 0x0000000e
 3355              	.set CYFLD_CSD_CHARGE_MODE__SIZE, 0x00000001
 3356              	.set CYVAL_CSD_CHARGE_MODE_CHARGE_OFF, 0x00000000
 3357              	.set CYVAL_CSD_CHARGE_MODE_CHARGE_IO, 0x00000001
 3358              	.set CYFLD_CSD_FULL_WAVE__OFFSET, 0x00000011
 3359              	.set CYFLD_CSD_FULL_WAVE__SIZE, 0x00000001
 3360              	.set CYVAL_CSD_FULL_WAVE_HALFWAVE, 0x00000000
 3361              	.set CYVAL_CSD_FULL_WAVE_FULLWAVE, 0x00000001
 3362              	.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
 3363              	.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
 3364              	.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
 3365              	.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
 3366              	.set CYFLD_CSD_CSX_DUAL_CNT__OFFSET, 0x00000013
 3367              	.set CYFLD_CSD_CSX_DUAL_CNT__SIZE, 0x00000001
 3368              	.set CYVAL_CSD_CSX_DUAL_CNT_ONE, 0x00000000
 3369              	.set CYVAL_CSD_CSX_DUAL_CNT_TWO, 0x00000001
 3370              	.set CYFLD_CSD_DSI_COUNT_SEL__OFFSET, 0x00000018
 3371              	.set CYFLD_CSD_DSI_COUNT_SEL__SIZE, 0x00000001
 3372              	.set CYVAL_CSD_DSI_COUNT_SEL_CSD_RESULT, 0x00000000
 3373              	.set CYVAL_CSD_DSI_COUNT_SEL_ADC_RESULT, 0x00000001
 3374              	.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000019
 3375              	.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
 3376              	.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x0000001a
 3377              	.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
 3378              	.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x0000001b
 3379              	.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
 3380              	.set CYFLD_CSD_LP_MODE__OFFSET, 0x0000001e
 3381              	.set CYFLD_CSD_LP_MODE__SIZE, 0x00000001
 3382              	.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
 3383              	.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 3384              	.set CYREG_CSD_SPARE, 0x40290004
 3385              	.set CYFLD_CSD_SPARE__OFFSET, 0x00000000
 3386              	.set CYFLD_CSD_SPARE__SIZE, 0x00000004
 3387              	.set CYREG_CSD_STATUS, 0x40290080
 3388              	.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
 3389              	.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
 3390              	.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
 3391              	.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
 3392              	.set CYFLD_CSD_HSCMP_OUT__OFFSET, 0x00000002
 3393              	.set CYFLD_CSD_HSCMP_OUT__SIZE, 0x00000001
 3394              	.set CYVAL_CSD_HSCMP_OUT_C_LT_VREF, 0x00000000
 3395              	.set CYVAL_CSD_HSCMP_OUT_C_GT_VREF, 0x00000001
 3396              	.set CYFLD_CSD_CSDCMP_OUT__OFFSET, 0x00000003
 3397              	.set CYFLD_CSD_CSDCMP_OUT__SIZE, 0x00000001
 3398              	.set CYREG_CSD_STAT_SEQ, 0x40290084
 3399              	.set CYFLD_CSD_SEQ_STATE__OFFSET, 0x00000000
 3400              	.set CYFLD_CSD_SEQ_STATE__SIZE, 0x00000003
 3401              	.set CYFLD_CSD_ADC_STATE__OFFSET, 0x00000010
 3402              	.set CYFLD_CSD_ADC_STATE__SIZE, 0x00000003
 3403              	.set CYREG_CSD_STAT_CNTS, 0x40290088
 3404              	.set CYFLD_CSD_NUM_CONV__OFFSET, 0x00000000
 3405              	.set CYFLD_CSD_NUM_CONV__SIZE, 0x00000010
 3406              	.set CYREG_CSD_STAT_HCNT, 0x4029008c
 3407              	.set CYFLD_CSD_CNT__OFFSET, 0x00000000
 3408              	.set CYFLD_CSD_CNT__SIZE, 0x00000010
 3409              	.set CYREG_CSD_RESULT_VAL1, 0x402900d0
 3410              	.set CYFLD_CSD_VALUE__OFFSET, 0x00000000
 3411              	.set CYFLD_CSD_VALUE__SIZE, 0x00000010
 3412              	.set CYFLD_CSD_BAD_CONVS__OFFSET, 0x00000010
 3413              	.set CYFLD_CSD_BAD_CONVS__SIZE, 0x00000008
 3414              	.set CYREG_CSD_RESULT_VAL2, 0x402900d4
 3415              	.set CYREG_CSD_ADC_RES, 0x402900e0
 3416              	.set CYFLD_CSD_VIN_CNT__OFFSET, 0x00000000
 3417              	.set CYFLD_CSD_VIN_CNT__SIZE, 0x00000010
 3418              	.set CYFLD_CSD_HSCMP_POL__OFFSET, 0x00000010
 3419              	.set CYFLD_CSD_HSCMP_POL__SIZE, 0x00000001
 3420              	.set CYFLD_CSD_ADC_OVERFLOW__OFFSET, 0x0000001e
 3421              	.set CYFLD_CSD_ADC_OVERFLOW__SIZE, 0x00000001
 3422              	.set CYFLD_CSD_ADC_ABORT__OFFSET, 0x0000001f
 3423              	.set CYFLD_CSD_ADC_ABORT__SIZE, 0x00000001
 3424              	.set CYREG_CSD_INTR, 0x402900f0
 3425              	.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000001
 3426              	.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
 3427              	.set CYFLD_CSD_INIT__OFFSET, 0x00000002
 3428              	.set CYFLD_CSD_INIT__SIZE, 0x00000001
 3429              	.set CYFLD_CSD_ADC_RES__OFFSET, 0x00000008
 3430              	.set CYFLD_CSD_ADC_RES__SIZE, 0x00000001
 3431              	.set CYREG_CSD_INTR_SET, 0x402900f4
 3432              	.set CYREG_CSD_INTR_MASK, 0x402900f8
 3433              	.set CYREG_CSD_INTR_MASKED, 0x402900fc
 3434              	.set CYREG_CSD_HSCMP, 0x40290180
 3435              	.set CYFLD_CSD_HSCMP_EN__OFFSET, 0x00000000
 3436              	.set CYFLD_CSD_HSCMP_EN__SIZE, 0x00000001
 3437              	.set CYVAL_CSD_HSCMP_EN_OFF, 0x00000000
 3438              	.set CYVAL_CSD_HSCMP_EN_ON, 0x00000001
 3439              	.set CYFLD_CSD_HSCMP_INVERT__OFFSET, 0x00000004
 3440              	.set CYFLD_CSD_HSCMP_INVERT__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 3441              	.set CYFLD_CSD_AZ_EN__OFFSET, 0x0000001f
 3442              	.set CYFLD_CSD_AZ_EN__SIZE, 0x00000001
 3443              	.set CYREG_CSD_AMBUF, 0x40290184
 3444              	.set CYFLD_CSD_PWR_MODE__OFFSET, 0x00000000
 3445              	.set CYFLD_CSD_PWR_MODE__SIZE, 0x00000002
 3446              	.set CYVAL_CSD_PWR_MODE_OFF, 0x00000000
 3447              	.set CYVAL_CSD_PWR_MODE_NORM, 0x00000001
 3448              	.set CYVAL_CSD_PWR_MODE_HI, 0x00000002
 3449              	.set CYREG_CSD_REFGEN, 0x40290188
 3450              	.set CYFLD_CSD_REFGEN_EN__OFFSET, 0x00000000
 3451              	.set CYFLD_CSD_REFGEN_EN__SIZE, 0x00000001
 3452              	.set CYVAL_CSD_REFGEN_EN_OFF, 0x00000000
 3453              	.set CYVAL_CSD_REFGEN_EN_ON, 0x00000001
 3454              	.set CYFLD_CSD_BYPASS__OFFSET, 0x00000004
 3455              	.set CYFLD_CSD_BYPASS__SIZE, 0x00000001
 3456              	.set CYFLD_CSD_VDDA_EN__OFFSET, 0x00000005
 3457              	.set CYFLD_CSD_VDDA_EN__SIZE, 0x00000001
 3458              	.set CYFLD_CSD_RES_EN__OFFSET, 0x00000006
 3459              	.set CYFLD_CSD_RES_EN__SIZE, 0x00000001
 3460              	.set CYFLD_CSD_GAIN__OFFSET, 0x00000008
 3461              	.set CYFLD_CSD_GAIN__SIZE, 0x00000005
 3462              	.set CYFLD_CSD_VREFLO_SEL__OFFSET, 0x00000010
 3463              	.set CYFLD_CSD_VREFLO_SEL__SIZE, 0x00000005
 3464              	.set CYFLD_CSD_VREFLO_INT__OFFSET, 0x00000017
 3465              	.set CYFLD_CSD_VREFLO_INT__SIZE, 0x00000001
 3466              	.set CYREG_CSD_CSDCMP, 0x4029018c
 3467              	.set CYFLD_CSD_CSDCMP_EN__OFFSET, 0x00000000
 3468              	.set CYFLD_CSD_CSDCMP_EN__SIZE, 0x00000001
 3469              	.set CYVAL_CSD_CSDCMP_EN_OFF, 0x00000000
 3470              	.set CYVAL_CSD_CSDCMP_EN_ON, 0x00000001
 3471              	.set CYFLD_CSD_POLARITY_SEL__OFFSET, 0x00000004
 3472              	.set CYFLD_CSD_POLARITY_SEL__SIZE, 0x00000002
 3473              	.set CYVAL_CSD_POLARITY_SEL_IDACA_POL, 0x00000000
 3474              	.set CYVAL_CSD_POLARITY_SEL_IDACB_POL, 0x00000001
 3475              	.set CYVAL_CSD_POLARITY_SEL_DUAL_POL, 0x00000002
 3476              	.set CYFLD_CSD_CMP_PHASE__OFFSET, 0x00000008
 3477              	.set CYFLD_CSD_CMP_PHASE__SIZE, 0x00000002
 3478              	.set CYVAL_CSD_CMP_PHASE_FULL, 0x00000000
 3479              	.set CYVAL_CSD_CMP_PHASE_PHI1, 0x00000001
 3480              	.set CYVAL_CSD_CMP_PHASE_PHI2, 0x00000002
 3481              	.set CYVAL_CSD_CMP_PHASE_PHI1_2, 0x00000003
 3482              	.set CYFLD_CSD_CMP_MODE__OFFSET, 0x0000001c
 3483              	.set CYFLD_CSD_CMP_MODE__SIZE, 0x00000001
 3484              	.set CYVAL_CSD_CMP_MODE_CSD, 0x00000000
 3485              	.set CYVAL_CSD_CMP_MODE_GP, 0x00000001
 3486              	.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001d
 3487              	.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
 3488              	.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
 3489              	.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
 3490              	.set CYREG_CSD_IDACA, 0x402901c0
 3491              	.set CYFLD_CSD_VAL__OFFSET, 0x00000000
 3492              	.set CYFLD_CSD_VAL__SIZE, 0x00000007
 3493              	.set CYFLD_CSD_POL_DYN__OFFSET, 0x00000007
 3494              	.set CYFLD_CSD_POL_DYN__SIZE, 0x00000001
 3495              	.set CYVAL_CSD_POL_DYN_STATIC, 0x00000000
 3496              	.set CYVAL_CSD_POL_DYN_DYNAMIC, 0x00000001
 3497              	.set CYFLD_CSD_POLARITY__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 3498              	.set CYFLD_CSD_POLARITY__SIZE, 0x00000002
 3499              	.set CYVAL_CSD_POLARITY_VSSA_SRC, 0x00000000
 3500              	.set CYVAL_CSD_POLARITY_VDDA_SNK, 0x00000001
 3501              	.set CYVAL_CSD_POLARITY_SENSE, 0x00000002
 3502              	.set CYVAL_CSD_POLARITY_SENSE_INV, 0x00000003
 3503              	.set CYFLD_CSD_BAL_MODE__OFFSET, 0x0000000a
 3504              	.set CYFLD_CSD_BAL_MODE__SIZE, 0x00000002
 3505              	.set CYVAL_CSD_BAL_MODE_FULL, 0x00000000
 3506              	.set CYVAL_CSD_BAL_MODE_PHI1, 0x00000001
 3507              	.set CYVAL_CSD_BAL_MODE_PHI2, 0x00000002
 3508              	.set CYVAL_CSD_BAL_MODE_PHI1_2, 0x00000003
 3509              	.set CYFLD_CSD_LEG1_MODE__OFFSET, 0x00000010
 3510              	.set CYFLD_CSD_LEG1_MODE__SIZE, 0x00000002
 3511              	.set CYVAL_CSD_LEG1_MODE_GP_STATIC, 0x00000000
 3512              	.set CYVAL_CSD_LEG1_MODE_GP, 0x00000001
 3513              	.set CYVAL_CSD_LEG1_MODE_CSD_STATIC, 0x00000002
 3514              	.set CYVAL_CSD_LEG1_MODE_CSD, 0x00000003
 3515              	.set CYFLD_CSD_LEG2_MODE__OFFSET, 0x00000012
 3516              	.set CYFLD_CSD_LEG2_MODE__SIZE, 0x00000002
 3517              	.set CYVAL_CSD_LEG2_MODE_GP_STATIC, 0x00000000
 3518              	.set CYVAL_CSD_LEG2_MODE_GP, 0x00000001
 3519              	.set CYVAL_CSD_LEG2_MODE_CSD_STATIC, 0x00000002
 3520              	.set CYVAL_CSD_LEG2_MODE_CSD, 0x00000003
 3521              	.set CYFLD_CSD_DSI_CTRL_EN__OFFSET, 0x00000015
 3522              	.set CYFLD_CSD_DSI_CTRL_EN__SIZE, 0x00000001
 3523              	.set CYFLD_CSD_RANGE__OFFSET, 0x00000016
 3524              	.set CYFLD_CSD_RANGE__SIZE, 0x00000002
 3525              	.set CYVAL_CSD_RANGE_IDAC_LO, 0x00000000
 3526              	.set CYVAL_CSD_RANGE_IDAC_MED, 0x00000001
 3527              	.set CYVAL_CSD_RANGE_IDAC_HI, 0x00000002
 3528              	.set CYVAL_CSD_RANGE_IDAC_MED2, 0x00000003
 3529              	.set CYFLD_CSD_LEG1_EN__OFFSET, 0x00000018
 3530              	.set CYFLD_CSD_LEG1_EN__SIZE, 0x00000001
 3531              	.set CYFLD_CSD_LEG2_EN__OFFSET, 0x00000019
 3532              	.set CYFLD_CSD_LEG2_EN__SIZE, 0x00000001
 3533              	.set CYREG_CSD_IDACB, 0x402901c4
 3534              	.set CYFLD_CSD_LEG3_EN__OFFSET, 0x0000001a
 3535              	.set CYFLD_CSD_LEG3_EN__SIZE, 0x00000001
 3536              	.set CYREG_CSD_SW_RES, 0x402901f0
 3537              	.set CYFLD_CSD_RES_HCAV__OFFSET, 0x00000000
 3538              	.set CYFLD_CSD_RES_HCAV__SIZE, 0x00000002
 3539              	.set CYVAL_CSD_RES_HCAV_LOW, 0x00000000
 3540              	.set CYVAL_CSD_RES_HCAV_MED, 0x00000001
 3541              	.set CYVAL_CSD_RES_HCAV_HIGH, 0x00000002
 3542              	.set CYVAL_CSD_RES_HCAV_LOWEMI, 0x00000003
 3543              	.set CYFLD_CSD_RES_HCAG__OFFSET, 0x00000002
 3544              	.set CYFLD_CSD_RES_HCAG__SIZE, 0x00000002
 3545              	.set CYFLD_CSD_RES_HCBV__OFFSET, 0x00000004
 3546              	.set CYFLD_CSD_RES_HCBV__SIZE, 0x00000002
 3547              	.set CYFLD_CSD_RES_HCBG__OFFSET, 0x00000006
 3548              	.set CYFLD_CSD_RES_HCBG__SIZE, 0x00000002
 3549              	.set CYFLD_CSD_RES_F1PM__OFFSET, 0x00000010
 3550              	.set CYFLD_CSD_RES_F1PM__SIZE, 0x00000002
 3551              	.set CYVAL_CSD_RES_F1PM_LOW, 0x00000000
 3552              	.set CYVAL_CSD_RES_F1PM_MED, 0x00000001
 3553              	.set CYVAL_CSD_RES_F1PM_HIGH, 0x00000002
 3554              	.set CYVAL_CSD_RES_F1PM_RESERVED, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 3555              	.set CYFLD_CSD_RES_F2PT__OFFSET, 0x00000012
 3556              	.set CYFLD_CSD_RES_F2PT__SIZE, 0x00000002
 3557              	.set CYREG_CSD_SENSE_PERIOD, 0x40290200
 3558              	.set CYFLD_CSD_SENSE_DIV__OFFSET, 0x00000000
 3559              	.set CYFLD_CSD_SENSE_DIV__SIZE, 0x0000000c
 3560              	.set CYFLD_CSD_LFSR_SIZE__OFFSET, 0x00000010
 3561              	.set CYFLD_CSD_LFSR_SIZE__SIZE, 0x00000003
 3562              	.set CYVAL_CSD_LFSR_SIZE_OFF, 0x00000000
 3563              	.set CYVAL_CSD_LFSR_SIZE_6B, 0x00000001
 3564              	.set CYVAL_CSD_LFSR_SIZE_7B, 0x00000002
 3565              	.set CYVAL_CSD_LFSR_SIZE_9B, 0x00000003
 3566              	.set CYVAL_CSD_LFSR_SIZE_10B, 0x00000004
 3567              	.set CYVAL_CSD_LFSR_SIZE_8B, 0x00000005
 3568              	.set CYVAL_CSD_LFSR_SIZE_12B, 0x00000006
 3569              	.set CYFLD_CSD_LFSR_SCALE__OFFSET, 0x00000014
 3570              	.set CYFLD_CSD_LFSR_SCALE__SIZE, 0x00000004
 3571              	.set CYFLD_CSD_LFSR_CLEAR__OFFSET, 0x00000018
 3572              	.set CYFLD_CSD_LFSR_CLEAR__SIZE, 0x00000001
 3573              	.set CYFLD_CSD_SEL_LFSR_MSB__OFFSET, 0x00000019
 3574              	.set CYFLD_CSD_SEL_LFSR_MSB__SIZE, 0x00000001
 3575              	.set CYFLD_CSD_LFSR_BITS__OFFSET, 0x0000001a
 3576              	.set CYFLD_CSD_LFSR_BITS__SIZE, 0x00000002
 3577              	.set CYVAL_CSD_LFSR_BITS_2B, 0x00000000
 3578              	.set CYVAL_CSD_LFSR_BITS_3B, 0x00000001
 3579              	.set CYVAL_CSD_LFSR_BITS_4B, 0x00000002
 3580              	.set CYVAL_CSD_LFSR_BITS_5B, 0x00000003
 3581              	.set CYREG_CSD_SENSE_DUTY, 0x40290204
 3582              	.set CYFLD_CSD_SENSE_WIDTH__OFFSET, 0x00000000
 3583              	.set CYFLD_CSD_SENSE_WIDTH__SIZE, 0x0000000c
 3584              	.set CYFLD_CSD_SENSE_POL__OFFSET, 0x00000010
 3585              	.set CYFLD_CSD_SENSE_POL__SIZE, 0x00000001
 3586              	.set CYFLD_CSD_OVERLAP_PHI1__OFFSET, 0x00000012
 3587              	.set CYFLD_CSD_OVERLAP_PHI1__SIZE, 0x00000001
 3588              	.set CYFLD_CSD_OVERLAP_PHI2__OFFSET, 0x00000013
 3589              	.set CYFLD_CSD_OVERLAP_PHI2__SIZE, 0x00000001
 3590              	.set CYREG_CSD_SW_HS_P_SEL, 0x40290280
 3591              	.set CYFLD_CSD_SW_HMPM__OFFSET, 0x00000000
 3592              	.set CYFLD_CSD_SW_HMPM__SIZE, 0x00000001
 3593              	.set CYFLD_CSD_SW_HMPT__OFFSET, 0x00000004
 3594              	.set CYFLD_CSD_SW_HMPT__SIZE, 0x00000001
 3595              	.set CYFLD_CSD_SW_HMPS__OFFSET, 0x00000008
 3596              	.set CYFLD_CSD_SW_HMPS__SIZE, 0x00000001
 3597              	.set CYFLD_CSD_SW_HMMA__OFFSET, 0x0000000c
 3598              	.set CYFLD_CSD_SW_HMMA__SIZE, 0x00000001
 3599              	.set CYFLD_CSD_SW_HMMB__OFFSET, 0x00000010
 3600              	.set CYFLD_CSD_SW_HMMB__SIZE, 0x00000001
 3601              	.set CYFLD_CSD_SW_HMCA__OFFSET, 0x00000014
 3602              	.set CYFLD_CSD_SW_HMCA__SIZE, 0x00000001
 3603              	.set CYFLD_CSD_SW_HMCB__OFFSET, 0x00000018
 3604              	.set CYFLD_CSD_SW_HMCB__SIZE, 0x00000001
 3605              	.set CYFLD_CSD_SW_HMRH__OFFSET, 0x0000001c
 3606              	.set CYFLD_CSD_SW_HMRH__SIZE, 0x00000001
 3607              	.set CYREG_CSD_SW_HS_N_SEL, 0x40290284
 3608              	.set CYFLD_CSD_SW_HCCC__OFFSET, 0x00000010
 3609              	.set CYFLD_CSD_SW_HCCC__SIZE, 0x00000001
 3610              	.set CYFLD_CSD_SW_HCCD__OFFSET, 0x00000014
 3611              	.set CYFLD_CSD_SW_HCCD__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


 3612              	.set CYFLD_CSD_SW_HCRH__OFFSET, 0x00000018
 3613              	.set CYFLD_CSD_SW_HCRH__SIZE, 0x00000003
 3614              	.set CYFLD_CSD_SW_HCRL__OFFSET, 0x0000001c
 3615              	.set CYFLD_CSD_SW_HCRL__SIZE, 0x00000003
 3616              	.set CYREG_CSD_SW_SHIELD_SEL, 0x40290288
 3617              	.set CYFLD_CSD_SW_HCAV__OFFSET, 0x00000000
 3618              	.set CYFLD_CSD_SW_HCAV__SIZE, 0x00000003
 3619              	.set CYFLD_CSD_SW_HCAG__OFFSET, 0x00000004
 3620              	.set CYFLD_CSD_SW_HCAG__SIZE, 0x00000003
 3621              	.set CYFLD_CSD_SW_HCBV__OFFSET, 0x00000008
 3622              	.set CYFLD_CSD_SW_HCBV__SIZE, 0x00000003
 3623              	.set CYFLD_CSD_SW_HCBG__OFFSET, 0x0000000c
 3624              	.set CYFLD_CSD_SW_HCBG__SIZE, 0x00000003
 3625              	.set CYFLD_CSD_SW_HCCV__OFFSET, 0x00000010
 3626              	.set CYFLD_CSD_SW_HCCV__SIZE, 0x00000001
 3627              	.set CYFLD_CSD_SW_HCCG__OFFSET, 0x00000014
 3628              	.set CYFLD_CSD_SW_HCCG__SIZE, 0x00000001
 3629              	.set CYREG_CSD_SW_HS_P_SEL1, 0x4029028c
 3630              	.set CYFLD_CSD_SW_HMRE__OFFSET, 0x00000000
 3631              	.set CYFLD_CSD_SW_HMRE__SIZE, 0x00000001
 3632              	.set CYREG_CSD_SW_AMUXBUF_SEL, 0x40290290
 3633              	.set CYFLD_CSD_SW_IRBY__OFFSET, 0x00000004
 3634              	.set CYFLD_CSD_SW_IRBY__SIZE, 0x00000001
 3635              	.set CYFLD_CSD_SW_IRLB__OFFSET, 0x00000008
 3636              	.set CYFLD_CSD_SW_IRLB__SIZE, 0x00000001
 3637              	.set CYFLD_CSD_SW_ICA__OFFSET, 0x0000000c
 3638              	.set CYFLD_CSD_SW_ICA__SIZE, 0x00000001
 3639              	.set CYFLD_CSD_SW_ICB__OFFSET, 0x00000010
 3640              	.set CYFLD_CSD_SW_ICB__SIZE, 0x00000003
 3641              	.set CYFLD_CSD_SW_IRLI__OFFSET, 0x00000014
 3642              	.set CYFLD_CSD_SW_IRLI__SIZE, 0x00000001
 3643              	.set CYFLD_CSD_SW_IRH__OFFSET, 0x00000018
 3644              	.set CYFLD_CSD_SW_IRH__SIZE, 0x00000001
 3645              	.set CYFLD_CSD_SW_IRL__OFFSET, 0x0000001c
 3646              	.set CYFLD_CSD_SW_IRL__SIZE, 0x00000001
 3647              	.set CYREG_CSD_SW_BYP_SEL, 0x40290294
 3648              	.set CYFLD_CSD_SW_BYA__OFFSET, 0x0000000c
 3649              	.set CYFLD_CSD_SW_BYA__SIZE, 0x00000001
 3650              	.set CYFLD_CSD_SW_BYB__OFFSET, 0x00000010
 3651              	.set CYFLD_CSD_SW_BYB__SIZE, 0x00000001
 3652              	.set CYFLD_CSD_SW_CBCC__OFFSET, 0x00000014
 3653              	.set CYFLD_CSD_SW_CBCC__SIZE, 0x00000001
 3654              	.set CYREG_CSD_SW_CMP_P_SEL, 0x402902a0
 3655              	.set CYFLD_CSD_SW_SFPM__OFFSET, 0x00000000
 3656              	.set CYFLD_CSD_SW_SFPM__SIZE, 0x00000003
 3657              	.set CYFLD_CSD_SW_SFPT__OFFSET, 0x00000004
 3658              	.set CYFLD_CSD_SW_SFPT__SIZE, 0x00000003
 3659              	.set CYFLD_CSD_SW_SFPS__OFFSET, 0x00000008
 3660              	.set CYFLD_CSD_SW_SFPS__SIZE, 0x00000003
 3661              	.set CYFLD_CSD_SW_SFMA__OFFSET, 0x0000000c
 3662              	.set CYFLD_CSD_SW_SFMA__SIZE, 0x00000001
 3663              	.set CYFLD_CSD_SW_SFMB__OFFSET, 0x00000010
 3664              	.set CYFLD_CSD_SW_SFMB__SIZE, 0x00000001
 3665              	.set CYFLD_CSD_SW_SFCA__OFFSET, 0x00000014
 3666              	.set CYFLD_CSD_SW_SFCA__SIZE, 0x00000001
 3667              	.set CYFLD_CSD_SW_SFCB__OFFSET, 0x00000018
 3668              	.set CYFLD_CSD_SW_SFCB__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


 3669              	.set CYREG_CSD_SW_CMP_N_SEL, 0x402902a4
 3670              	.set CYFLD_CSD_SW_SCRH__OFFSET, 0x00000018
 3671              	.set CYFLD_CSD_SW_SCRH__SIZE, 0x00000003
 3672              	.set CYFLD_CSD_SW_SCRL__OFFSET, 0x0000001c
 3673              	.set CYFLD_CSD_SW_SCRL__SIZE, 0x00000003
 3674              	.set CYREG_CSD_SW_REFGEN_SEL, 0x402902a8
 3675              	.set CYFLD_CSD_SW_IAIB__OFFSET, 0x00000000
 3676              	.set CYFLD_CSD_SW_IAIB__SIZE, 0x00000001
 3677              	.set CYFLD_CSD_SW_IBCB__OFFSET, 0x00000004
 3678              	.set CYFLD_CSD_SW_IBCB__SIZE, 0x00000001
 3679              	.set CYFLD_CSD_SW_SGMB__OFFSET, 0x00000010
 3680              	.set CYFLD_CSD_SW_SGMB__SIZE, 0x00000001
 3681              	.set CYFLD_CSD_SW_SGRE__OFFSET, 0x00000018
 3682              	.set CYFLD_CSD_SW_SGRE__SIZE, 0x00000001
 3683              	.set CYFLD_CSD_SW_SGR__OFFSET, 0x0000001c
 3684              	.set CYFLD_CSD_SW_SGR__SIZE, 0x00000001
 3685              	.set CYREG_CSD_SW_FW_MOD_SEL, 0x402902b0
 3686              	.set CYFLD_CSD_SW_F1PM__OFFSET, 0x00000000
 3687              	.set CYFLD_CSD_SW_F1PM__SIZE, 0x00000001
 3688              	.set CYFLD_CSD_SW_F1MA__OFFSET, 0x00000008
 3689              	.set CYFLD_CSD_SW_F1MA__SIZE, 0x00000003
 3690              	.set CYFLD_CSD_SW_F1CA__OFFSET, 0x00000010
 3691              	.set CYFLD_CSD_SW_F1CA__SIZE, 0x00000003
 3692              	.set CYFLD_CSD_SW_C1CC__OFFSET, 0x00000014
 3693              	.set CYFLD_CSD_SW_C1CC__SIZE, 0x00000001
 3694              	.set CYFLD_CSD_SW_C1CD__OFFSET, 0x00000018
 3695              	.set CYFLD_CSD_SW_C1CD__SIZE, 0x00000001
 3696              	.set CYFLD_CSD_SW_C1F1__OFFSET, 0x0000001c
 3697              	.set CYFLD_CSD_SW_C1F1__SIZE, 0x00000001
 3698              	.set CYREG_CSD_SW_FW_TANK_SEL, 0x402902b4
 3699              	.set CYFLD_CSD_SW_F2PT__OFFSET, 0x00000004
 3700              	.set CYFLD_CSD_SW_F2PT__SIZE, 0x00000001
 3701              	.set CYFLD_CSD_SW_F2MA__OFFSET, 0x00000008
 3702              	.set CYFLD_CSD_SW_F2MA__SIZE, 0x00000003
 3703              	.set CYFLD_CSD_SW_F2CA__OFFSET, 0x0000000c
 3704              	.set CYFLD_CSD_SW_F2CA__SIZE, 0x00000003
 3705              	.set CYFLD_CSD_SW_F2CB__OFFSET, 0x00000010
 3706              	.set CYFLD_CSD_SW_F2CB__SIZE, 0x00000003
 3707              	.set CYFLD_CSD_SW_C2CC__OFFSET, 0x00000014
 3708              	.set CYFLD_CSD_SW_C2CC__SIZE, 0x00000001
 3709              	.set CYFLD_CSD_SW_C2CD__OFFSET, 0x00000018
 3710              	.set CYFLD_CSD_SW_C2CD__SIZE, 0x00000001
 3711              	.set CYFLD_CSD_SW_C2F2__OFFSET, 0x0000001c
 3712              	.set CYFLD_CSD_SW_C2F2__SIZE, 0x00000001
 3713              	.set CYREG_CSD_SW_DSI_SEL, 0x402902c0
 3714              	.set CYFLD_CSD_DSI_CSH_TANK__OFFSET, 0x00000000
 3715              	.set CYFLD_CSD_DSI_CSH_TANK__SIZE, 0x00000003
 3716              	.set CYFLD_CSD_DSI_CMOD__OFFSET, 0x00000004
 3717              	.set CYFLD_CSD_DSI_CMOD__SIZE, 0x00000003
 3718              	.set CYREG_CSD_SEQ_TIME, 0x40290300
 3719              	.set CYFLD_CSD_AZ_TIME__OFFSET, 0x00000000
 3720              	.set CYFLD_CSD_AZ_TIME__SIZE, 0x00000008
 3721              	.set CYREG_CSD_SEQ_INIT_CNT, 0x40290310
 3722              	.set CYFLD_CSD_CONV_CNT__OFFSET, 0x00000000
 3723              	.set CYFLD_CSD_CONV_CNT__SIZE, 0x00000010
 3724              	.set CYREG_CSD_SEQ_NORM_CNT, 0x40290314
 3725              	.set CYREG_CSD_ADC_CTL, 0x40290320
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 3726              	.set CYFLD_CSD_ADC_TIME__OFFSET, 0x00000000
 3727              	.set CYFLD_CSD_ADC_TIME__SIZE, 0x00000008
 3728              	.set CYFLD_CSD_ADC_MODE__OFFSET, 0x00000010
 3729              	.set CYFLD_CSD_ADC_MODE__SIZE, 0x00000002
 3730              	.set CYVAL_CSD_ADC_MODE_OFF, 0x00000000
 3731              	.set CYVAL_CSD_ADC_MODE_VREF_CNT, 0x00000001
 3732              	.set CYVAL_CSD_ADC_MODE_VREF_BY2_CNT, 0x00000002
 3733              	.set CYVAL_CSD_ADC_MODE_VIN_CNT, 0x00000003
 3734              	.set CYREG_CSD_SEQ_START, 0x40290340
 3735              	.set CYFLD_CSD_START__OFFSET, 0x00000000
 3736              	.set CYFLD_CSD_START__SIZE, 0x00000001
 3737              	.set CYFLD_CSD_SEQ_MODE__OFFSET, 0x00000001
 3738              	.set CYFLD_CSD_SEQ_MODE__SIZE, 0x00000001
 3739              	.set CYFLD_CSD_ABORT__OFFSET, 0x00000003
 3740              	.set CYFLD_CSD_ABORT__SIZE, 0x00000001
 3741              	.set CYFLD_CSD_DSI_START_EN__OFFSET, 0x00000004
 3742              	.set CYFLD_CSD_DSI_START_EN__SIZE, 0x00000001
 3743              	.set CYFLD_CSD_AZ0_SKIP__OFFSET, 0x00000008
 3744              	.set CYFLD_CSD_AZ0_SKIP__SIZE, 0x00000001
 3745              	.set CYFLD_CSD_AZ1_SKIP__OFFSET, 0x00000009
 3746              	.set CYFLD_CSD_AZ1_SKIP__SIZE, 0x00000001
 3747              	.set CYDEV_LCD_BASE, 0x402a0000
 3748              	.set CYDEV_LCD_SIZE, 0x00010000
 3749              	.set CYREG_LCD_ID, 0x402a0000
 3750              	.set CYFLD_LCD_ID__OFFSET, 0x00000000
 3751              	.set CYFLD_LCD_ID__SIZE, 0x00000010
 3752              	.set CYFLD_LCD_REVISION__OFFSET, 0x00000010
 3753              	.set CYFLD_LCD_REVISION__SIZE, 0x00000010
 3754              	.set CYREG_LCD_DIVIDER, 0x402a0004
 3755              	.set CYFLD_LCD_SUBFR_DIV__OFFSET, 0x00000000
 3756              	.set CYFLD_LCD_SUBFR_DIV__SIZE, 0x00000010
 3757              	.set CYFLD_LCD_DEAD_DIV__OFFSET, 0x00000010
 3758              	.set CYFLD_LCD_DEAD_DIV__SIZE, 0x00000010
 3759              	.set CYREG_LCD_CONTROL, 0x402a0008
 3760              	.set CYFLD_LCD_LS_EN__OFFSET, 0x00000000
 3761              	.set CYFLD_LCD_LS_EN__SIZE, 0x00000001
 3762              	.set CYFLD_LCD_HS_EN__OFFSET, 0x00000001
 3763              	.set CYFLD_LCD_HS_EN__SIZE, 0x00000001
 3764              	.set CYFLD_LCD_LCD_MODE__OFFSET, 0x00000002
 3765              	.set CYFLD_LCD_LCD_MODE__SIZE, 0x00000001
 3766              	.set CYVAL_LCD_LCD_MODE_LS, 0x00000000
 3767              	.set CYVAL_LCD_LCD_MODE_HS, 0x00000001
 3768              	.set CYFLD_LCD_TYPE__OFFSET, 0x00000003
 3769              	.set CYFLD_LCD_TYPE__SIZE, 0x00000001
 3770              	.set CYVAL_LCD_TYPE_TYPE_A, 0x00000000
 3771              	.set CYVAL_LCD_TYPE_TYPE_B, 0x00000001
 3772              	.set CYFLD_LCD_OP_MODE__OFFSET, 0x00000004
 3773              	.set CYFLD_LCD_OP_MODE__SIZE, 0x00000001
 3774              	.set CYVAL_LCD_OP_MODE_PWM, 0x00000000
 3775              	.set CYVAL_LCD_OP_MODE_CORRELATION, 0x00000001
 3776              	.set CYFLD_LCD_BIAS__OFFSET, 0x00000005
 3777              	.set CYFLD_LCD_BIAS__SIZE, 0x00000002
 3778              	.set CYVAL_LCD_BIAS_HALF, 0x00000000
 3779              	.set CYVAL_LCD_BIAS_THIRD, 0x00000001
 3780              	.set CYVAL_LCD_BIAS_FOURTH, 0x00000002
 3781              	.set CYVAL_LCD_BIAS_FIFTH, 0x00000003
 3782              	.set CYFLD_LCD_COM_NUM__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 3783              	.set CYFLD_LCD_COM_NUM__SIZE, 0x00000004
 3784              	.set CYFLD_LCD_LS_EN_STAT__OFFSET, 0x0000001f
 3785              	.set CYFLD_LCD_LS_EN_STAT__SIZE, 0x00000001
 3786              	.set CYREG_LCD_DATA00, 0x402a0100
 3787              	.set CYFLD_LCD_DATA__OFFSET, 0x00000000
 3788              	.set CYFLD_LCD_DATA__SIZE, 0x00000020
 3789              	.set CYREG_LCD_DATA01, 0x402a0104
 3790              	.set CYREG_LCD_DATA02, 0x402a0108
 3791              	.set CYREG_LCD_DATA03, 0x402a010c
 3792              	.set CYREG_LCD_DATA04, 0x402a0110
 3793              	.set CYREG_LCD_DATA05, 0x402a0114
 3794              	.set CYREG_LCD_DATA06, 0x402a0118
 3795              	.set CYREG_LCD_DATA07, 0x402a011c
 3796              	.set CYREG_LCD_DATA10, 0x402a0200
 3797              	.set CYREG_LCD_DATA11, 0x402a0204
 3798              	.set CYREG_LCD_DATA12, 0x402a0208
 3799              	.set CYREG_LCD_DATA13, 0x402a020c
 3800              	.set CYREG_LCD_DATA14, 0x402a0210
 3801              	.set CYREG_LCD_DATA15, 0x402a0214
 3802              	.set CYREG_LCD_DATA16, 0x402a0218
 3803              	.set CYREG_LCD_DATA17, 0x402a021c
 3804              	.set CYDEV_LPCOMP_BASE, 0x402b0000
 3805              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 3806              	.set CYREG_LPCOMP_ID, 0x402b0000
 3807              	.set CYFLD_LPCOMP_ID__OFFSET, 0x00000000
 3808              	.set CYFLD_LPCOMP_ID__SIZE, 0x00000010
 3809              	.set CYFLD_LPCOMP_REVISION__OFFSET, 0x00000010
 3810              	.set CYFLD_LPCOMP_REVISION__SIZE, 0x00000010
 3811              	.set CYREG_LPCOMP_CONFIG, 0x402b0004
 3812              	.set CYFLD_LPCOMP_MODE1__OFFSET, 0x00000000
 3813              	.set CYFLD_LPCOMP_MODE1__SIZE, 0x00000002
 3814              	.set CYVAL_LPCOMP_MODE1_SLOW, 0x00000000
 3815              	.set CYVAL_LPCOMP_MODE1_FAST, 0x00000001
 3816              	.set CYVAL_LPCOMP_MODE1_ULP, 0x00000002
 3817              	.set CYFLD_LPCOMP_HYST1__OFFSET, 0x00000002
 3818              	.set CYFLD_LPCOMP_HYST1__SIZE, 0x00000001
 3819              	.set CYFLD_LPCOMP_FILTER1__OFFSET, 0x00000003
 3820              	.set CYFLD_LPCOMP_FILTER1__SIZE, 0x00000001
 3821              	.set CYFLD_LPCOMP_INTTYPE1__OFFSET, 0x00000004
 3822              	.set CYFLD_LPCOMP_INTTYPE1__SIZE, 0x00000002
 3823              	.set CYVAL_LPCOMP_INTTYPE1_DISABLE, 0x00000000
 3824              	.set CYVAL_LPCOMP_INTTYPE1_RISING, 0x00000001
 3825              	.set CYVAL_LPCOMP_INTTYPE1_FALLING, 0x00000002
 3826              	.set CYVAL_LPCOMP_INTTYPE1_BOTH, 0x00000003
 3827              	.set CYFLD_LPCOMP_OUT1__OFFSET, 0x00000006
 3828              	.set CYFLD_LPCOMP_OUT1__SIZE, 0x00000001
 3829              	.set CYFLD_LPCOMP_ENABLE1__OFFSET, 0x00000007
 3830              	.set CYFLD_LPCOMP_ENABLE1__SIZE, 0x00000001
 3831              	.set CYFLD_LPCOMP_MODE2__OFFSET, 0x00000008
 3832              	.set CYFLD_LPCOMP_MODE2__SIZE, 0x00000002
 3833              	.set CYVAL_LPCOMP_MODE2_SLOW, 0x00000000
 3834              	.set CYVAL_LPCOMP_MODE2_FAST, 0x00000001
 3835              	.set CYVAL_LPCOMP_MODE2_ULP, 0x00000002
 3836              	.set CYFLD_LPCOMP_HYST2__OFFSET, 0x0000000a
 3837              	.set CYFLD_LPCOMP_HYST2__SIZE, 0x00000001
 3838              	.set CYFLD_LPCOMP_FILTER2__OFFSET, 0x0000000b
 3839              	.set CYFLD_LPCOMP_FILTER2__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 3840              	.set CYFLD_LPCOMP_INTTYPE2__OFFSET, 0x0000000c
 3841              	.set CYFLD_LPCOMP_INTTYPE2__SIZE, 0x00000002
 3842              	.set CYVAL_LPCOMP_INTTYPE2_DISABLE, 0x00000000
 3843              	.set CYVAL_LPCOMP_INTTYPE2_RISING, 0x00000001
 3844              	.set CYVAL_LPCOMP_INTTYPE2_FALLING, 0x00000002
 3845              	.set CYVAL_LPCOMP_INTTYPE2_BOTH, 0x00000003
 3846              	.set CYFLD_LPCOMP_OUT2__OFFSET, 0x0000000e
 3847              	.set CYFLD_LPCOMP_OUT2__SIZE, 0x00000001
 3848              	.set CYFLD_LPCOMP_ENABLE2__OFFSET, 0x0000000f
 3849              	.set CYFLD_LPCOMP_ENABLE2__SIZE, 0x00000001
 3850              	.set CYFLD_LPCOMP_DSI_BYPASS1__OFFSET, 0x00000010
 3851              	.set CYFLD_LPCOMP_DSI_BYPASS1__SIZE, 0x00000001
 3852              	.set CYFLD_LPCOMP_DSI_LEVEL1__OFFSET, 0x00000011
 3853              	.set CYFLD_LPCOMP_DSI_LEVEL1__SIZE, 0x00000001
 3854              	.set CYFLD_LPCOMP_DSI_BYPASS2__OFFSET, 0x00000014
 3855              	.set CYFLD_LPCOMP_DSI_BYPASS2__SIZE, 0x00000001
 3856              	.set CYFLD_LPCOMP_DSI_LEVEL2__OFFSET, 0x00000015
 3857              	.set CYFLD_LPCOMP_DSI_LEVEL2__SIZE, 0x00000001
 3858              	.set CYREG_LPCOMP_DFT, 0x402b0008
 3859              	.set CYFLD_LPCOMP_CAL_EN__OFFSET, 0x00000000
 3860              	.set CYFLD_LPCOMP_CAL_EN__SIZE, 0x00000001
 3861              	.set CYFLD_LPCOMP_BYPASS__OFFSET, 0x00000001
 3862              	.set CYFLD_LPCOMP_BYPASS__SIZE, 0x00000001
 3863              	.set CYREG_LPCOMP_INTR, 0x402b0010
 3864              	.set CYFLD_LPCOMP_COMP1__OFFSET, 0x00000000
 3865              	.set CYFLD_LPCOMP_COMP1__SIZE, 0x00000001
 3866              	.set CYFLD_LPCOMP_COMP2__OFFSET, 0x00000001
 3867              	.set CYFLD_LPCOMP_COMP2__SIZE, 0x00000001
 3868              	.set CYREG_LPCOMP_INTR_SET, 0x402b0014
 3869              	.set CYREG_LPCOMP_INTR_MASK, 0x402b0018
 3870              	.set CYFLD_LPCOMP_COMP1_MASK__OFFSET, 0x00000000
 3871              	.set CYFLD_LPCOMP_COMP1_MASK__SIZE, 0x00000001
 3872              	.set CYFLD_LPCOMP_COMP2_MASK__OFFSET, 0x00000001
 3873              	.set CYFLD_LPCOMP_COMP2_MASK__SIZE, 0x00000001
 3874              	.set CYREG_LPCOMP_INTR_MASKED, 0x402b001c
 3875              	.set CYFLD_LPCOMP_COMP1_MASKED__OFFSET, 0x00000000
 3876              	.set CYFLD_LPCOMP_COMP1_MASKED__SIZE, 0x00000001
 3877              	.set CYFLD_LPCOMP_COMP2_MASKED__OFFSET, 0x00000001
 3878              	.set CYFLD_LPCOMP_COMP2_MASKED__SIZE, 0x00000001
 3879              	.set CYREG_LPCOMP_TRIM1, 0x402bff00
 3880              	.set CYFLD_LPCOMP_COMP1_TRIMA__OFFSET, 0x00000000
 3881              	.set CYFLD_LPCOMP_COMP1_TRIMA__SIZE, 0x00000005
 3882              	.set CYREG_LPCOMP_TRIM2, 0x402bff04
 3883              	.set CYFLD_LPCOMP_COMP1_TRIMB__OFFSET, 0x00000000
 3884              	.set CYFLD_LPCOMP_COMP1_TRIMB__SIZE, 0x00000005
 3885              	.set CYREG_LPCOMP_TRIM3, 0x402bff08
 3886              	.set CYFLD_LPCOMP_COMP2_TRIMA__OFFSET, 0x00000000
 3887              	.set CYFLD_LPCOMP_COMP2_TRIMA__SIZE, 0x00000005
 3888              	.set CYREG_LPCOMP_TRIM4, 0x402bff0c
 3889              	.set CYFLD_LPCOMP_COMP2_TRIMB__OFFSET, 0x00000000
 3890              	.set CYFLD_LPCOMP_COMP2_TRIMB__SIZE, 0x00000005
 3891              	.set CYDEV_CRYPTO_BASE, 0x402c0000
 3892              	.set CYDEV_CRYPTO_SIZE, 0x00010000
 3893              	.set CYREG_CRYPTO_CTL, 0x402c0000
 3894              	.set CYFLD_CRYPTO_OPCODE__OFFSET, 0x00000000
 3895              	.set CYFLD_CRYPTO_OPCODE__SIZE, 0x00000005
 3896              	.set CYVAL_CRYPTO_OPCODE_AES_FORWARD, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 3897              	.set CYVAL_CRYPTO_OPCODE_AES_INVERSE, 0x00000001
 3898              	.set CYVAL_CRYPTO_OPCODE_SHA, 0x00000010
 3899              	.set CYVAL_CRYPTO_OPCODE_CRC, 0x00000018
 3900              	.set CYFLD_CRYPTO_ENABLED__OFFSET, 0x0000001f
 3901              	.set CYFLD_CRYPTO_ENABLED__SIZE, 0x00000001
 3902              	.set CYREG_CRYPTO_STATUS, 0x402c0004
 3903              	.set CYFLD_CRYPTO_BUSY__OFFSET, 0x00000000
 3904              	.set CYFLD_CRYPTO_BUSY__SIZE, 0x00000001
 3905              	.set CYREG_CRYPTO_CMD, 0x402c0008
 3906              	.set CYFLD_CRYPTO_START__OFFSET, 0x00000000
 3907              	.set CYFLD_CRYPTO_START__SIZE, 0x00000001
 3908              	.set CYREG_CRYPTO_TR_CTL0, 0x402c0280
 3909              	.set CYFLD_CRYPTO_SAMPLE_CLOCK_DIV__OFFSET, 0x00000000
 3910              	.set CYFLD_CRYPTO_SAMPLE_CLOCK_DIV__SIZE, 0x00000008
 3911              	.set CYFLD_CRYPTO_RED_CLOCK_DIV__OFFSET, 0x00000008
 3912              	.set CYFLD_CRYPTO_RED_CLOCK_DIV__SIZE, 0x00000008
 3913              	.set CYFLD_CRYPTO_INIT_DELAY__OFFSET, 0x00000010
 3914              	.set CYFLD_CRYPTO_INIT_DELAY__SIZE, 0x00000008
 3915              	.set CYFLD_CRYPTO_VON_NEUMANN_CORR__OFFSET, 0x00000018
 3916              	.set CYFLD_CRYPTO_VON_NEUMANN_CORR__SIZE, 0x00000001
 3917              	.set CYFLD_CRYPTO_STOP_ON_AP_DETECT__OFFSET, 0x0000001c
 3918              	.set CYFLD_CRYPTO_STOP_ON_AP_DETECT__SIZE, 0x00000001
 3919              	.set CYFLD_CRYPTO_STOP_ON_RC_DETECT__OFFSET, 0x0000001d
 3920              	.set CYFLD_CRYPTO_STOP_ON_RC_DETECT__SIZE, 0x00000001
 3921              	.set CYREG_CRYPTO_TR_CTL1, 0x402c0284
 3922              	.set CYFLD_CRYPTO_DATA_BIT_SIZE__OFFSET, 0x00000000
 3923              	.set CYFLD_CRYPTO_DATA_BIT_SIZE__SIZE, 0x00000006
 3924              	.set CYREG_CRYPTO_TR_RESULT0, 0x402c0288
 3925              	.set CYFLD_CRYPTO_DATA32__OFFSET, 0x00000000
 3926              	.set CYFLD_CRYPTO_DATA32__SIZE, 0x00000020
 3927              	.set CYREG_CRYPTO_TR_RESULT1, 0x402c028c
 3928              	.set CYREG_CRYPTO_TR_CMD, 0x402c0290
 3929              	.set CYFLD_CRYPTO_START_RO11__OFFSET, 0x00000000
 3930              	.set CYFLD_CRYPTO_START_RO11__SIZE, 0x00000001
 3931              	.set CYFLD_CRYPTO_START_RO15__OFFSET, 0x00000001
 3932              	.set CYFLD_CRYPTO_START_RO15__SIZE, 0x00000001
 3933              	.set CYFLD_CRYPTO_START_GARO15__OFFSET, 0x00000002
 3934              	.set CYFLD_CRYPTO_START_GARO15__SIZE, 0x00000001
 3935              	.set CYFLD_CRYPTO_START_GARO31__OFFSET, 0x00000003
 3936              	.set CYFLD_CRYPTO_START_GARO31__SIZE, 0x00000001
 3937              	.set CYFLD_CRYPTO_START_FIRO15__OFFSET, 0x00000004
 3938              	.set CYFLD_CRYPTO_START_FIRO15__SIZE, 0x00000001
 3939              	.set CYFLD_CRYPTO_START_FIRO31__OFFSET, 0x00000005
 3940              	.set CYFLD_CRYPTO_START_FIRO31__SIZE, 0x00000001
 3941              	.set CYREG_CRYPTO_TR_GARO_CTL, 0x402c02a0
 3942              	.set CYFLD_CRYPTO_POLYNOMIAL31__OFFSET, 0x00000000
 3943              	.set CYFLD_CRYPTO_POLYNOMIAL31__SIZE, 0x0000001f
 3944              	.set CYREG_CRYPTO_TR_FIRO_CTL, 0x402c02a4
 3945              	.set CYREG_CRYPTO_TR_MON_CTL, 0x402c02c0
 3946              	.set CYFLD_CRYPTO_BITSTREAM_SEL__OFFSET, 0x00000000
 3947              	.set CYFLD_CRYPTO_BITSTREAM_SEL__SIZE, 0x00000002
 3948              	.set CYREG_CRYPTO_TR_MON_CMD, 0x402c02c8
 3949              	.set CYFLD_CRYPTO_START_AP__OFFSET, 0x00000000
 3950              	.set CYFLD_CRYPTO_START_AP__SIZE, 0x00000001
 3951              	.set CYFLD_CRYPTO_START_RC__OFFSET, 0x00000001
 3952              	.set CYFLD_CRYPTO_START_RC__SIZE, 0x00000001
 3953              	.set CYREG_CRYPTO_TR_MON_RC_CTL, 0x402c02d0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 3954              	.set CYFLD_CRYPTO_CUTOFF_COUNT8__OFFSET, 0x00000000
 3955              	.set CYFLD_CRYPTO_CUTOFF_COUNT8__SIZE, 0x00000008
 3956              	.set CYREG_CRYPTO_TR_MON_RC_STATUS0, 0x402c02d8
 3957              	.set CYFLD_CRYPTO_BIT__OFFSET, 0x00000000
 3958              	.set CYFLD_CRYPTO_BIT__SIZE, 0x00000001
 3959              	.set CYREG_CRYPTO_TR_MON_RC_STATUS1, 0x402c02dc
 3960              	.set CYFLD_CRYPTO_REP_COUNT__OFFSET, 0x00000000
 3961              	.set CYFLD_CRYPTO_REP_COUNT__SIZE, 0x00000008
 3962              	.set CYREG_CRYPTO_TR_MON_AP_CTL, 0x402c02e0
 3963              	.set CYFLD_CRYPTO_CUTOFF_COUNT16__OFFSET, 0x00000000
 3964              	.set CYFLD_CRYPTO_CUTOFF_COUNT16__SIZE, 0x00000010
 3965              	.set CYFLD_CRYPTO_WINDOW_SIZE__OFFSET, 0x00000010
 3966              	.set CYFLD_CRYPTO_WINDOW_SIZE__SIZE, 0x00000010
 3967              	.set CYREG_CRYPTO_TR_MON_AP_STATUS0, 0x402c02e8
 3968              	.set CYREG_CRYPTO_TR_MON_AP_STATUS1, 0x402c02ec
 3969              	.set CYFLD_CRYPTO_OCC_COUNT__OFFSET, 0x00000000
 3970              	.set CYFLD_CRYPTO_OCC_COUNT__SIZE, 0x00000010
 3971              	.set CYFLD_CRYPTO_WINDOW_INDEX__OFFSET, 0x00000010
 3972              	.set CYFLD_CRYPTO_WINDOW_INDEX__SIZE, 0x00000010
 3973              	.set CYREG_CRYPTO_INTR, 0x402c07c0
 3974              	.set CYFLD_CRYPTO_DONE__OFFSET, 0x00000000
 3975              	.set CYFLD_CRYPTO_DONE__SIZE, 0x00000001
 3976              	.set CYFLD_CRYPTO_ACCESS_ERROR__OFFSET, 0x00000001
 3977              	.set CYFLD_CRYPTO_ACCESS_ERROR__SIZE, 0x00000001
 3978              	.set CYFLD_CRYPTO_TR_INITIALIZED__OFFSET, 0x00000006
 3979              	.set CYFLD_CRYPTO_TR_INITIALIZED__SIZE, 0x00000001
 3980              	.set CYFLD_CRYPTO_TR_DATA_AVAILABLE__OFFSET, 0x00000007
 3981              	.set CYFLD_CRYPTO_TR_DATA_AVAILABLE__SIZE, 0x00000001
 3982              	.set CYFLD_CRYPTO_TR_AP_DETECT__OFFSET, 0x00000008
 3983              	.set CYFLD_CRYPTO_TR_AP_DETECT__SIZE, 0x00000001
 3984              	.set CYFLD_CRYPTO_TR_RC_DETECT__OFFSET, 0x00000009
 3985              	.set CYFLD_CRYPTO_TR_RC_DETECT__SIZE, 0x00000001
 3986              	.set CYREG_CRYPTO_INTR_SET, 0x402c07c4
 3987              	.set CYREG_CRYPTO_INTR_MASK, 0x402c07c8
 3988              	.set CYREG_CRYPTO_INTR_MASKED, 0x402c07cc
 3989              	.set CYREG_CRYPTO_MEM_BUFF0, 0x402c0800
 3990              	.set CYREG_CRYPTO_MEM_BUFF1, 0x402c0804
 3991              	.set CYREG_CRYPTO_MEM_BUFF2, 0x402c0808
 3992              	.set CYREG_CRYPTO_MEM_BUFF3, 0x402c080c
 3993              	.set CYREG_CRYPTO_MEM_BUFF4, 0x402c0810
 3994              	.set CYREG_CRYPTO_MEM_BUFF5, 0x402c0814
 3995              	.set CYREG_CRYPTO_MEM_BUFF6, 0x402c0818
 3996              	.set CYREG_CRYPTO_MEM_BUFF7, 0x402c081c
 3997              	.set CYREG_CRYPTO_MEM_BUFF8, 0x402c0820
 3998              	.set CYREG_CRYPTO_MEM_BUFF9, 0x402c0824
 3999              	.set CYREG_CRYPTO_MEM_BUFF10, 0x402c0828
 4000              	.set CYREG_CRYPTO_MEM_BUFF11, 0x402c082c
 4001              	.set CYREG_CRYPTO_MEM_BUFF12, 0x402c0830
 4002              	.set CYREG_CRYPTO_MEM_BUFF13, 0x402c0834
 4003              	.set CYREG_CRYPTO_MEM_BUFF14, 0x402c0838
 4004              	.set CYREG_CRYPTO_MEM_BUFF15, 0x402c083c
 4005              	.set CYREG_CRYPTO_MEM_BUFF16, 0x402c0840
 4006              	.set CYREG_CRYPTO_MEM_BUFF17, 0x402c0844
 4007              	.set CYREG_CRYPTO_MEM_BUFF18, 0x402c0848
 4008              	.set CYREG_CRYPTO_MEM_BUFF19, 0x402c084c
 4009              	.set CYREG_CRYPTO_MEM_BUFF20, 0x402c0850
 4010              	.set CYREG_CRYPTO_MEM_BUFF21, 0x402c0854
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 4011              	.set CYREG_CRYPTO_MEM_BUFF22, 0x402c0858
 4012              	.set CYREG_CRYPTO_MEM_BUFF23, 0x402c085c
 4013              	.set CYREG_CRYPTO_MEM_BUFF24, 0x402c0860
 4014              	.set CYREG_CRYPTO_MEM_BUFF25, 0x402c0864
 4015              	.set CYREG_CRYPTO_MEM_BUFF26, 0x402c0868
 4016              	.set CYREG_CRYPTO_MEM_BUFF27, 0x402c086c
 4017              	.set CYREG_CRYPTO_MEM_BUFF28, 0x402c0870
 4018              	.set CYREG_CRYPTO_MEM_BUFF29, 0x402c0874
 4019              	.set CYREG_CRYPTO_MEM_BUFF30, 0x402c0878
 4020              	.set CYREG_CRYPTO_MEM_BUFF31, 0x402c087c
 4021              	.set CYREG_CRYPTO_MEM_BUFF32, 0x402c0880
 4022              	.set CYREG_CRYPTO_MEM_BUFF33, 0x402c0884
 4023              	.set CYREG_CRYPTO_MEM_BUFF34, 0x402c0888
 4024              	.set CYREG_CRYPTO_MEM_BUFF35, 0x402c088c
 4025              	.set CYREG_CRYPTO_MEM_BUFF36, 0x402c0890
 4026              	.set CYREG_CRYPTO_MEM_BUFF37, 0x402c0894
 4027              	.set CYREG_CRYPTO_MEM_BUFF38, 0x402c0898
 4028              	.set CYREG_CRYPTO_MEM_BUFF39, 0x402c089c
 4029              	.set CYREG_CRYPTO_MEM_BUFF40, 0x402c08a0
 4030              	.set CYREG_CRYPTO_MEM_BUFF41, 0x402c08a4
 4031              	.set CYREG_CRYPTO_MEM_BUFF42, 0x402c08a8
 4032              	.set CYREG_CRYPTO_MEM_BUFF43, 0x402c08ac
 4033              	.set CYREG_CRYPTO_MEM_BUFF44, 0x402c08b0
 4034              	.set CYREG_CRYPTO_MEM_BUFF45, 0x402c08b4
 4035              	.set CYREG_CRYPTO_MEM_BUFF46, 0x402c08b8
 4036              	.set CYREG_CRYPTO_MEM_BUFF47, 0x402c08bc
 4037              	.set CYREG_CRYPTO_MEM_BUFF48, 0x402c08c0
 4038              	.set CYREG_CRYPTO_MEM_BUFF49, 0x402c08c4
 4039              	.set CYREG_CRYPTO_MEM_BUFF50, 0x402c08c8
 4040              	.set CYREG_CRYPTO_MEM_BUFF51, 0x402c08cc
 4041              	.set CYREG_CRYPTO_MEM_BUFF52, 0x402c08d0
 4042              	.set CYREG_CRYPTO_MEM_BUFF53, 0x402c08d4
 4043              	.set CYREG_CRYPTO_MEM_BUFF54, 0x402c08d8
 4044              	.set CYREG_CRYPTO_MEM_BUFF55, 0x402c08dc
 4045              	.set CYREG_CRYPTO_MEM_BUFF56, 0x402c08e0
 4046              	.set CYREG_CRYPTO_MEM_BUFF57, 0x402c08e4
 4047              	.set CYREG_CRYPTO_MEM_BUFF58, 0x402c08e8
 4048              	.set CYREG_CRYPTO_MEM_BUFF59, 0x402c08ec
 4049              	.set CYREG_CRYPTO_MEM_BUFF60, 0x402c08f0
 4050              	.set CYREG_CRYPTO_MEM_BUFF61, 0x402c08f4
 4051              	.set CYREG_CRYPTO_MEM_BUFF62, 0x402c08f8
 4052              	.set CYREG_CRYPTO_MEM_BUFF63, 0x402c08fc
 4053              	.set CYREG_CRYPTO_PRIV_BUF, 0x402cff00
 4054              	.set CYFLD_CRYPTO_BUF_PRIV_LIMIT__OFFSET, 0x00000000
 4055              	.set CYFLD_CRYPTO_BUF_PRIV_LIMIT__SIZE, 0x00000003
 4056              	.set CYDEV_CAN_BASE, 0x402e0000
 4057              	.set CYDEV_CAN_SIZE, 0x00010000
 4058              	.set CYREG_CAN_INT_STATUS, 0x402e0000
 4059              	.set CYFLD_CAN_ARB_LOSS__OFFSET, 0x00000002
 4060              	.set CYFLD_CAN_ARB_LOSS__SIZE, 0x00000001
 4061              	.set CYFLD_CAN_OVR_LOAD__OFFSET, 0x00000003
 4062              	.set CYFLD_CAN_OVR_LOAD__SIZE, 0x00000001
 4063              	.set CYFLD_CAN_BIT_ERR__OFFSET, 0x00000004
 4064              	.set CYFLD_CAN_BIT_ERR__SIZE, 0x00000001
 4065              	.set CYFLD_CAN_STUFF_ERR__OFFSET, 0x00000005
 4066              	.set CYFLD_CAN_STUFF_ERR__SIZE, 0x00000001
 4067              	.set CYFLD_CAN_ACK_ERR__OFFSET, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 4068              	.set CYFLD_CAN_ACK_ERR__SIZE, 0x00000001
 4069              	.set CYFLD_CAN_FORM_ERR__OFFSET, 0x00000007
 4070              	.set CYFLD_CAN_FORM_ERR__SIZE, 0x00000001
 4071              	.set CYFLD_CAN_CRC_ERR__OFFSET, 0x00000008
 4072              	.set CYFLD_CAN_CRC_ERR__SIZE, 0x00000001
 4073              	.set CYFLD_CAN_BUS_OFF__OFFSET, 0x00000009
 4074              	.set CYFLD_CAN_BUS_OFF__SIZE, 0x00000001
 4075              	.set CYFLD_CAN_RX_MSG_LOSS__OFFSET, 0x0000000a
 4076              	.set CYFLD_CAN_RX_MSG_LOSS__SIZE, 0x00000001
 4077              	.set CYFLD_CAN_TX_MSG__OFFSET, 0x0000000b
 4078              	.set CYFLD_CAN_TX_MSG__SIZE, 0x00000001
 4079              	.set CYFLD_CAN_RX_MSG__OFFSET, 0x0000000c
 4080              	.set CYFLD_CAN_RX_MSG__SIZE, 0x00000001
 4081              	.set CYFLD_CAN_RTR_MSG__OFFSET, 0x0000000d
 4082              	.set CYFLD_CAN_RTR_MSG__SIZE, 0x00000001
 4083              	.set CYFLD_CAN_STUCK_AT_0__OFFSET, 0x0000000e
 4084              	.set CYFLD_CAN_STUCK_AT_0__SIZE, 0x00000001
 4085              	.set CYFLD_CAN_SST_FAILURE__OFFSET, 0x0000000f
 4086              	.set CYFLD_CAN_SST_FAILURE__SIZE, 0x00000001
 4087              	.set CYREG_CAN_INT_EBL, 0x402e0004
 4088              	.set CYFLD_CAN_GLOBAL_INT_ENBL__OFFSET, 0x00000000
 4089              	.set CYFLD_CAN_GLOBAL_INT_ENBL__SIZE, 0x00000001
 4090              	.set CYFLD_CAN_ARB_LOSS_ENBL__OFFSET, 0x00000002
 4091              	.set CYFLD_CAN_ARB_LOSS_ENBL__SIZE, 0x00000001
 4092              	.set CYFLD_CAN_OVR_LOAD_ENBL__OFFSET, 0x00000003
 4093              	.set CYFLD_CAN_OVR_LOAD_ENBL__SIZE, 0x00000001
 4094              	.set CYFLD_CAN_BIT_ERR_ENBL__OFFSET, 0x00000004
 4095              	.set CYFLD_CAN_BIT_ERR_ENBL__SIZE, 0x00000001
 4096              	.set CYFLD_CAN_STUFF_ERR_ENBL__OFFSET, 0x00000005
 4097              	.set CYFLD_CAN_STUFF_ERR_ENBL__SIZE, 0x00000001
 4098              	.set CYFLD_CAN_ACK_ERR_ENBL__OFFSET, 0x00000006
 4099              	.set CYFLD_CAN_ACK_ERR_ENBL__SIZE, 0x00000001
 4100              	.set CYFLD_CAN_FORM_ERR_ENBL__OFFSET, 0x00000007
 4101              	.set CYFLD_CAN_FORM_ERR_ENBL__SIZE, 0x00000001
 4102              	.set CYFLD_CAN_CRC_ERR_ENBL__OFFSET, 0x00000008
 4103              	.set CYFLD_CAN_CRC_ERR_ENBL__SIZE, 0x00000001
 4104              	.set CYFLD_CAN_BUS_OFF_ENBL__OFFSET, 0x00000009
 4105              	.set CYFLD_CAN_BUS_OFF_ENBL__SIZE, 0x00000001
 4106              	.set CYFLD_CAN_TX_MSG_ENBL__OFFSET, 0x0000000b
 4107              	.set CYFLD_CAN_TX_MSG_ENBL__SIZE, 0x00000001
 4108              	.set CYFLD_CAN_RX_MSG_ENBl__OFFSET, 0x0000000c
 4109              	.set CYFLD_CAN_RX_MSG_ENBl__SIZE, 0x00000001
 4110              	.set CYFLD_CAN_RTR_MSG_ENBL__OFFSET, 0x0000000d
 4111              	.set CYFLD_CAN_RTR_MSG_ENBL__SIZE, 0x00000001
 4112              	.set CYFLD_CAN_STUCK_AT_0_ENBL__OFFSET, 0x0000000e
 4113              	.set CYFLD_CAN_STUCK_AT_0_ENBL__SIZE, 0x00000001
 4114              	.set CYFLD_CAN_SST_FAILURE_ENBL__OFFSET, 0x0000000f
 4115              	.set CYFLD_CAN_SST_FAILURE_ENBL__SIZE, 0x00000001
 4116              	.set CYREG_CAN_BUFFER_STATUS, 0x402e0008
 4117              	.set CYFLD_CAN_RX0_MSG_AV__OFFSET, 0x00000000
 4118              	.set CYFLD_CAN_RX0_MSG_AV__SIZE, 0x00000001
 4119              	.set CYFLD_CAN_RX1_MSG_AV__OFFSET, 0x00000001
 4120              	.set CYFLD_CAN_RX1_MSG_AV__SIZE, 0x00000001
 4121              	.set CYFLD_CAN_RX2_MSG_AV__OFFSET, 0x00000002
 4122              	.set CYFLD_CAN_RX2_MSG_AV__SIZE, 0x00000001
 4123              	.set CYFLD_CAN_RX3_MSG_AV__OFFSET, 0x00000003
 4124              	.set CYFLD_CAN_RX3_MSG_AV__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 4125              	.set CYFLD_CAN_RX4_MSG_AV__OFFSET, 0x00000004
 4126              	.set CYFLD_CAN_RX4_MSG_AV__SIZE, 0x00000001
 4127              	.set CYFLD_CAN_RX5_MSG_AV__OFFSET, 0x00000005
 4128              	.set CYFLD_CAN_RX5_MSG_AV__SIZE, 0x00000001
 4129              	.set CYFLD_CAN_RX6_MSG_AV__OFFSET, 0x00000006
 4130              	.set CYFLD_CAN_RX6_MSG_AV__SIZE, 0x00000001
 4131              	.set CYFLD_CAN_RX7_MSG_AV__OFFSET, 0x00000007
 4132              	.set CYFLD_CAN_RX7_MSG_AV__SIZE, 0x00000001
 4133              	.set CYFLD_CAN_RX8_MSG_AV__OFFSET, 0x00000008
 4134              	.set CYFLD_CAN_RX8_MSG_AV__SIZE, 0x00000001
 4135              	.set CYFLD_CAN_RX9_MSG_AV__OFFSET, 0x00000009
 4136              	.set CYFLD_CAN_RX9_MSG_AV__SIZE, 0x00000001
 4137              	.set CYFLD_CAN_RX10_MSG_AV__OFFSET, 0x0000000a
 4138              	.set CYFLD_CAN_RX10_MSG_AV__SIZE, 0x00000001
 4139              	.set CYFLD_CAN_RX11_MSG_AV__OFFSET, 0x0000000b
 4140              	.set CYFLD_CAN_RX11_MSG_AV__SIZE, 0x00000001
 4141              	.set CYFLD_CAN_RX12_MSG_AV__OFFSET, 0x0000000c
 4142              	.set CYFLD_CAN_RX12_MSG_AV__SIZE, 0x00000001
 4143              	.set CYFLD_CAN_RX13_MSG_AV__OFFSET, 0x0000000d
 4144              	.set CYFLD_CAN_RX13_MSG_AV__SIZE, 0x00000001
 4145              	.set CYFLD_CAN_RX14_MSG_AV__OFFSET, 0x0000000e
 4146              	.set CYFLD_CAN_RX14_MSG_AV__SIZE, 0x00000001
 4147              	.set CYFLD_CAN_RX15_MSG_AV__OFFSET, 0x0000000f
 4148              	.set CYFLD_CAN_RX15_MSG_AV__SIZE, 0x00000001
 4149              	.set CYFLD_CAN_TX0_REQ_PEND__OFFSET, 0x00000010
 4150              	.set CYFLD_CAN_TX0_REQ_PEND__SIZE, 0x00000001
 4151              	.set CYFLD_CAN_TX1_REQ_PEND__OFFSET, 0x00000011
 4152              	.set CYFLD_CAN_TX1_REQ_PEND__SIZE, 0x00000001
 4153              	.set CYFLD_CAN_TX2_REQ_PEND__OFFSET, 0x00000012
 4154              	.set CYFLD_CAN_TX2_REQ_PEND__SIZE, 0x00000001
 4155              	.set CYFLD_CAN_TX3_REQ_PEND__OFFSET, 0x00000013
 4156              	.set CYFLD_CAN_TX3_REQ_PEND__SIZE, 0x00000001
 4157              	.set CYFLD_CAN_TX4_REQ_PEND__OFFSET, 0x00000014
 4158              	.set CYFLD_CAN_TX4_REQ_PEND__SIZE, 0x00000001
 4159              	.set CYFLD_CAN_TX5_REQ_PEND__OFFSET, 0x00000015
 4160              	.set CYFLD_CAN_TX5_REQ_PEND__SIZE, 0x00000001
 4161              	.set CYFLD_CAN_TX6_REQ_PEND__OFFSET, 0x00000016
 4162              	.set CYFLD_CAN_TX6_REQ_PEND__SIZE, 0x00000001
 4163              	.set CYFLD_CAN_TX7_REQ_PEND__OFFSET, 0x00000017
 4164              	.set CYFLD_CAN_TX7_REQ_PEND__SIZE, 0x00000001
 4165              	.set CYREG_CAN_ERROR_STATUS, 0x402e000c
 4166              	.set CYFLD_CAN_TX_ERR_CNT__OFFSET, 0x00000000
 4167              	.set CYFLD_CAN_TX_ERR_CNT__SIZE, 0x00000008
 4168              	.set CYFLD_CAN_RX_ERR_CNT__OFFSET, 0x00000008
 4169              	.set CYFLD_CAN_RX_ERR_CNT__SIZE, 0x00000008
 4170              	.set CYFLD_CAN_ERROR_STATE__OFFSET, 0x00000010
 4171              	.set CYFLD_CAN_ERROR_STATE__SIZE, 0x00000002
 4172              	.set CYFLD_CAN_TXGTE96__OFFSET, 0x00000012
 4173              	.set CYFLD_CAN_TXGTE96__SIZE, 0x00000001
 4174              	.set CYFLD_CAN_RXGTE96__OFFSET, 0x00000013
 4175              	.set CYFLD_CAN_RXGTE96__SIZE, 0x00000001
 4176              	.set CYREG_CAN_COMMAND, 0x402e0010
 4177              	.set CYFLD_CAN_RUN__OFFSET, 0x00000000
 4178              	.set CYFLD_CAN_RUN__SIZE, 0x00000001
 4179              	.set CYFLD_CAN_LISTEN__OFFSET, 0x00000001
 4180              	.set CYFLD_CAN_LISTEN__SIZE, 0x00000001
 4181              	.set CYFLD_CAN_LOOPBACK_TEST__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 4182              	.set CYFLD_CAN_LOOPBACK_TEST__SIZE, 0x00000001
 4183              	.set CYFLD_CAN_SRAM_TEST__OFFSET, 0x00000003
 4184              	.set CYFLD_CAN_SRAM_TEST__SIZE, 0x00000001
 4185              	.set CYFLD_CAN_IP_REV_NUMBER__OFFSET, 0x00000010
 4186              	.set CYFLD_CAN_IP_REV_NUMBER__SIZE, 0x00000008
 4187              	.set CYFLD_CAN_IP_MINOR_VERSION__OFFSET, 0x00000018
 4188              	.set CYFLD_CAN_IP_MINOR_VERSION__SIZE, 0x00000004
 4189              	.set CYFLD_CAN_IP_MAJOR_VERSION__OFFSET, 0x0000001c
 4190              	.set CYFLD_CAN_IP_MAJOR_VERSION__SIZE, 0x00000004
 4191              	.set CYREG_CAN_CONFIG, 0x402e0014
 4192              	.set CYFLD_CAN_EDGE_MODE__OFFSET, 0x00000000
 4193              	.set CYFLD_CAN_EDGE_MODE__SIZE, 0x00000001
 4194              	.set CYFLD_CAN_SAMPLING_MODE__OFFSET, 0x00000001
 4195              	.set CYFLD_CAN_SAMPLING_MODE__SIZE, 0x00000001
 4196              	.set CYFLD_CAN_CFG_SJW__OFFSET, 0x00000002
 4197              	.set CYFLD_CAN_CFG_SJW__SIZE, 0x00000002
 4198              	.set CYFLD_CAN_AUTO_RESTART__OFFSET, 0x00000004
 4199              	.set CYFLD_CAN_AUTO_RESTART__SIZE, 0x00000001
 4200              	.set CYFLD_CAN_CFG_TSEG2__OFFSET, 0x00000005
 4201              	.set CYFLD_CAN_CFG_TSEG2__SIZE, 0x00000003
 4202              	.set CYFLD_CAN_CFG_TSEG1__OFFSET, 0x00000008
 4203              	.set CYFLD_CAN_CFG_TSEG1__SIZE, 0x00000004
 4204              	.set CYFLD_CAN_CFG_ARBITER__OFFSET, 0x0000000c
 4205              	.set CYFLD_CAN_CFG_ARBITER__SIZE, 0x00000001
 4206              	.set CYFLD_CAN_SWAP_ENDIAN__OFFSET, 0x0000000d
 4207              	.set CYFLD_CAN_SWAP_ENDIAN__SIZE, 0x00000001
 4208              	.set CYFLD_CAN_ECR_MODE__OFFSET, 0x0000000e
 4209              	.set CYFLD_CAN_ECR_MODE__SIZE, 0x00000001
 4210              	.set CYFLD_CAN_CFG_BITRATE__OFFSET, 0x00000010
 4211              	.set CYFLD_CAN_CFG_BITRATE__SIZE, 0x0000000f
 4212              	.set CYREG_CAN_ECR, 0x402e0018
 4213              	.set CYFLD_CAN_ECR_STATUS__OFFSET, 0x00000000
 4214              	.set CYFLD_CAN_ECR_STATUS__SIZE, 0x00000001
 4215              	.set CYFLD_CAN_ERROR_TYPE__OFFSET, 0x00000001
 4216              	.set CYFLD_CAN_ERROR_TYPE__SIZE, 0x00000003
 4217              	.set CYFLD_CAN_RX_MODE__OFFSET, 0x00000004
 4218              	.set CYFLD_CAN_RX_MODE__SIZE, 0x00000001
 4219              	.set CYFLD_CAN_TX_MODE__OFFSET, 0x00000005
 4220              	.set CYFLD_CAN_TX_MODE__SIZE, 0x00000001
 4221              	.set CYFLD_CAN_BIT__OFFSET, 0x00000006
 4222              	.set CYFLD_CAN_BIT__SIZE, 0x00000006
 4223              	.set CYFLD_CAN_Field__OFFSET, 0x0000000c
 4224              	.set CYFLD_CAN_Field__SIZE, 0x00000005
 4225              	.set CYDEV_CAN_CAN_TX0_BASE, 0x402e0020
 4226              	.set CYDEV_CAN_CAN_TX0_SIZE, 0x00000010
 4227              	.set CYREG_CAN_CAN_TX0_CONTROL, 0x402e0020
 4228              	.set CYFLD_CAN_CAN_TX_TX_REQ__OFFSET, 0x00000000
 4229              	.set CYFLD_CAN_CAN_TX_TX_REQ__SIZE, 0x00000001
 4230              	.set CYFLD_CAN_CAN_TX_TX_ABORT__OFFSET, 0x00000001
 4231              	.set CYFLD_CAN_CAN_TX_TX_ABORT__SIZE, 0x00000001
 4232              	.set CYFLD_CAN_CAN_TX_TX_INT_EBL__OFFSET, 0x00000002
 4233              	.set CYFLD_CAN_CAN_TX_TX_INT_EBL__SIZE, 0x00000001
 4234              	.set CYFLD_CAN_CAN_TX_WPNL__OFFSET, 0x00000003
 4235              	.set CYFLD_CAN_CAN_TX_WPNL__SIZE, 0x00000001
 4236              	.set CYFLD_CAN_CAN_TX_DLC__OFFSET, 0x00000010
 4237              	.set CYFLD_CAN_CAN_TX_DLC__SIZE, 0x00000004
 4238              	.set CYFLD_CAN_CAN_TX_IDE__OFFSET, 0x00000014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


 4239              	.set CYFLD_CAN_CAN_TX_IDE__SIZE, 0x00000001
 4240              	.set CYFLD_CAN_CAN_TX_RTR__OFFSET, 0x00000015
 4241              	.set CYFLD_CAN_CAN_TX_RTR__SIZE, 0x00000001
 4242              	.set CYFLD_CAN_CAN_TX_WPNH__OFFSET, 0x00000017
 4243              	.set CYFLD_CAN_CAN_TX_WPNH__SIZE, 0x00000001
 4244              	.set CYREG_CAN_CAN_TX0_ID, 0x402e0024
 4245              	.set CYFLD_CAN_CAN_TX_ID__OFFSET, 0x00000003
 4246              	.set CYFLD_CAN_CAN_TX_ID__SIZE, 0x0000001d
 4247              	.set CYREG_CAN_CAN_TX0_DATA_HIGH, 0x402e0028
 4248              	.set CYFLD_CAN_CAN_TX_DATA__OFFSET, 0x00000000
 4249              	.set CYFLD_CAN_CAN_TX_DATA__SIZE, 0x00000020
 4250              	.set CYREG_CAN_CAN_TX0_DATA_LOW, 0x402e002c
 4251              	.set CYDEV_CAN_CAN_TX1_BASE, 0x402e0030
 4252              	.set CYDEV_CAN_CAN_TX1_SIZE, 0x00000010
 4253              	.set CYREG_CAN_CAN_TX1_CONTROL, 0x402e0030
 4254              	.set CYREG_CAN_CAN_TX1_ID, 0x402e0034
 4255              	.set CYREG_CAN_CAN_TX1_DATA_HIGH, 0x402e0038
 4256              	.set CYREG_CAN_CAN_TX1_DATA_LOW, 0x402e003c
 4257              	.set CYDEV_CAN_CAN_TX2_BASE, 0x402e0040
 4258              	.set CYDEV_CAN_CAN_TX2_SIZE, 0x00000010
 4259              	.set CYREG_CAN_CAN_TX2_CONTROL, 0x402e0040
 4260              	.set CYREG_CAN_CAN_TX2_ID, 0x402e0044
 4261              	.set CYREG_CAN_CAN_TX2_DATA_HIGH, 0x402e0048
 4262              	.set CYREG_CAN_CAN_TX2_DATA_LOW, 0x402e004c
 4263              	.set CYDEV_CAN_CAN_TX3_BASE, 0x402e0050
 4264              	.set CYDEV_CAN_CAN_TX3_SIZE, 0x00000010
 4265              	.set CYREG_CAN_CAN_TX3_CONTROL, 0x402e0050
 4266              	.set CYREG_CAN_CAN_TX3_ID, 0x402e0054
 4267              	.set CYREG_CAN_CAN_TX3_DATA_HIGH, 0x402e0058
 4268              	.set CYREG_CAN_CAN_TX3_DATA_LOW, 0x402e005c
 4269              	.set CYDEV_CAN_CAN_TX4_BASE, 0x402e0060
 4270              	.set CYDEV_CAN_CAN_TX4_SIZE, 0x00000010
 4271              	.set CYREG_CAN_CAN_TX4_CONTROL, 0x402e0060
 4272              	.set CYREG_CAN_CAN_TX4_ID, 0x402e0064
 4273              	.set CYREG_CAN_CAN_TX4_DATA_HIGH, 0x402e0068
 4274              	.set CYREG_CAN_CAN_TX4_DATA_LOW, 0x402e006c
 4275              	.set CYDEV_CAN_CAN_TX5_BASE, 0x402e0070
 4276              	.set CYDEV_CAN_CAN_TX5_SIZE, 0x00000010
 4277              	.set CYREG_CAN_CAN_TX5_CONTROL, 0x402e0070
 4278              	.set CYREG_CAN_CAN_TX5_ID, 0x402e0074
 4279              	.set CYREG_CAN_CAN_TX5_DATA_HIGH, 0x402e0078
 4280              	.set CYREG_CAN_CAN_TX5_DATA_LOW, 0x402e007c
 4281              	.set CYDEV_CAN_CAN_TX6_BASE, 0x402e0080
 4282              	.set CYDEV_CAN_CAN_TX6_SIZE, 0x00000010
 4283              	.set CYREG_CAN_CAN_TX6_CONTROL, 0x402e0080
 4284              	.set CYREG_CAN_CAN_TX6_ID, 0x402e0084
 4285              	.set CYREG_CAN_CAN_TX6_DATA_HIGH, 0x402e0088
 4286              	.set CYREG_CAN_CAN_TX6_DATA_LOW, 0x402e008c
 4287              	.set CYDEV_CAN_CAN_TX7_BASE, 0x402e0090
 4288              	.set CYDEV_CAN_CAN_TX7_SIZE, 0x00000010
 4289              	.set CYREG_CAN_CAN_TX7_CONTROL, 0x402e0090
 4290              	.set CYREG_CAN_CAN_TX7_ID, 0x402e0094
 4291              	.set CYREG_CAN_CAN_TX7_DATA_HIGH, 0x402e0098
 4292              	.set CYREG_CAN_CAN_TX7_DATA_LOW, 0x402e009c
 4293              	.set CYDEV_CAN_CAN_RX0_BASE, 0x402e00a0
 4294              	.set CYDEV_CAN_CAN_RX0_SIZE, 0x00000020
 4295              	.set CYREG_CAN_CAN_RX0_CONTROL, 0x402e00a0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


 4296              	.set CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__OFFSET, 0x00000000
 4297              	.set CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__SIZE, 0x00000001
 4298              	.set CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__OFFSET, 0x00000001
 4299              	.set CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__SIZE, 0x00000001
 4300              	.set CYFLD_CAN_CAN_RX_RTR_ABORT__OFFSET, 0x00000002
 4301              	.set CYFLD_CAN_CAN_RX_RTR_ABORT__SIZE, 0x00000001
 4302              	.set CYFLD_CAN_CAN_RX_BUFFER_EN__OFFSET, 0x00000003
 4303              	.set CYFLD_CAN_CAN_RX_BUFFER_EN__SIZE, 0x00000001
 4304              	.set CYFLD_CAN_CAN_RX_RTR_REPLY__OFFSET, 0x00000004
 4305              	.set CYFLD_CAN_CAN_RX_RTR_REPLY__SIZE, 0x00000001
 4306              	.set CYFLD_CAN_CAN_RX_RX_INT_EBL__OFFSET, 0x00000005
 4307              	.set CYFLD_CAN_CAN_RX_RX_INT_EBL__SIZE, 0x00000001
 4308              	.set CYFLD_CAN_CAN_RX_LINK_FLAG__OFFSET, 0x00000006
 4309              	.set CYFLD_CAN_CAN_RX_LINK_FLAG__SIZE, 0x00000001
 4310              	.set CYFLD_CAN_CAN_RX_WPNL__OFFSET, 0x00000007
 4311              	.set CYFLD_CAN_CAN_RX_WPNL__SIZE, 0x00000001
 4312              	.set CYFLD_CAN_CAN_RX_DLC__OFFSET, 0x00000010
 4313              	.set CYFLD_CAN_CAN_RX_DLC__SIZE, 0x00000004
 4314              	.set CYFLD_CAN_CAN_RX_IDE_FMT__OFFSET, 0x00000014
 4315              	.set CYFLD_CAN_CAN_RX_IDE_FMT__SIZE, 0x00000001
 4316              	.set CYFLD_CAN_CAN_RX_RTR_MSG__OFFSET, 0x00000015
 4317              	.set CYFLD_CAN_CAN_RX_RTR_MSG__SIZE, 0x00000001
 4318              	.set CYFLD_CAN_CAN_RX_WPNH__OFFSET, 0x00000017
 4319              	.set CYFLD_CAN_CAN_RX_WPNH__SIZE, 0x00000001
 4320              	.set CYREG_CAN_CAN_RX0_ID, 0x402e00a4
 4321              	.set CYFLD_CAN_CAN_RX_ID__OFFSET, 0x00000003
 4322              	.set CYFLD_CAN_CAN_RX_ID__SIZE, 0x0000001d
 4323              	.set CYREG_CAN_CAN_RX0_DATA_HIGH, 0x402e00a8
 4324              	.set CYFLD_CAN_CAN_RX_DATA__OFFSET, 0x00000000
 4325              	.set CYFLD_CAN_CAN_RX_DATA__SIZE, 0x00000020
 4326              	.set CYREG_CAN_CAN_RX0_DATA_LOW, 0x402e00ac
 4327              	.set CYREG_CAN_CAN_RX0_AMR, 0x402e00b0
 4328              	.set CYFLD_CAN_CAN_RX_RTR__OFFSET, 0x00000001
 4329              	.set CYFLD_CAN_CAN_RX_RTR__SIZE, 0x00000001
 4330              	.set CYFLD_CAN_CAN_RX_IDE__OFFSET, 0x00000002
 4331              	.set CYFLD_CAN_CAN_RX_IDE__SIZE, 0x00000001
 4332              	.set CYREG_CAN_CAN_RX0_ACR, 0x402e00b4
 4333              	.set CYREG_CAN_CAN_RX0_AMR_DATA, 0x402e00b8
 4334              	.set CYFLD_CAN_CAN_RX_DATAL__OFFSET, 0x00000000
 4335              	.set CYFLD_CAN_CAN_RX_DATAL__SIZE, 0x00000010
 4336              	.set CYREG_CAN_CAN_RX0_ACR_DATA, 0x402e00bc
 4337              	.set CYDEV_CAN_CAN_RX1_BASE, 0x402e00c0
 4338              	.set CYDEV_CAN_CAN_RX1_SIZE, 0x00000020
 4339              	.set CYREG_CAN_CAN_RX1_CONTROL, 0x402e00c0
 4340              	.set CYREG_CAN_CAN_RX1_ID, 0x402e00c4
 4341              	.set CYREG_CAN_CAN_RX1_DATA_HIGH, 0x402e00c8
 4342              	.set CYREG_CAN_CAN_RX1_DATA_LOW, 0x402e00cc
 4343              	.set CYREG_CAN_CAN_RX1_AMR, 0x402e00d0
 4344              	.set CYREG_CAN_CAN_RX1_ACR, 0x402e00d4
 4345              	.set CYREG_CAN_CAN_RX1_AMR_DATA, 0x402e00d8
 4346              	.set CYREG_CAN_CAN_RX1_ACR_DATA, 0x402e00dc
 4347              	.set CYDEV_CAN_CAN_RX2_BASE, 0x402e00e0
 4348              	.set CYDEV_CAN_CAN_RX2_SIZE, 0x00000020
 4349              	.set CYREG_CAN_CAN_RX2_CONTROL, 0x402e00e0
 4350              	.set CYREG_CAN_CAN_RX2_ID, 0x402e00e4
 4351              	.set CYREG_CAN_CAN_RX2_DATA_HIGH, 0x402e00e8
 4352              	.set CYREG_CAN_CAN_RX2_DATA_LOW, 0x402e00ec
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 78


 4353              	.set CYREG_CAN_CAN_RX2_AMR, 0x402e00f0
 4354              	.set CYREG_CAN_CAN_RX2_ACR, 0x402e00f4
 4355              	.set CYREG_CAN_CAN_RX2_AMR_DATA, 0x402e00f8
 4356              	.set CYREG_CAN_CAN_RX2_ACR_DATA, 0x402e00fc
 4357              	.set CYDEV_CAN_CAN_RX3_BASE, 0x402e0100
 4358              	.set CYDEV_CAN_CAN_RX3_SIZE, 0x00000020
 4359              	.set CYREG_CAN_CAN_RX3_CONTROL, 0x402e0100
 4360              	.set CYREG_CAN_CAN_RX3_ID, 0x402e0104
 4361              	.set CYREG_CAN_CAN_RX3_DATA_HIGH, 0x402e0108
 4362              	.set CYREG_CAN_CAN_RX3_DATA_LOW, 0x402e010c
 4363              	.set CYREG_CAN_CAN_RX3_AMR, 0x402e0110
 4364              	.set CYREG_CAN_CAN_RX3_ACR, 0x402e0114
 4365              	.set CYREG_CAN_CAN_RX3_AMR_DATA, 0x402e0118
 4366              	.set CYREG_CAN_CAN_RX3_ACR_DATA, 0x402e011c
 4367              	.set CYDEV_CAN_CAN_RX4_BASE, 0x402e0120
 4368              	.set CYDEV_CAN_CAN_RX4_SIZE, 0x00000020
 4369              	.set CYREG_CAN_CAN_RX4_CONTROL, 0x402e0120
 4370              	.set CYREG_CAN_CAN_RX4_ID, 0x402e0124
 4371              	.set CYREG_CAN_CAN_RX4_DATA_HIGH, 0x402e0128
 4372              	.set CYREG_CAN_CAN_RX4_DATA_LOW, 0x402e012c
 4373              	.set CYREG_CAN_CAN_RX4_AMR, 0x402e0130
 4374              	.set CYREG_CAN_CAN_RX4_ACR, 0x402e0134
 4375              	.set CYREG_CAN_CAN_RX4_AMR_DATA, 0x402e0138
 4376              	.set CYREG_CAN_CAN_RX4_ACR_DATA, 0x402e013c
 4377              	.set CYDEV_CAN_CAN_RX5_BASE, 0x402e0140
 4378              	.set CYDEV_CAN_CAN_RX5_SIZE, 0x00000020
 4379              	.set CYREG_CAN_CAN_RX5_CONTROL, 0x402e0140
 4380              	.set CYREG_CAN_CAN_RX5_ID, 0x402e0144
 4381              	.set CYREG_CAN_CAN_RX5_DATA_HIGH, 0x402e0148
 4382              	.set CYREG_CAN_CAN_RX5_DATA_LOW, 0x402e014c
 4383              	.set CYREG_CAN_CAN_RX5_AMR, 0x402e0150
 4384              	.set CYREG_CAN_CAN_RX5_ACR, 0x402e0154
 4385              	.set CYREG_CAN_CAN_RX5_AMR_DATA, 0x402e0158
 4386              	.set CYREG_CAN_CAN_RX5_ACR_DATA, 0x402e015c
 4387              	.set CYDEV_CAN_CAN_RX6_BASE, 0x402e0160
 4388              	.set CYDEV_CAN_CAN_RX6_SIZE, 0x00000020
 4389              	.set CYREG_CAN_CAN_RX6_CONTROL, 0x402e0160
 4390              	.set CYREG_CAN_CAN_RX6_ID, 0x402e0164
 4391              	.set CYREG_CAN_CAN_RX6_DATA_HIGH, 0x402e0168
 4392              	.set CYREG_CAN_CAN_RX6_DATA_LOW, 0x402e016c
 4393              	.set CYREG_CAN_CAN_RX6_AMR, 0x402e0170
 4394              	.set CYREG_CAN_CAN_RX6_ACR, 0x402e0174
 4395              	.set CYREG_CAN_CAN_RX6_AMR_DATA, 0x402e0178
 4396              	.set CYREG_CAN_CAN_RX6_ACR_DATA, 0x402e017c
 4397              	.set CYDEV_CAN_CAN_RX7_BASE, 0x402e0180
 4398              	.set CYDEV_CAN_CAN_RX7_SIZE, 0x00000020
 4399              	.set CYREG_CAN_CAN_RX7_CONTROL, 0x402e0180
 4400              	.set CYREG_CAN_CAN_RX7_ID, 0x402e0184
 4401              	.set CYREG_CAN_CAN_RX7_DATA_HIGH, 0x402e0188
 4402              	.set CYREG_CAN_CAN_RX7_DATA_LOW, 0x402e018c
 4403              	.set CYREG_CAN_CAN_RX7_AMR, 0x402e0190
 4404              	.set CYREG_CAN_CAN_RX7_ACR, 0x402e0194
 4405              	.set CYREG_CAN_CAN_RX7_AMR_DATA, 0x402e0198
 4406              	.set CYREG_CAN_CAN_RX7_ACR_DATA, 0x402e019c
 4407              	.set CYDEV_CAN_CAN_RX8_BASE, 0x402e01a0
 4408              	.set CYDEV_CAN_CAN_RX8_SIZE, 0x00000020
 4409              	.set CYREG_CAN_CAN_RX8_CONTROL, 0x402e01a0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 79


 4410              	.set CYREG_CAN_CAN_RX8_ID, 0x402e01a4
 4411              	.set CYREG_CAN_CAN_RX8_DATA_HIGH, 0x402e01a8
 4412              	.set CYREG_CAN_CAN_RX8_DATA_LOW, 0x402e01ac
 4413              	.set CYREG_CAN_CAN_RX8_AMR, 0x402e01b0
 4414              	.set CYREG_CAN_CAN_RX8_ACR, 0x402e01b4
 4415              	.set CYREG_CAN_CAN_RX8_AMR_DATA, 0x402e01b8
 4416              	.set CYREG_CAN_CAN_RX8_ACR_DATA, 0x402e01bc
 4417              	.set CYDEV_CAN_CAN_RX9_BASE, 0x402e01c0
 4418              	.set CYDEV_CAN_CAN_RX9_SIZE, 0x00000020
 4419              	.set CYREG_CAN_CAN_RX9_CONTROL, 0x402e01c0
 4420              	.set CYREG_CAN_CAN_RX9_ID, 0x402e01c4
 4421              	.set CYREG_CAN_CAN_RX9_DATA_HIGH, 0x402e01c8
 4422              	.set CYREG_CAN_CAN_RX9_DATA_LOW, 0x402e01cc
 4423              	.set CYREG_CAN_CAN_RX9_AMR, 0x402e01d0
 4424              	.set CYREG_CAN_CAN_RX9_ACR, 0x402e01d4
 4425              	.set CYREG_CAN_CAN_RX9_AMR_DATA, 0x402e01d8
 4426              	.set CYREG_CAN_CAN_RX9_ACR_DATA, 0x402e01dc
 4427              	.set CYDEV_CAN_CAN_RX10_BASE, 0x402e01e0
 4428              	.set CYDEV_CAN_CAN_RX10_SIZE, 0x00000020
 4429              	.set CYREG_CAN_CAN_RX10_CONTROL, 0x402e01e0
 4430              	.set CYREG_CAN_CAN_RX10_ID, 0x402e01e4
 4431              	.set CYREG_CAN_CAN_RX10_DATA_HIGH, 0x402e01e8
 4432              	.set CYREG_CAN_CAN_RX10_DATA_LOW, 0x402e01ec
 4433              	.set CYREG_CAN_CAN_RX10_AMR, 0x402e01f0
 4434              	.set CYREG_CAN_CAN_RX10_ACR, 0x402e01f4
 4435              	.set CYREG_CAN_CAN_RX10_AMR_DATA, 0x402e01f8
 4436              	.set CYREG_CAN_CAN_RX10_ACR_DATA, 0x402e01fc
 4437              	.set CYDEV_CAN_CAN_RX11_BASE, 0x402e0200
 4438              	.set CYDEV_CAN_CAN_RX11_SIZE, 0x00000020
 4439              	.set CYREG_CAN_CAN_RX11_CONTROL, 0x402e0200
 4440              	.set CYREG_CAN_CAN_RX11_ID, 0x402e0204
 4441              	.set CYREG_CAN_CAN_RX11_DATA_HIGH, 0x402e0208
 4442              	.set CYREG_CAN_CAN_RX11_DATA_LOW, 0x402e020c
 4443              	.set CYREG_CAN_CAN_RX11_AMR, 0x402e0210
 4444              	.set CYREG_CAN_CAN_RX11_ACR, 0x402e0214
 4445              	.set CYREG_CAN_CAN_RX11_AMR_DATA, 0x402e0218
 4446              	.set CYREG_CAN_CAN_RX11_ACR_DATA, 0x402e021c
 4447              	.set CYDEV_CAN_CAN_RX12_BASE, 0x402e0220
 4448              	.set CYDEV_CAN_CAN_RX12_SIZE, 0x00000020
 4449              	.set CYREG_CAN_CAN_RX12_CONTROL, 0x402e0220
 4450              	.set CYREG_CAN_CAN_RX12_ID, 0x402e0224
 4451              	.set CYREG_CAN_CAN_RX12_DATA_HIGH, 0x402e0228
 4452              	.set CYREG_CAN_CAN_RX12_DATA_LOW, 0x402e022c
 4453              	.set CYREG_CAN_CAN_RX12_AMR, 0x402e0230
 4454              	.set CYREG_CAN_CAN_RX12_ACR, 0x402e0234
 4455              	.set CYREG_CAN_CAN_RX12_AMR_DATA, 0x402e0238
 4456              	.set CYREG_CAN_CAN_RX12_ACR_DATA, 0x402e023c
 4457              	.set CYDEV_CAN_CAN_RX13_BASE, 0x402e0240
 4458              	.set CYDEV_CAN_CAN_RX13_SIZE, 0x00000020
 4459              	.set CYREG_CAN_CAN_RX13_CONTROL, 0x402e0240
 4460              	.set CYREG_CAN_CAN_RX13_ID, 0x402e0244
 4461              	.set CYREG_CAN_CAN_RX13_DATA_HIGH, 0x402e0248
 4462              	.set CYREG_CAN_CAN_RX13_DATA_LOW, 0x402e024c
 4463              	.set CYREG_CAN_CAN_RX13_AMR, 0x402e0250
 4464              	.set CYREG_CAN_CAN_RX13_ACR, 0x402e0254
 4465              	.set CYREG_CAN_CAN_RX13_AMR_DATA, 0x402e0258
 4466              	.set CYREG_CAN_CAN_RX13_ACR_DATA, 0x402e025c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 80


 4467              	.set CYDEV_CAN_CAN_RX14_BASE, 0x402e0260
 4468              	.set CYDEV_CAN_CAN_RX14_SIZE, 0x00000020
 4469              	.set CYREG_CAN_CAN_RX14_CONTROL, 0x402e0260
 4470              	.set CYREG_CAN_CAN_RX14_ID, 0x402e0264
 4471              	.set CYREG_CAN_CAN_RX14_DATA_HIGH, 0x402e0268
 4472              	.set CYREG_CAN_CAN_RX14_DATA_LOW, 0x402e026c
 4473              	.set CYREG_CAN_CAN_RX14_AMR, 0x402e0270
 4474              	.set CYREG_CAN_CAN_RX14_ACR, 0x402e0274
 4475              	.set CYREG_CAN_CAN_RX14_AMR_DATA, 0x402e0278
 4476              	.set CYREG_CAN_CAN_RX14_ACR_DATA, 0x402e027c
 4477              	.set CYDEV_CAN_CAN_RX15_BASE, 0x402e0280
 4478              	.set CYDEV_CAN_CAN_RX15_SIZE, 0x00000020
 4479              	.set CYREG_CAN_CAN_RX15_CONTROL, 0x402e0280
 4480              	.set CYREG_CAN_CAN_RX15_ID, 0x402e0284
 4481              	.set CYREG_CAN_CAN_RX15_DATA_HIGH, 0x402e0288
 4482              	.set CYREG_CAN_CAN_RX15_DATA_LOW, 0x402e028c
 4483              	.set CYREG_CAN_CAN_RX15_AMR, 0x402e0290
 4484              	.set CYREG_CAN_CAN_RX15_ACR, 0x402e0294
 4485              	.set CYREG_CAN_CAN_RX15_AMR_DATA, 0x402e0298
 4486              	.set CYREG_CAN_CAN_RX15_ACR_DATA, 0x402e029c
 4487              	.set CYREG_CAN_CNTL, 0x402e0400
 4488              	.set CYFLD_CAN_TT_ENABLE__OFFSET, 0x00000000
 4489              	.set CYFLD_CAN_TT_ENABLE__SIZE, 0x00000001
 4490              	.set CYFLD_CAN_IP_ENABLE__OFFSET, 0x0000001f
 4491              	.set CYFLD_CAN_IP_ENABLE__SIZE, 0x00000001
 4492              	.set CYREG_CAN_TTCAN_COUNTER, 0x402e0404
 4493              	.set CYFLD_CAN_LOCAL_TIME__OFFSET, 0x00000010
 4494              	.set CYFLD_CAN_LOCAL_TIME__SIZE, 0x00000010
 4495              	.set CYREG_CAN_TTCAN_COMPARE, 0x402e0408
 4496              	.set CYFLD_CAN_TIME_MARK__OFFSET, 0x00000010
 4497              	.set CYFLD_CAN_TIME_MARK__SIZE, 0x00000010
 4498              	.set CYREG_CAN_TTCAN_CAPTURE, 0x402e040c
 4499              	.set CYFLD_CAN_SYNC_MARK__OFFSET, 0x00000010
 4500              	.set CYFLD_CAN_SYNC_MARK__SIZE, 0x00000010
 4501              	.set CYREG_CAN_TTCAN_TIMING, 0x402e0410
 4502              	.set CYREG_CAN_INTR_CAN, 0x402e0414
 4503              	.set CYFLD_CAN_INT_STATUS__OFFSET, 0x00000000
 4504              	.set CYFLD_CAN_INT_STATUS__SIZE, 0x00000001
 4505              	.set CYFLD_CAN_TT_COMPARE__OFFSET, 0x00000001
 4506              	.set CYFLD_CAN_TT_COMPARE__SIZE, 0x00000001
 4507              	.set CYFLD_CAN_TT_CAPTURE__OFFSET, 0x00000002
 4508              	.set CYFLD_CAN_TT_CAPTURE__SIZE, 0x00000001
 4509              	.set CYREG_CAN_INTR_CAN_SET, 0x402e0418
 4510              	.set CYREG_CAN_INTR_CAN_MASK, 0x402e041c
 4511              	.set CYREG_CAN_INTR_CAN_MASKED, 0x402e0420
 4512              	.set CYDEV_EXCO_BASE, 0x402f0000
 4513              	.set CYDEV_EXCO_SIZE, 0x00010000
 4514              	.set CYREG_EXCO_CLK_SELECT, 0x402f0000
 4515              	.set CYFLD_EXCO_CLK_SELECT__OFFSET, 0x00000000
 4516              	.set CYFLD_EXCO_CLK_SELECT__SIZE, 0x00000001
 4517              	.set CYFLD_EXCO_REF_SEL__OFFSET, 0x00000001
 4518              	.set CYFLD_EXCO_REF_SEL__SIZE, 0x00000001
 4519              	.set CYREG_EXCO_ECO_CONFIG, 0x402f0008
 4520              	.set CYFLD_EXCO_CLK_EN__OFFSET, 0x00000000
 4521              	.set CYFLD_EXCO_CLK_EN__SIZE, 0x00000001
 4522              	.set CYFLD_EXCO_AGC_EN__OFFSET, 0x00000001
 4523              	.set CYFLD_EXCO_AGC_EN__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 81


 4524              	.set CYFLD_EXCO_ENABLE__OFFSET, 0x0000001f
 4525              	.set CYFLD_EXCO_ENABLE__SIZE, 0x00000001
 4526              	.set CYREG_EXCO_ECO_STATUS, 0x402f000c
 4527              	.set CYFLD_EXCO_WATCHDOG_ERROR__OFFSET, 0x00000000
 4528              	.set CYFLD_EXCO_WATCHDOG_ERROR__SIZE, 0x00000001
 4529              	.set CYREG_EXCO_PLL_CONFIG, 0x402f0014
 4530              	.set CYFLD_EXCO_FEEDBACK_DIV__OFFSET, 0x00000000
 4531              	.set CYFLD_EXCO_FEEDBACK_DIV__SIZE, 0x00000008
 4532              	.set CYFLD_EXCO_REFERENCE_DIV__OFFSET, 0x00000008
 4533              	.set CYFLD_EXCO_REFERENCE_DIV__SIZE, 0x00000006
 4534              	.set CYFLD_EXCO_OUTPUT_DIV__OFFSET, 0x0000000e
 4535              	.set CYFLD_EXCO_OUTPUT_DIV__SIZE, 0x00000002
 4536              	.set CYVAL_EXCO_OUTPUT_DIV_PASS, 0x00000000
 4537              	.set CYVAL_EXCO_OUTPUT_DIV_DIV2, 0x00000001
 4538              	.set CYVAL_EXCO_OUTPUT_DIV_DIV4, 0x00000002
 4539              	.set CYVAL_EXCO_OUTPUT_DIV_DIV8, 0x00000003
 4540              	.set CYFLD_EXCO_ICP_SEL__OFFSET, 0x00000010
 4541              	.set CYFLD_EXCO_ICP_SEL__SIZE, 0x00000003
 4542              	.set CYFLD_EXCO_BYPASS_SEL__OFFSET, 0x00000014
 4543              	.set CYFLD_EXCO_BYPASS_SEL__SIZE, 0x00000002
 4544              	.set CYVAL_EXCO_BYPASS_SEL_AUTO, 0x00000000
 4545              	.set CYVAL_EXCO_BYPASS_SEL_AUTO1, 0x00000001
 4546              	.set CYVAL_EXCO_BYPASS_SEL_PLL_REF, 0x00000002
 4547              	.set CYVAL_EXCO_BYPASS_SEL_PLL_OUT, 0x00000003
 4548              	.set CYFLD_EXCO_ISOLATE_N__OFFSET, 0x0000001e
 4549              	.set CYFLD_EXCO_ISOLATE_N__SIZE, 0x00000001
 4550              	.set CYREG_EXCO_PLL_STATUS, 0x402f0018
 4551              	.set CYFLD_EXCO_LOCKED__OFFSET, 0x00000000
 4552              	.set CYFLD_EXCO_LOCKED__SIZE, 0x00000001
 4553              	.set CYREG_EXCO_PLL_TEST, 0x402f001c
 4554              	.set CYFLD_EXCO_TEST_MODE__OFFSET, 0x00000000
 4555              	.set CYFLD_EXCO_TEST_MODE__SIZE, 0x00000003
 4556              	.set CYVAL_EXCO_TEST_MODE_NORMAL, 0x00000000
 4557              	.set CYVAL_EXCO_TEST_MODE_TEST_VC_LKG, 0x00000001
 4558              	.set CYVAL_EXCO_TEST_MODE_TEST_CP_DN, 0x00000002
 4559              	.set CYVAL_EXCO_TEST_MODE_TEST_CP_UP, 0x00000003
 4560              	.set CYVAL_EXCO_TEST_MODE_USER_EXT_FL, 0x00000004
 4561              	.set CYVAL_EXCO_TEST_MODE_TEST_CTR_PQ, 0x00000005
 4562              	.set CYVAL_EXCO_TEST_MODE_TEST_LD_DLY, 0x00000006
 4563              	.set CYVAL_EXCO_TEST_MODE_TEST_CTR_ALT, 0x00000007
 4564              	.set CYFLD_EXCO_FAST_LOCK_EN__OFFSET, 0x00000003
 4565              	.set CYFLD_EXCO_FAST_LOCK_EN__SIZE, 0x00000001
 4566              	.set CYFLD_EXCO_UNLOCK_OCCURRED__OFFSET, 0x00000004
 4567              	.set CYFLD_EXCO_UNLOCK_OCCURRED__SIZE, 0x00000001
 4568              	.set CYREG_EXCO_EXCO_PGM_CLK, 0x402f0020
 4569              	.set CYFLD_EXCO_CLK_ECO__OFFSET, 0x00000001
 4570              	.set CYFLD_EXCO_CLK_ECO__SIZE, 0x00000001
 4571              	.set CYFLD_EXCO_CLK_PLL0_IN__OFFSET, 0x00000002
 4572              	.set CYFLD_EXCO_CLK_PLL0_IN__SIZE, 0x00000001
 4573              	.set CYFLD_EXCO_CLK_PLL0_OUT__OFFSET, 0x00000003
 4574              	.set CYFLD_EXCO_CLK_PLL0_OUT__SIZE, 0x00000001
 4575              	.set CYFLD_EXCO_EN_CLK_PLL0__OFFSET, 0x00000004
 4576              	.set CYFLD_EXCO_EN_CLK_PLL0__SIZE, 0x00000001
 4577              	.set CYREG_EXCO_ECO_TRIM0, 0x402fff00
 4578              	.set CYFLD_EXCO_WDTRIM__OFFSET, 0x00000000
 4579              	.set CYFLD_EXCO_WDTRIM__SIZE, 0x00000002
 4580              	.set CYFLD_EXCO_ATRIM__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 82


 4581              	.set CYFLD_EXCO_ATRIM__SIZE, 0x00000003
 4582              	.set CYREG_EXCO_ECO_TRIM1, 0x402fff04
 4583              	.set CYFLD_EXCO_FTRIM__OFFSET, 0x00000000
 4584              	.set CYFLD_EXCO_FTRIM__SIZE, 0x00000002
 4585              	.set CYFLD_EXCO_RTRIM__OFFSET, 0x00000002
 4586              	.set CYFLD_EXCO_RTRIM__SIZE, 0x00000002
 4587              	.set CYFLD_EXCO_GTRIM__OFFSET, 0x00000004
 4588              	.set CYFLD_EXCO_GTRIM__SIZE, 0x00000002
 4589              	.set CYREG_EXCO_ECO_TRIM2, 0x402fff08
 4590              	.set CYFLD_EXCO_ITRIM__OFFSET, 0x00000000
 4591              	.set CYFLD_EXCO_ITRIM__SIZE, 0x00000006
 4592              	.set CYREG_EXCO_PLL_TRIM, 0x402fff0c
 4593              	.set CYFLD_EXCO_VCO_GAIN__OFFSET, 0x00000000
 4594              	.set CYFLD_EXCO_VCO_GAIN__SIZE, 0x00000002
 4595              	.set CYFLD_EXCO_LOCK_WINDOW__OFFSET, 0x00000002
 4596              	.set CYFLD_EXCO_LOCK_WINDOW__SIZE, 0x00000002
 4597              	.set CYVAL_EXCO_LOCK_WINDOW_DELAY_25NS, 0x00000000
 4598              	.set CYVAL_EXCO_LOCK_WINDOW_DELAY_50NS, 0x00000001
 4599              	.set CYVAL_EXCO_LOCK_WINDOW_DELAY_75NS, 0x00000002
 4600              	.set CYVAL_EXCO_LOCK_WINDOW_DELAY_100NS, 0x00000003
 4601              	.set CYFLD_EXCO_LOCK_DELAY__OFFSET, 0x00000004
 4602              	.set CYFLD_EXCO_LOCK_DELAY__SIZE, 0x00000002
 4603              	.set CYVAL_EXCO_LOCK_DELAY_PFD_CLK_16, 0x00000000
 4604              	.set CYVAL_EXCO_LOCK_DELAY_PFD_CLK_32, 0x00000001
 4605              	.set CYVAL_EXCO_LOCK_DELAY_PFD_CLK_48, 0x00000002
 4606              	.set CYVAL_EXCO_LOCK_DELAY_PFD_CLK_64, 0x00000003
 4607              	.set CYDEV_CTBM0_BASE, 0x40300000
 4608              	.set CYDEV_CTBM0_SIZE, 0x00010000
 4609              	.set CYREG_CTBM0_CTB_CTRL, 0x40300000
 4610              	.set CYFLD_CTBM_DEEPSLEEP_ON__OFFSET, 0x0000001e
 4611              	.set CYFLD_CTBM_DEEPSLEEP_ON__SIZE, 0x00000001
 4612              	.set CYFLD_CTBM_ENABLED__OFFSET, 0x0000001f
 4613              	.set CYFLD_CTBM_ENABLED__SIZE, 0x00000001
 4614              	.set CYREG_CTBM0_OA_RES0_CTRL, 0x40300004
 4615              	.set CYFLD_CTBM_OA0_PWR_MODE__OFFSET, 0x00000000
 4616              	.set CYFLD_CTBM_OA0_PWR_MODE__SIZE, 0x00000002
 4617              	.set CYVAL_CTBM_OA0_PWR_MODE_OFF, 0x00000000
 4618              	.set CYVAL_CTBM_OA0_PWR_MODE_LOW, 0x00000001
 4619              	.set CYVAL_CTBM_OA0_PWR_MODE_MEDIUM, 0x00000002
 4620              	.set CYVAL_CTBM_OA0_PWR_MODE_HIGH, 0x00000003
 4621              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET, 0x00000002
 4622              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE, 0x00000001
 4623              	.set CYFLD_CTBM_OA0_COMP_EN__OFFSET, 0x00000004
 4624              	.set CYFLD_CTBM_OA0_COMP_EN__SIZE, 0x00000001
 4625              	.set CYFLD_CTBM_OA0_HYST_EN__OFFSET, 0x00000005
 4626              	.set CYFLD_CTBM_OA0_HYST_EN__SIZE, 0x00000001
 4627              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 4628              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE, 0x00000001
 4629              	.set CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET, 0x00000007
 4630              	.set CYFLD_CTBM_OA0_DSI_LEVEL__SIZE, 0x00000001
 4631              	.set CYFLD_CTBM_OA0_COMPINT__OFFSET, 0x00000008
 4632              	.set CYFLD_CTBM_OA0_COMPINT__SIZE, 0x00000002
 4633              	.set CYVAL_CTBM_OA0_COMPINT_DISABLE, 0x00000000
 4634              	.set CYVAL_CTBM_OA0_COMPINT_RISING, 0x00000001
 4635              	.set CYVAL_CTBM_OA0_COMPINT_FALLING, 0x00000002
 4636              	.set CYVAL_CTBM_OA0_COMPINT_BOTH, 0x00000003
 4637              	.set CYFLD_CTBM_OA0_PUMP_EN__OFFSET, 0x0000000b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 83


 4638              	.set CYFLD_CTBM_OA0_PUMP_EN__SIZE, 0x00000001
 4639              	.set CYREG_CTBM0_OA_RES1_CTRL, 0x40300008
 4640              	.set CYFLD_CTBM_OA1_PWR_MODE__OFFSET, 0x00000000
 4641              	.set CYFLD_CTBM_OA1_PWR_MODE__SIZE, 0x00000002
 4642              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET, 0x00000002
 4643              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE, 0x00000001
 4644              	.set CYFLD_CTBM_OA1_COMP_EN__OFFSET, 0x00000004
 4645              	.set CYFLD_CTBM_OA1_COMP_EN__SIZE, 0x00000001
 4646              	.set CYFLD_CTBM_OA1_HYST_EN__OFFSET, 0x00000005
 4647              	.set CYFLD_CTBM_OA1_HYST_EN__SIZE, 0x00000001
 4648              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 4649              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE, 0x00000001
 4650              	.set CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET, 0x00000007
 4651              	.set CYFLD_CTBM_OA1_DSI_LEVEL__SIZE, 0x00000001
 4652              	.set CYFLD_CTBM_OA1_COMPINT__OFFSET, 0x00000008
 4653              	.set CYFLD_CTBM_OA1_COMPINT__SIZE, 0x00000002
 4654              	.set CYVAL_CTBM_OA1_COMPINT_DISABLE, 0x00000000
 4655              	.set CYVAL_CTBM_OA1_COMPINT_RISING, 0x00000001
 4656              	.set CYVAL_CTBM_OA1_COMPINT_FALLING, 0x00000002
 4657              	.set CYVAL_CTBM_OA1_COMPINT_BOTH, 0x00000003
 4658              	.set CYFLD_CTBM_OA1_PUMP_EN__OFFSET, 0x0000000b
 4659              	.set CYFLD_CTBM_OA1_PUMP_EN__SIZE, 0x00000001
 4660              	.set CYREG_CTBM0_COMP_STAT, 0x4030000c
 4661              	.set CYFLD_CTBM_OA0_COMP__OFFSET, 0x00000000
 4662              	.set CYFLD_CTBM_OA0_COMP__SIZE, 0x00000001
 4663              	.set CYFLD_CTBM_OA1_COMP__OFFSET, 0x00000010
 4664              	.set CYFLD_CTBM_OA1_COMP__SIZE, 0x00000001
 4665              	.set CYREG_CTBM0_INTR, 0x40300020
 4666              	.set CYFLD_CTBM_COMP0__OFFSET, 0x00000000
 4667              	.set CYFLD_CTBM_COMP0__SIZE, 0x00000001
 4668              	.set CYFLD_CTBM_COMP1__OFFSET, 0x00000001
 4669              	.set CYFLD_CTBM_COMP1__SIZE, 0x00000001
 4670              	.set CYREG_CTBM0_INTR_SET, 0x40300024
 4671              	.set CYFLD_CTBM_COMP0_SET__OFFSET, 0x00000000
 4672              	.set CYFLD_CTBM_COMP0_SET__SIZE, 0x00000001
 4673              	.set CYFLD_CTBM_COMP1_SET__OFFSET, 0x00000001
 4674              	.set CYFLD_CTBM_COMP1_SET__SIZE, 0x00000001
 4675              	.set CYREG_CTBM0_INTR_MASK, 0x40300028
 4676              	.set CYFLD_CTBM_COMP0_MASK__OFFSET, 0x00000000
 4677              	.set CYFLD_CTBM_COMP0_MASK__SIZE, 0x00000001
 4678              	.set CYFLD_CTBM_COMP1_MASK__OFFSET, 0x00000001
 4679              	.set CYFLD_CTBM_COMP1_MASK__SIZE, 0x00000001
 4680              	.set CYREG_CTBM0_INTR_MASKED, 0x4030002c
 4681              	.set CYFLD_CTBM_COMP0_MASKED__OFFSET, 0x00000000
 4682              	.set CYFLD_CTBM_COMP0_MASKED__SIZE, 0x00000001
 4683              	.set CYFLD_CTBM_COMP1_MASKED__OFFSET, 0x00000001
 4684              	.set CYFLD_CTBM_COMP1_MASKED__SIZE, 0x00000001
 4685              	.set CYREG_CTBM0_DFT_CTRL, 0x40300030
 4686              	.set CYFLD_CTBM_DFT_MODE__OFFSET, 0x00000000
 4687              	.set CYFLD_CTBM_DFT_MODE__SIZE, 0x00000003
 4688              	.set CYFLD_CTBM_DFT_EN__OFFSET, 0x0000001f
 4689              	.set CYFLD_CTBM_DFT_EN__SIZE, 0x00000001
 4690              	.set CYREG_CTBM0_OA0_SW, 0x40300080
 4691              	.set CYFLD_CTBM_OA0P_A00__OFFSET, 0x00000000
 4692              	.set CYFLD_CTBM_OA0P_A00__SIZE, 0x00000001
 4693              	.set CYFLD_CTBM_OA0P_A20__OFFSET, 0x00000002
 4694              	.set CYFLD_CTBM_OA0P_A20__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 84


 4695              	.set CYFLD_CTBM_OA0P_A30__OFFSET, 0x00000003
 4696              	.set CYFLD_CTBM_OA0P_A30__SIZE, 0x00000001
 4697              	.set CYFLD_CTBM_OA0M_A11__OFFSET, 0x00000008
 4698              	.set CYFLD_CTBM_OA0M_A11__SIZE, 0x00000001
 4699              	.set CYFLD_CTBM_OA0M_A81__OFFSET, 0x0000000e
 4700              	.set CYFLD_CTBM_OA0M_A81__SIZE, 0x00000001
 4701              	.set CYFLD_CTBM_OA0O_D51__OFFSET, 0x00000012
 4702              	.set CYFLD_CTBM_OA0O_D51__SIZE, 0x00000001
 4703              	.set CYFLD_CTBM_OA0O_D81__OFFSET, 0x00000015
 4704              	.set CYFLD_CTBM_OA0O_D81__SIZE, 0x00000001
 4705              	.set CYREG_CTBM0_OA0_SW_CLEAR, 0x40300084
 4706              	.set CYREG_CTBM0_OA1_SW, 0x40300088
 4707              	.set CYFLD_CTBM_OA1P_A03__OFFSET, 0x00000000
 4708              	.set CYFLD_CTBM_OA1P_A03__SIZE, 0x00000001
 4709              	.set CYFLD_CTBM_OA1P_A13__OFFSET, 0x00000001
 4710              	.set CYFLD_CTBM_OA1P_A13__SIZE, 0x00000001
 4711              	.set CYFLD_CTBM_OA1P_A43__OFFSET, 0x00000004
 4712              	.set CYFLD_CTBM_OA1P_A43__SIZE, 0x00000001
 4713              	.set CYFLD_CTBM_OA1M_A22__OFFSET, 0x00000008
 4714              	.set CYFLD_CTBM_OA1M_A22__SIZE, 0x00000001
 4715              	.set CYFLD_CTBM_OA1M_A82__OFFSET, 0x0000000e
 4716              	.set CYFLD_CTBM_OA1M_A82__SIZE, 0x00000001
 4717              	.set CYFLD_CTBM_OA1O_D52__OFFSET, 0x00000012
 4718              	.set CYFLD_CTBM_OA1O_D52__SIZE, 0x00000001
 4719              	.set CYFLD_CTBM_OA1O_D62__OFFSET, 0x00000013
 4720              	.set CYFLD_CTBM_OA1O_D62__SIZE, 0x00000001
 4721              	.set CYFLD_CTBM_OA1O_D82__OFFSET, 0x00000015
 4722              	.set CYFLD_CTBM_OA1O_D82__SIZE, 0x00000001
 4723              	.set CYREG_CTBM0_OA1_SW_CLEAR, 0x4030008c
 4724              	.set CYREG_CTBM0_CTB_SW_HW_CTRL, 0x403000c0
 4725              	.set CYFLD_CTBM_P2_HW_CTRL__OFFSET, 0x00000002
 4726              	.set CYFLD_CTBM_P2_HW_CTRL__SIZE, 0x00000001
 4727              	.set CYFLD_CTBM_P3_HW_CTRL__OFFSET, 0x00000003
 4728              	.set CYFLD_CTBM_P3_HW_CTRL__SIZE, 0x00000001
 4729              	.set CYREG_CTBM0_CTB_SW_STATUS, 0x403000c4
 4730              	.set CYFLD_CTBM_OA0O_D51_STAT__OFFSET, 0x0000001c
 4731              	.set CYFLD_CTBM_OA0O_D51_STAT__SIZE, 0x00000001
 4732              	.set CYFLD_CTBM_OA1O_D52_STAT__OFFSET, 0x0000001d
 4733              	.set CYFLD_CTBM_OA1O_D52_STAT__SIZE, 0x00000001
 4734              	.set CYFLD_CTBM_OA1O_D62_STAT__OFFSET, 0x0000001e
 4735              	.set CYFLD_CTBM_OA1O_D62_STAT__SIZE, 0x00000001
 4736              	.set CYREG_CTBM0_OA0_OFFSET_TRIM, 0x40300f00
 4737              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET, 0x00000000
 4738              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE, 0x00000006
 4739              	.set CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM, 0x40300f04
 4740              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 4741              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 4742              	.set CYREG_CTBM0_OA0_COMP_TRIM, 0x40300f08
 4743              	.set CYFLD_CTBM_OA0_COMP_TRIM__OFFSET, 0x00000000
 4744              	.set CYFLD_CTBM_OA0_COMP_TRIM__SIZE, 0x00000002
 4745              	.set CYREG_CTBM0_OA1_OFFSET_TRIM, 0x40300f0c
 4746              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET, 0x00000000
 4747              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE, 0x00000006
 4748              	.set CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM, 0x40300f10
 4749              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 4750              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 4751              	.set CYREG_CTBM0_OA1_COMP_TRIM, 0x40300f14
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 85


 4752              	.set CYFLD_CTBM_OA1_COMP_TRIM__OFFSET, 0x00000000
 4753              	.set CYFLD_CTBM_OA1_COMP_TRIM__SIZE, 0x00000002
 4754              	.set CYDEV_SAR_BASE, 0x403a0000
 4755              	.set CYDEV_SAR_SIZE, 0x00010000
 4756              	.set CYREG_SAR_CTRL, 0x403a0000
 4757              	.set CYFLD_SAR_VREF_SEL__OFFSET, 0x00000004
 4758              	.set CYFLD_SAR_VREF_SEL__SIZE, 0x00000003
 4759              	.set CYVAL_SAR_VREF_SEL_VREF0, 0x00000000
 4760              	.set CYVAL_SAR_VREF_SEL_VREF1, 0x00000001
 4761              	.set CYVAL_SAR_VREF_SEL_VREF2, 0x00000002
 4762              	.set CYVAL_SAR_VREF_SEL_VREF_AROUTE, 0x00000003
 4763              	.set CYVAL_SAR_VREF_SEL_VBGR, 0x00000004
 4764              	.set CYVAL_SAR_VREF_SEL_VREF_EXT, 0x00000005
 4765              	.set CYVAL_SAR_VREF_SEL_VDDA_DIV_2, 0x00000006
 4766              	.set CYVAL_SAR_VREF_SEL_VDDA, 0x00000007
 4767              	.set CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET, 0x00000007
 4768              	.set CYFLD_SAR_VREF_BYP_CAP_EN__SIZE, 0x00000001
 4769              	.set CYFLD_SAR_NEG_SEL__OFFSET, 0x00000009
 4770              	.set CYFLD_SAR_NEG_SEL__SIZE, 0x00000003
 4771              	.set CYVAL_SAR_NEG_SEL_VSSA_KELVIN, 0x00000000
 4772              	.set CYVAL_SAR_NEG_SEL_ART_VSSA, 0x00000001
 4773              	.set CYVAL_SAR_NEG_SEL_P1, 0x00000002
 4774              	.set CYVAL_SAR_NEG_SEL_P3, 0x00000003
 4775              	.set CYVAL_SAR_NEG_SEL_P5, 0x00000004
 4776              	.set CYVAL_SAR_NEG_SEL_P7, 0x00000005
 4777              	.set CYVAL_SAR_NEG_SEL_ACORE, 0x00000006
 4778              	.set CYVAL_SAR_NEG_SEL_VREF, 0x00000007
 4779              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET, 0x0000000d
 4780              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE, 0x00000001
 4781              	.set CYFLD_SAR_PWR_CTRL_VREF__OFFSET, 0x0000000e
 4782              	.set CYFLD_SAR_PWR_CTRL_VREF__SIZE, 0x00000002
 4783              	.set CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR, 0x00000000
 4784              	.set CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR, 0x00000001
 4785              	.set CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR, 0x00000002
 4786              	.set CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR, 0x00000003
 4787              	.set CYFLD_SAR_SPARE__OFFSET, 0x00000010
 4788              	.set CYFLD_SAR_SPARE__SIZE, 0x00000004
 4789              	.set CYFLD_SAR_BOOSTPUMP_EN__OFFSET, 0x00000014
 4790              	.set CYFLD_SAR_BOOSTPUMP_EN__SIZE, 0x00000001
 4791              	.set CYFLD_SAR_ICONT_LV__OFFSET, 0x00000018
 4792              	.set CYFLD_SAR_ICONT_LV__SIZE, 0x00000002
 4793              	.set CYVAL_SAR_ICONT_LV_NORMAL_PWR, 0x00000000
 4794              	.set CYVAL_SAR_ICONT_LV_HALF_PWR, 0x00000001
 4795              	.set CYVAL_SAR_ICONT_LV_MORE_PWR, 0x00000002
 4796              	.set CYVAL_SAR_ICONT_LV_QUARTER_PWR, 0x00000003
 4797              	.set CYFLD_SAR_DEEPSLEEP_ON__OFFSET, 0x0000001b
 4798              	.set CYFLD_SAR_DEEPSLEEP_ON__SIZE, 0x00000001
 4799              	.set CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET, 0x0000001c
 4800              	.set CYFLD_SAR_DSI_SYNC_CONFIG__SIZE, 0x00000001
 4801              	.set CYFLD_SAR_DSI_MODE__OFFSET, 0x0000001d
 4802              	.set CYFLD_SAR_DSI_MODE__SIZE, 0x00000001
 4803              	.set CYFLD_SAR_SWITCH_DISABLE__OFFSET, 0x0000001e
 4804              	.set CYFLD_SAR_SWITCH_DISABLE__SIZE, 0x00000001
 4805              	.set CYFLD_SAR_ENABLED__OFFSET, 0x0000001f
 4806              	.set CYFLD_SAR_ENABLED__SIZE, 0x00000001
 4807              	.set CYREG_SAR_SAMPLE_CTRL, 0x403a0004
 4808              	.set CYFLD_SAR_SUB_RESOLUTION__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 86


 4809              	.set CYFLD_SAR_SUB_RESOLUTION__SIZE, 0x00000001
 4810              	.set CYVAL_SAR_SUB_RESOLUTION_8B, 0x00000000
 4811              	.set CYVAL_SAR_SUB_RESOLUTION_10B, 0x00000001
 4812              	.set CYFLD_SAR_LEFT_ALIGN__OFFSET, 0x00000001
 4813              	.set CYFLD_SAR_LEFT_ALIGN__SIZE, 0x00000001
 4814              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET, 0x00000002
 4815              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE, 0x00000001
 4816              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED, 0x00000000
 4817              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED, 0x00000001
 4818              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET, 0x00000003
 4819              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE, 0x00000001
 4820              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED, 0x00000000
 4821              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED, 0x00000001
 4822              	.set CYFLD_SAR_AVG_CNT__OFFSET, 0x00000004
 4823              	.set CYFLD_SAR_AVG_CNT__SIZE, 0x00000003
 4824              	.set CYFLD_SAR_AVG_SHIFT__OFFSET, 0x00000007
 4825              	.set CYFLD_SAR_AVG_SHIFT__SIZE, 0x00000001
 4826              	.set CYFLD_SAR_CONTINUOUS__OFFSET, 0x00000010
 4827              	.set CYFLD_SAR_CONTINUOUS__SIZE, 0x00000001
 4828              	.set CYFLD_SAR_DSI_TRIGGER_EN__OFFSET, 0x00000011
 4829              	.set CYFLD_SAR_DSI_TRIGGER_EN__SIZE, 0x00000001
 4830              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET, 0x00000012
 4831              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE, 0x00000001
 4832              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET, 0x00000013
 4833              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE, 0x00000001
 4834              	.set CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET, 0x0000001f
 4835              	.set CYFLD_SAR_EOS_DSI_OUT_EN__SIZE, 0x00000001
 4836              	.set CYREG_SAR_SAMPLE_TIME01, 0x403a0010
 4837              	.set CYFLD_SAR_SAMPLE_TIME0__OFFSET, 0x00000000
 4838              	.set CYFLD_SAR_SAMPLE_TIME0__SIZE, 0x0000000a
 4839              	.set CYFLD_SAR_SAMPLE_TIME1__OFFSET, 0x00000010
 4840              	.set CYFLD_SAR_SAMPLE_TIME1__SIZE, 0x0000000a
 4841              	.set CYREG_SAR_SAMPLE_TIME23, 0x403a0014
 4842              	.set CYFLD_SAR_SAMPLE_TIME2__OFFSET, 0x00000000
 4843              	.set CYFLD_SAR_SAMPLE_TIME2__SIZE, 0x0000000a
 4844              	.set CYFLD_SAR_SAMPLE_TIME3__OFFSET, 0x00000010
 4845              	.set CYFLD_SAR_SAMPLE_TIME3__SIZE, 0x0000000a
 4846              	.set CYREG_SAR_RANGE_THRES, 0x403a0018
 4847              	.set CYFLD_SAR_RANGE_LOW__OFFSET, 0x00000000
 4848              	.set CYFLD_SAR_RANGE_LOW__SIZE, 0x00000010
 4849              	.set CYFLD_SAR_RANGE_HIGH__OFFSET, 0x00000010
 4850              	.set CYFLD_SAR_RANGE_HIGH__SIZE, 0x00000010
 4851              	.set CYREG_SAR_RANGE_COND, 0x403a001c
 4852              	.set CYFLD_SAR_RANGE_COND__OFFSET, 0x0000001e
 4853              	.set CYFLD_SAR_RANGE_COND__SIZE, 0x00000002
 4854              	.set CYVAL_SAR_RANGE_COND_BELOW, 0x00000000
 4855              	.set CYVAL_SAR_RANGE_COND_INSIDE, 0x00000001
 4856              	.set CYVAL_SAR_RANGE_COND_ABOVE, 0x00000002
 4857              	.set CYVAL_SAR_RANGE_COND_OUTSIDE, 0x00000003
 4858              	.set CYREG_SAR_CHAN_EN, 0x403a0020
 4859              	.set CYFLD_SAR_CHAN_EN__OFFSET, 0x00000000
 4860              	.set CYFLD_SAR_CHAN_EN__SIZE, 0x00000010
 4861              	.set CYREG_SAR_START_CTRL, 0x403a0024
 4862              	.set CYFLD_SAR_FW_TRIGGER__OFFSET, 0x00000000
 4863              	.set CYFLD_SAR_FW_TRIGGER__SIZE, 0x00000001
 4864              	.set CYREG_SAR_DFT_CTRL, 0x403a0030
 4865              	.set CYFLD_SAR_DLY_INC__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 87


 4866              	.set CYFLD_SAR_DLY_INC__SIZE, 0x00000001
 4867              	.set CYFLD_SAR_HIZ__OFFSET, 0x00000001
 4868              	.set CYFLD_SAR_HIZ__SIZE, 0x00000001
 4869              	.set CYFLD_SAR_DFT_INC__OFFSET, 0x00000010
 4870              	.set CYFLD_SAR_DFT_INC__SIZE, 0x00000004
 4871              	.set CYFLD_SAR_DFT_OUTC__OFFSET, 0x00000014
 4872              	.set CYFLD_SAR_DFT_OUTC__SIZE, 0x00000003
 4873              	.set CYFLD_SAR_SEL_CSEL_DFT__OFFSET, 0x00000018
 4874              	.set CYFLD_SAR_SEL_CSEL_DFT__SIZE, 0x00000004
 4875              	.set CYFLD_SAR_EN_CSEL_DFT__OFFSET, 0x0000001c
 4876              	.set CYFLD_SAR_EN_CSEL_DFT__SIZE, 0x00000001
 4877              	.set CYFLD_SAR_DCEN__OFFSET, 0x0000001d
 4878              	.set CYFLD_SAR_DCEN__SIZE, 0x00000001
 4879              	.set CYFLD_SAR_ADFT_OVERRIDE__OFFSET, 0x0000001f
 4880              	.set CYFLD_SAR_ADFT_OVERRIDE__SIZE, 0x00000001
 4881              	.set CYREG_SAR_CHAN_CONFIG0, 0x403a0080
 4882              	.set CYFLD_SAR_PIN_ADDR__OFFSET, 0x00000000
 4883              	.set CYFLD_SAR_PIN_ADDR__SIZE, 0x00000003
 4884              	.set CYFLD_SAR_PORT_ADDR__OFFSET, 0x00000004
 4885              	.set CYFLD_SAR_PORT_ADDR__SIZE, 0x00000003
 4886              	.set CYVAL_SAR_PORT_ADDR_SARMUX, 0x00000000
 4887              	.set CYVAL_SAR_PORT_ADDR_CTB0, 0x00000001
 4888              	.set CYVAL_SAR_PORT_ADDR_CTB1, 0x00000002
 4889              	.set CYVAL_SAR_PORT_ADDR_CTB2, 0x00000003
 4890              	.set CYVAL_SAR_PORT_ADDR_CTB3, 0x00000004
 4891              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2, 0x00000005
 4892              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1, 0x00000006
 4893              	.set CYVAL_SAR_PORT_ADDR_SARMUX_VIRT, 0x00000007
 4894              	.set CYFLD_SAR_DIFFERENTIAL_EN__OFFSET, 0x00000008
 4895              	.set CYFLD_SAR_DIFFERENTIAL_EN__SIZE, 0x00000001
 4896              	.set CYFLD_SAR_RESOLUTION__OFFSET, 0x00000009
 4897              	.set CYFLD_SAR_RESOLUTION__SIZE, 0x00000001
 4898              	.set CYVAL_SAR_RESOLUTION_MAXRES, 0x00000000
 4899              	.set CYVAL_SAR_RESOLUTION_SUBRES, 0x00000001
 4900              	.set CYFLD_SAR_AVG_EN__OFFSET, 0x0000000a
 4901              	.set CYFLD_SAR_AVG_EN__SIZE, 0x00000001
 4902              	.set CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 4903              	.set CYFLD_SAR_SAMPLE_TIME_SEL__SIZE, 0x00000002
 4904              	.set CYFLD_SAR_DSI_OUT_EN__OFFSET, 0x0000001f
 4905              	.set CYFLD_SAR_DSI_OUT_EN__SIZE, 0x00000001
 4906              	.set CYREG_SAR_CHAN_CONFIG1, 0x403a0084
 4907              	.set CYREG_SAR_CHAN_CONFIG2, 0x403a0088
 4908              	.set CYREG_SAR_CHAN_CONFIG3, 0x403a008c
 4909              	.set CYREG_SAR_CHAN_CONFIG4, 0x403a0090
 4910              	.set CYREG_SAR_CHAN_CONFIG5, 0x403a0094
 4911              	.set CYREG_SAR_CHAN_CONFIG6, 0x403a0098
 4912              	.set CYREG_SAR_CHAN_CONFIG7, 0x403a009c
 4913              	.set CYREG_SAR_CHAN_CONFIG8, 0x403a00a0
 4914              	.set CYREG_SAR_CHAN_CONFIG9, 0x403a00a4
 4915              	.set CYREG_SAR_CHAN_CONFIG10, 0x403a00a8
 4916              	.set CYREG_SAR_CHAN_CONFIG11, 0x403a00ac
 4917              	.set CYREG_SAR_CHAN_CONFIG12, 0x403a00b0
 4918              	.set CYREG_SAR_CHAN_CONFIG13, 0x403a00b4
 4919              	.set CYREG_SAR_CHAN_CONFIG14, 0x403a00b8
 4920              	.set CYREG_SAR_CHAN_CONFIG15, 0x403a00bc
 4921              	.set CYREG_SAR_CHAN_WORK0, 0x403a0100
 4922              	.set CYFLD_SAR_WORK__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 88


 4923              	.set CYFLD_SAR_WORK__SIZE, 0x00000010
 4924              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET, 0x0000001f
 4925              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE, 0x00000001
 4926              	.set CYREG_SAR_CHAN_WORK1, 0x403a0104
 4927              	.set CYREG_SAR_CHAN_WORK2, 0x403a0108
 4928              	.set CYREG_SAR_CHAN_WORK3, 0x403a010c
 4929              	.set CYREG_SAR_CHAN_WORK4, 0x403a0110
 4930              	.set CYREG_SAR_CHAN_WORK5, 0x403a0114
 4931              	.set CYREG_SAR_CHAN_WORK6, 0x403a0118
 4932              	.set CYREG_SAR_CHAN_WORK7, 0x403a011c
 4933              	.set CYREG_SAR_CHAN_WORK8, 0x403a0120
 4934              	.set CYREG_SAR_CHAN_WORK9, 0x403a0124
 4935              	.set CYREG_SAR_CHAN_WORK10, 0x403a0128
 4936              	.set CYREG_SAR_CHAN_WORK11, 0x403a012c
 4937              	.set CYREG_SAR_CHAN_WORK12, 0x403a0130
 4938              	.set CYREG_SAR_CHAN_WORK13, 0x403a0134
 4939              	.set CYREG_SAR_CHAN_WORK14, 0x403a0138
 4940              	.set CYREG_SAR_CHAN_WORK15, 0x403a013c
 4941              	.set CYREG_SAR_CHAN_RESULT0, 0x403a0180
 4942              	.set CYFLD_SAR_RESULT__OFFSET, 0x00000000
 4943              	.set CYFLD_SAR_RESULT__SIZE, 0x00000010
 4944              	.set CYFLD_SAR_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 4945              	.set CYFLD_SAR_SATURATE_INTR_MIR__SIZE, 0x00000001
 4946              	.set CYFLD_SAR_RANGE_INTR_MIR__OFFSET, 0x0000001e
 4947              	.set CYFLD_SAR_RANGE_INTR_MIR__SIZE, 0x00000001
 4948              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET, 0x0000001f
 4949              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE, 0x00000001
 4950              	.set CYREG_SAR_CHAN_RESULT1, 0x403a0184
 4951              	.set CYREG_SAR_CHAN_RESULT2, 0x403a0188
 4952              	.set CYREG_SAR_CHAN_RESULT3, 0x403a018c
 4953              	.set CYREG_SAR_CHAN_RESULT4, 0x403a0190
 4954              	.set CYREG_SAR_CHAN_RESULT5, 0x403a0194
 4955              	.set CYREG_SAR_CHAN_RESULT6, 0x403a0198
 4956              	.set CYREG_SAR_CHAN_RESULT7, 0x403a019c
 4957              	.set CYREG_SAR_CHAN_RESULT8, 0x403a01a0
 4958              	.set CYREG_SAR_CHAN_RESULT9, 0x403a01a4
 4959              	.set CYREG_SAR_CHAN_RESULT10, 0x403a01a8
 4960              	.set CYREG_SAR_CHAN_RESULT11, 0x403a01ac
 4961              	.set CYREG_SAR_CHAN_RESULT12, 0x403a01b0
 4962              	.set CYREG_SAR_CHAN_RESULT13, 0x403a01b4
 4963              	.set CYREG_SAR_CHAN_RESULT14, 0x403a01b8
 4964              	.set CYREG_SAR_CHAN_RESULT15, 0x403a01bc
 4965              	.set CYREG_SAR_CHAN_WORK_VALID, 0x403a0200
 4966              	.set CYFLD_SAR_CHAN_WORK_VALID__OFFSET, 0x00000000
 4967              	.set CYFLD_SAR_CHAN_WORK_VALID__SIZE, 0x00000010
 4968              	.set CYREG_SAR_CHAN_RESULT_VALID, 0x403a0204
 4969              	.set CYFLD_SAR_CHAN_RESULT_VALID__OFFSET, 0x00000000
 4970              	.set CYFLD_SAR_CHAN_RESULT_VALID__SIZE, 0x00000010
 4971              	.set CYREG_SAR_STATUS, 0x403a0208
 4972              	.set CYFLD_SAR_CUR_CHAN__OFFSET, 0x00000000
 4973              	.set CYFLD_SAR_CUR_CHAN__SIZE, 0x00000005
 4974              	.set CYFLD_SAR_SW_VREF_NEG__OFFSET, 0x0000001e
 4975              	.set CYFLD_SAR_SW_VREF_NEG__SIZE, 0x00000001
 4976              	.set CYFLD_SAR_BUSY__OFFSET, 0x0000001f
 4977              	.set CYFLD_SAR_BUSY__SIZE, 0x00000001
 4978              	.set CYREG_SAR_AVG_STAT, 0x403a020c
 4979              	.set CYFLD_SAR_CUR_AVG_ACCU__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 89


 4980              	.set CYFLD_SAR_CUR_AVG_ACCU__SIZE, 0x00000014
 4981              	.set CYFLD_SAR_CUR_AVG_CNT__OFFSET, 0x00000018
 4982              	.set CYFLD_SAR_CUR_AVG_CNT__SIZE, 0x00000008
 4983              	.set CYREG_SAR_INTR, 0x403a0210
 4984              	.set CYFLD_SAR_EOS_INTR__OFFSET, 0x00000000
 4985              	.set CYFLD_SAR_EOS_INTR__SIZE, 0x00000001
 4986              	.set CYFLD_SAR_OVERFLOW_INTR__OFFSET, 0x00000001
 4987              	.set CYFLD_SAR_OVERFLOW_INTR__SIZE, 0x00000001
 4988              	.set CYFLD_SAR_FW_COLLISION_INTR__OFFSET, 0x00000002
 4989              	.set CYFLD_SAR_FW_COLLISION_INTR__SIZE, 0x00000001
 4990              	.set CYFLD_SAR_DSI_COLLISION_INTR__OFFSET, 0x00000003
 4991              	.set CYFLD_SAR_DSI_COLLISION_INTR__SIZE, 0x00000001
 4992              	.set CYFLD_SAR_INJ_EOC_INTR__OFFSET, 0x00000004
 4993              	.set CYFLD_SAR_INJ_EOC_INTR__SIZE, 0x00000001
 4994              	.set CYFLD_SAR_INJ_SATURATE_INTR__OFFSET, 0x00000005
 4995              	.set CYFLD_SAR_INJ_SATURATE_INTR__SIZE, 0x00000001
 4996              	.set CYFLD_SAR_INJ_RANGE_INTR__OFFSET, 0x00000006
 4997              	.set CYFLD_SAR_INJ_RANGE_INTR__SIZE, 0x00000001
 4998              	.set CYFLD_SAR_INJ_COLLISION_INTR__OFFSET, 0x00000007
 4999              	.set CYFLD_SAR_INJ_COLLISION_INTR__SIZE, 0x00000001
 5000              	.set CYREG_SAR_INTR_SET, 0x403a0214
 5001              	.set CYFLD_SAR_EOS_SET__OFFSET, 0x00000000
 5002              	.set CYFLD_SAR_EOS_SET__SIZE, 0x00000001
 5003              	.set CYFLD_SAR_OVERFLOW_SET__OFFSET, 0x00000001
 5004              	.set CYFLD_SAR_OVERFLOW_SET__SIZE, 0x00000001
 5005              	.set CYFLD_SAR_FW_COLLISION_SET__OFFSET, 0x00000002
 5006              	.set CYFLD_SAR_FW_COLLISION_SET__SIZE, 0x00000001
 5007              	.set CYFLD_SAR_DSI_COLLISION_SET__OFFSET, 0x00000003
 5008              	.set CYFLD_SAR_DSI_COLLISION_SET__SIZE, 0x00000001
 5009              	.set CYFLD_SAR_INJ_EOC_SET__OFFSET, 0x00000004
 5010              	.set CYFLD_SAR_INJ_EOC_SET__SIZE, 0x00000001
 5011              	.set CYFLD_SAR_INJ_SATURATE_SET__OFFSET, 0x00000005
 5012              	.set CYFLD_SAR_INJ_SATURATE_SET__SIZE, 0x00000001
 5013              	.set CYFLD_SAR_INJ_RANGE_SET__OFFSET, 0x00000006
 5014              	.set CYFLD_SAR_INJ_RANGE_SET__SIZE, 0x00000001
 5015              	.set CYFLD_SAR_INJ_COLLISION_SET__OFFSET, 0x00000007
 5016              	.set CYFLD_SAR_INJ_COLLISION_SET__SIZE, 0x00000001
 5017              	.set CYREG_SAR_INTR_MASK, 0x403a0218
 5018              	.set CYFLD_SAR_EOS_MASK__OFFSET, 0x00000000
 5019              	.set CYFLD_SAR_EOS_MASK__SIZE, 0x00000001
 5020              	.set CYFLD_SAR_OVERFLOW_MASK__OFFSET, 0x00000001
 5021              	.set CYFLD_SAR_OVERFLOW_MASK__SIZE, 0x00000001
 5022              	.set CYFLD_SAR_FW_COLLISION_MASK__OFFSET, 0x00000002
 5023              	.set CYFLD_SAR_FW_COLLISION_MASK__SIZE, 0x00000001
 5024              	.set CYFLD_SAR_DSI_COLLISION_MASK__OFFSET, 0x00000003
 5025              	.set CYFLD_SAR_DSI_COLLISION_MASK__SIZE, 0x00000001
 5026              	.set CYFLD_SAR_INJ_EOC_MASK__OFFSET, 0x00000004
 5027              	.set CYFLD_SAR_INJ_EOC_MASK__SIZE, 0x00000001
 5028              	.set CYFLD_SAR_INJ_SATURATE_MASK__OFFSET, 0x00000005
 5029              	.set CYFLD_SAR_INJ_SATURATE_MASK__SIZE, 0x00000001
 5030              	.set CYFLD_SAR_INJ_RANGE_MASK__OFFSET, 0x00000006
 5031              	.set CYFLD_SAR_INJ_RANGE_MASK__SIZE, 0x00000001
 5032              	.set CYFLD_SAR_INJ_COLLISION_MASK__OFFSET, 0x00000007
 5033              	.set CYFLD_SAR_INJ_COLLISION_MASK__SIZE, 0x00000001
 5034              	.set CYREG_SAR_INTR_MASKED, 0x403a021c
 5035              	.set CYFLD_SAR_EOS_MASKED__OFFSET, 0x00000000
 5036              	.set CYFLD_SAR_EOS_MASKED__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 90


 5037              	.set CYFLD_SAR_OVERFLOW_MASKED__OFFSET, 0x00000001
 5038              	.set CYFLD_SAR_OVERFLOW_MASKED__SIZE, 0x00000001
 5039              	.set CYFLD_SAR_FW_COLLISION_MASKED__OFFSET, 0x00000002
 5040              	.set CYFLD_SAR_FW_COLLISION_MASKED__SIZE, 0x00000001
 5041              	.set CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET, 0x00000003
 5042              	.set CYFLD_SAR_DSI_COLLISION_MASKED__SIZE, 0x00000001
 5043              	.set CYFLD_SAR_INJ_EOC_MASKED__OFFSET, 0x00000004
 5044              	.set CYFLD_SAR_INJ_EOC_MASKED__SIZE, 0x00000001
 5045              	.set CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET, 0x00000005
 5046              	.set CYFLD_SAR_INJ_SATURATE_MASKED__SIZE, 0x00000001
 5047              	.set CYFLD_SAR_INJ_RANGE_MASKED__OFFSET, 0x00000006
 5048              	.set CYFLD_SAR_INJ_RANGE_MASKED__SIZE, 0x00000001
 5049              	.set CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET, 0x00000007
 5050              	.set CYFLD_SAR_INJ_COLLISION_MASKED__SIZE, 0x00000001
 5051              	.set CYREG_SAR_SATURATE_INTR, 0x403a0220
 5052              	.set CYFLD_SAR_SATURATE_INTR__OFFSET, 0x00000000
 5053              	.set CYFLD_SAR_SATURATE_INTR__SIZE, 0x00000010
 5054              	.set CYREG_SAR_SATURATE_INTR_SET, 0x403a0224
 5055              	.set CYFLD_SAR_SATURATE_SET__OFFSET, 0x00000000
 5056              	.set CYFLD_SAR_SATURATE_SET__SIZE, 0x00000010
 5057              	.set CYREG_SAR_SATURATE_INTR_MASK, 0x403a0228
 5058              	.set CYFLD_SAR_SATURATE_MASK__OFFSET, 0x00000000
 5059              	.set CYFLD_SAR_SATURATE_MASK__SIZE, 0x00000010
 5060              	.set CYREG_SAR_SATURATE_INTR_MASKED, 0x403a022c
 5061              	.set CYFLD_SAR_SATURATE_MASKED__OFFSET, 0x00000000
 5062              	.set CYFLD_SAR_SATURATE_MASKED__SIZE, 0x00000010
 5063              	.set CYREG_SAR_RANGE_INTR, 0x403a0230
 5064              	.set CYFLD_SAR_RANGE_INTR__OFFSET, 0x00000000
 5065              	.set CYFLD_SAR_RANGE_INTR__SIZE, 0x00000010
 5066              	.set CYREG_SAR_RANGE_INTR_SET, 0x403a0234
 5067              	.set CYFLD_SAR_RANGE_SET__OFFSET, 0x00000000
 5068              	.set CYFLD_SAR_RANGE_SET__SIZE, 0x00000010
 5069              	.set CYREG_SAR_RANGE_INTR_MASK, 0x403a0238
 5070              	.set CYFLD_SAR_RANGE_MASK__OFFSET, 0x00000000
 5071              	.set CYFLD_SAR_RANGE_MASK__SIZE, 0x00000010
 5072              	.set CYREG_SAR_RANGE_INTR_MASKED, 0x403a023c
 5073              	.set CYFLD_SAR_RANGE_MASKED__OFFSET, 0x00000000
 5074              	.set CYFLD_SAR_RANGE_MASKED__SIZE, 0x00000010
 5075              	.set CYREG_SAR_INTR_CAUSE, 0x403a0240
 5076              	.set CYFLD_SAR_EOS_MASKED_MIR__OFFSET, 0x00000000
 5077              	.set CYFLD_SAR_EOS_MASKED_MIR__SIZE, 0x00000001
 5078              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET, 0x00000001
 5079              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE, 0x00000001
 5080              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET, 0x00000002
 5081              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE, 0x00000001
 5082              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET, 0x00000003
 5083              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE, 0x00000001
 5084              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET, 0x00000004
 5085              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE, 0x00000001
 5086              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET, 0x00000005
 5087              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE, 0x00000001
 5088              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET, 0x00000006
 5089              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE, 0x00000001
 5090              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET, 0x00000007
 5091              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE, 0x00000001
 5092              	.set CYFLD_SAR_SATURATE_MASKED_RED__OFFSET, 0x0000001e
 5093              	.set CYFLD_SAR_SATURATE_MASKED_RED__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 91


 5094              	.set CYFLD_SAR_RANGE_MASKED_RED__OFFSET, 0x0000001f
 5095              	.set CYFLD_SAR_RANGE_MASKED_RED__SIZE, 0x00000001
 5096              	.set CYREG_SAR_INJ_CHAN_CONFIG, 0x403a0280
 5097              	.set CYFLD_SAR_INJ_PIN_ADDR__OFFSET, 0x00000000
 5098              	.set CYFLD_SAR_INJ_PIN_ADDR__SIZE, 0x00000003
 5099              	.set CYFLD_SAR_INJ_PORT_ADDR__OFFSET, 0x00000004
 5100              	.set CYFLD_SAR_INJ_PORT_ADDR__SIZE, 0x00000003
 5101              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX, 0x00000000
 5102              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB0, 0x00000001
 5103              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB1, 0x00000002
 5104              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB2, 0x00000003
 5105              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB3, 0x00000004
 5106              	.set CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT, 0x00000006
 5107              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT, 0x00000007
 5108              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET, 0x00000008
 5109              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE, 0x00000001
 5110              	.set CYFLD_SAR_INJ_RESOLUTION__OFFSET, 0x00000009
 5111              	.set CYFLD_SAR_INJ_RESOLUTION__SIZE, 0x00000001
 5112              	.set CYVAL_SAR_INJ_RESOLUTION_12B, 0x00000000
 5113              	.set CYVAL_SAR_INJ_RESOLUTION_SUBRES, 0x00000001
 5114              	.set CYFLD_SAR_INJ_AVG_EN__OFFSET, 0x0000000a
 5115              	.set CYFLD_SAR_INJ_AVG_EN__SIZE, 0x00000001
 5116              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 5117              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE, 0x00000002
 5118              	.set CYFLD_SAR_INJ_TAILGATING__OFFSET, 0x0000001e
 5119              	.set CYFLD_SAR_INJ_TAILGATING__SIZE, 0x00000001
 5120              	.set CYFLD_SAR_INJ_START_EN__OFFSET, 0x0000001f
 5121              	.set CYFLD_SAR_INJ_START_EN__SIZE, 0x00000001
 5122              	.set CYREG_SAR_INJ_RESULT, 0x403a0290
 5123              	.set CYFLD_SAR_INJ_RESULT__OFFSET, 0x00000000
 5124              	.set CYFLD_SAR_INJ_RESULT__SIZE, 0x00000010
 5125              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET, 0x0000001c
 5126              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE, 0x00000001
 5127              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 5128              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE, 0x00000001
 5129              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET, 0x0000001e
 5130              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE, 0x00000001
 5131              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET, 0x0000001f
 5132              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE, 0x00000001
 5133              	.set CYREG_SAR_MUX_SWITCH0, 0x403a0300
 5134              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET, 0x00000000
 5135              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE, 0x00000001
 5136              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET, 0x00000001
 5137              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE, 0x00000001
 5138              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET, 0x00000002
 5139              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE, 0x00000001
 5140              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET, 0x00000003
 5141              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE, 0x00000001
 5142              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET, 0x00000004
 5143              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE, 0x00000001
 5144              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET, 0x00000005
 5145              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE, 0x00000001
 5146              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET, 0x00000006
 5147              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE, 0x00000001
 5148              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET, 0x00000007
 5149              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE, 0x00000001
 5150              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 92


 5151              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE, 0x00000001
 5152              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET, 0x00000009
 5153              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE, 0x00000001
 5154              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET, 0x0000000a
 5155              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE, 0x00000001
 5156              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET, 0x0000000b
 5157              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE, 0x00000001
 5158              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET, 0x0000000c
 5159              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE, 0x00000001
 5160              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET, 0x0000000d
 5161              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE, 0x00000001
 5162              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET, 0x0000000e
 5163              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE, 0x00000001
 5164              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET, 0x0000000f
 5165              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE, 0x00000001
 5166              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET, 0x00000010
 5167              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE, 0x00000001
 5168              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET, 0x00000011
 5169              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE, 0x00000001
 5170              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET, 0x00000012
 5171              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE, 0x00000001
 5172              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET, 0x00000013
 5173              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE, 0x00000001
 5174              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET, 0x00000014
 5175              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE, 0x00000001
 5176              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET, 0x00000015
 5177              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE, 0x00000001
 5178              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET, 0x00000016
 5179              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE, 0x00000001
 5180              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET, 0x00000017
 5181              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE, 0x00000001
 5182              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET, 0x00000018
 5183              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE, 0x00000001
 5184              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET, 0x00000019
 5185              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE, 0x00000001
 5186              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET, 0x0000001a
 5187              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE, 0x00000001
 5188              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET, 0x0000001b
 5189              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE, 0x00000001
 5190              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET, 0x0000001c
 5191              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE, 0x00000001
 5192              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET, 0x0000001d
 5193              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE, 0x00000001
 5194              	.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x403a0304
 5195              	.set CYREG_SAR_MUX_SWITCH1, 0x403a0308
 5196              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET, 0x00000000
 5197              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE, 0x00000001
 5198              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET, 0x00000001
 5199              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE, 0x00000001
 5200              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET, 0x00000002
 5201              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE, 0x00000001
 5202              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET, 0x00000003
 5203              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE, 0x00000001
 5204              	.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x403a030c
 5205              	.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x403a0340
 5206              	.set CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET, 0x00000000
 5207              	.set CYFLD_SAR_MUX_HW_CTRL_P0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 93


 5208              	.set CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET, 0x00000001
 5209              	.set CYFLD_SAR_MUX_HW_CTRL_P1__SIZE, 0x00000001
 5210              	.set CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET, 0x00000002
 5211              	.set CYFLD_SAR_MUX_HW_CTRL_P2__SIZE, 0x00000001
 5212              	.set CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET, 0x00000003
 5213              	.set CYFLD_SAR_MUX_HW_CTRL_P3__SIZE, 0x00000001
 5214              	.set CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET, 0x00000004
 5215              	.set CYFLD_SAR_MUX_HW_CTRL_P4__SIZE, 0x00000001
 5216              	.set CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET, 0x00000005
 5217              	.set CYFLD_SAR_MUX_HW_CTRL_P5__SIZE, 0x00000001
 5218              	.set CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET, 0x00000006
 5219              	.set CYFLD_SAR_MUX_HW_CTRL_P6__SIZE, 0x00000001
 5220              	.set CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET, 0x00000007
 5221              	.set CYFLD_SAR_MUX_HW_CTRL_P7__SIZE, 0x00000001
 5222              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET, 0x00000010
 5223              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE, 0x00000001
 5224              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET, 0x00000011
 5225              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE, 0x00000001
 5226              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET, 0x00000012
 5227              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE, 0x00000001
 5228              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET, 0x00000013
 5229              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE, 0x00000001
 5230              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET, 0x00000016
 5231              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE, 0x00000001
 5232              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET, 0x00000017
 5233              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE, 0x00000001
 5234              	.set CYREG_SAR_MUX_SWITCH_STATUS, 0x403a0348
 5235              	.set CYREG_SAR_PUMP_CTRL, 0x403a0380
 5236              	.set CYFLD_SAR_CLOCK_SEL__OFFSET, 0x00000000
 5237              	.set CYFLD_SAR_CLOCK_SEL__SIZE, 0x00000001
 5238              	.set CYREG_SAR_ANA_TRIM, 0x403a0f00
 5239              	.set CYFLD_SAR_CAP_TRIM__OFFSET, 0x00000000
 5240              	.set CYFLD_SAR_CAP_TRIM__SIZE, 0x00000003
 5241              	.set CYFLD_SAR_TRIMUNIT__OFFSET, 0x00000003
 5242              	.set CYFLD_SAR_TRIMUNIT__SIZE, 0x00000001
 5243              	.set CYREG_SAR_WOUNDING, 0x403a0f04
 5244              	.set CYFLD_SAR_WOUND_RESOLUTION__OFFSET, 0x00000000
 5245              	.set CYFLD_SAR_WOUND_RESOLUTION__SIZE, 0x00000002
 5246              	.set CYVAL_SAR_WOUND_RESOLUTION_12BIT, 0x00000000
 5247              	.set CYVAL_SAR_WOUND_RESOLUTION_10BIT, 0x00000001
 5248              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT, 0x00000002
 5249              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO, 0x00000003
 5250              	.set CYDEV_PASS_BASE, 0x403f0000
 5251              	.set CYDEV_PASS_SIZE, 0x00010000
 5252              	.set CYREG_PASS_INTR_CAUSE, 0x403f0000
 5253              	.set CYFLD_PASS_CTB0_INT__OFFSET, 0x00000000
 5254              	.set CYFLD_PASS_CTB0_INT__SIZE, 0x00000001
 5255              	.set CYREG_PASS_DFT_CTRL, 0x403f0030
 5256              	.set CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET, 0x00000000
 5257              	.set CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE, 0x00000001
 5258              	.set CYREG_PASS_PASS_CTRL, 0x403f0108
 5259              	.set CYFLD_PASS_PMPCLK_BYP__OFFSET, 0x00000000
 5260              	.set CYFLD_PASS_PMPCLK_BYP__SIZE, 0x00000001
 5261              	.set CYFLD_PASS_PMPCLK_SRC__OFFSET, 0x00000001
 5262              	.set CYFLD_PASS_PMPCLK_SRC__SIZE, 0x00000001
 5263              	.set CYFLD_PASS_RMB_BITS__OFFSET, 0x00000008
 5264              	.set CYFLD_PASS_RMB_BITS__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 94


 5265              	.set CYDEV_PASS_DSAB_BASE, 0x403f0e00
 5266              	.set CYDEV_PASS_DSAB_SIZE, 0x00000100
 5267              	.set CYREG_PASS_DSAB_DSAB_CTRL, 0x403f0e00
 5268              	.set CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET, 0x00000000
 5269              	.set CYFLD_PASS_DSAB_CURRENT_SEL__SIZE, 0x00000006
 5270              	.set CYFLD_PASS_DSAB_SEL_OUT__OFFSET, 0x00000008
 5271              	.set CYFLD_PASS_DSAB_SEL_OUT__SIZE, 0x00000004
 5272              	.set CYFLD_PASS_DSAB_REF_SWAP_EN__OFFSET, 0x00000010
 5273              	.set CYFLD_PASS_DSAB_REF_SWAP_EN__SIZE, 0x00000004
 5274              	.set CYFLD_PASS_DSAB_BYPASS_MODE_EN__OFFSET, 0x00000018
 5275              	.set CYFLD_PASS_DSAB_BYPASS_MODE_EN__SIZE, 0x00000001
 5276              	.set CYFLD_PASS_DSAB_STARTUP_RM__OFFSET, 0x0000001c
 5277              	.set CYFLD_PASS_DSAB_STARTUP_RM__SIZE, 0x00000001
 5278              	.set CYFLD_PASS_DSAB_ENABLED__OFFSET, 0x0000001f
 5279              	.set CYFLD_PASS_DSAB_ENABLED__SIZE, 0x00000001
 5280              	.set CYREG_PASS_DSAB_DSAB_DFT, 0x403f0e04
 5281              	.set CYFLD_PASS_DSAB_EN_DFT__OFFSET, 0x00000000
 5282              	.set CYFLD_PASS_DSAB_EN_DFT__SIZE, 0x00000004
 5283              	.set CYREG_PASS_DSAB_TRIM, 0x403f0f00
 5284              	.set CYFLD_PASS_IBIAS_TRIM__OFFSET, 0x00000000
 5285              	.set CYFLD_PASS_IBIAS_TRIM__SIZE, 0x00000004
 5286              	.set CYFLD_PASS_DSAB_RMB_BITS__OFFSET, 0x00000004
 5287              	.set CYFLD_PASS_DSAB_RMB_BITS__SIZE, 0x00000002
 5288              	.set CYDEV_CM0P_BASE, 0xe0000000
 5289              	.set CYDEV_CM0P_SIZE, 0x00100000
 5290              	.set CYREG_CM0P_DWT_PID4, 0xe0001fd0
 5291              	.set CYFLD_CM0P_VALUE__OFFSET, 0x00000000
 5292              	.set CYFLD_CM0P_VALUE__SIZE, 0x00000020
 5293              	.set CYREG_CM0P_DWT_PID0, 0xe0001fe0
 5294              	.set CYREG_CM0P_DWT_PID1, 0xe0001fe4
 5295              	.set CYREG_CM0P_DWT_PID2, 0xe0001fe8
 5296              	.set CYREG_CM0P_DWT_PID3, 0xe0001fec
 5297              	.set CYREG_CM0P_DWT_CID0, 0xe0001ff0
 5298              	.set CYREG_CM0P_DWT_CID1, 0xe0001ff4
 5299              	.set CYREG_CM0P_DWT_CID2, 0xe0001ff8
 5300              	.set CYREG_CM0P_DWT_CID3, 0xe0001ffc
 5301              	.set CYREG_CM0P_BP_PID4, 0xe0002fd0
 5302              	.set CYREG_CM0P_BP_PID0, 0xe0002fe0
 5303              	.set CYREG_CM0P_BP_PID1, 0xe0002fe4
 5304              	.set CYREG_CM0P_BP_PID2, 0xe0002fe8
 5305              	.set CYREG_CM0P_BP_PID3, 0xe0002fec
 5306              	.set CYREG_CM0P_BP_CID0, 0xe0002ff0
 5307              	.set CYREG_CM0P_BP_CID1, 0xe0002ff4
 5308              	.set CYREG_CM0P_BP_CID2, 0xe0002ff8
 5309              	.set CYREG_CM0P_BP_CID3, 0xe0002ffc
 5310              	.set CYREG_CM0P_SYST_CSR, 0xe000e010
 5311              	.set CYFLD_CM0P_ENABLE__OFFSET, 0x00000000
 5312              	.set CYFLD_CM0P_ENABLE__SIZE, 0x00000001
 5313              	.set CYFLD_CM0P_TICKINT__OFFSET, 0x00000001
 5314              	.set CYFLD_CM0P_TICKINT__SIZE, 0x00000001
 5315              	.set CYFLD_CM0P_CLKSOURCE__OFFSET, 0x00000002
 5316              	.set CYFLD_CM0P_CLKSOURCE__SIZE, 0x00000001
 5317              	.set CYFLD_CM0P_COUNTFLAG__OFFSET, 0x00000010
 5318              	.set CYFLD_CM0P_COUNTFLAG__SIZE, 0x00000001
 5319              	.set CYREG_CM0P_SYST_RVR, 0xe000e014
 5320              	.set CYFLD_CM0P_RELOAD__OFFSET, 0x00000000
 5321              	.set CYFLD_CM0P_RELOAD__SIZE, 0x00000018
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 95


 5322              	.set CYREG_CM0P_SYST_CVR, 0xe000e018
 5323              	.set CYFLD_CM0P_CURRENT__OFFSET, 0x00000000
 5324              	.set CYFLD_CM0P_CURRENT__SIZE, 0x00000018
 5325              	.set CYREG_CM0P_SYST_CALIB, 0xe000e01c
 5326              	.set CYFLD_CM0P_TENMS__OFFSET, 0x00000000
 5327              	.set CYFLD_CM0P_TENMS__SIZE, 0x00000018
 5328              	.set CYFLD_CM0P_SKEW__OFFSET, 0x0000001e
 5329              	.set CYFLD_CM0P_SKEW__SIZE, 0x00000001
 5330              	.set CYFLD_CM0P_NOREF__OFFSET, 0x0000001f
 5331              	.set CYFLD_CM0P_NOREF__SIZE, 0x00000001
 5332              	.set CYREG_CM0P_ISER, 0xe000e100
 5333              	.set CYFLD_CM0P_SETENA__OFFSET, 0x00000000
 5334              	.set CYFLD_CM0P_SETENA__SIZE, 0x00000020
 5335              	.set CYREG_CM0P_ICER, 0xe000e180
 5336              	.set CYFLD_CM0P_CLRENA__OFFSET, 0x00000000
 5337              	.set CYFLD_CM0P_CLRENA__SIZE, 0x00000020
 5338              	.set CYREG_CM0P_ISPR, 0xe000e200
 5339              	.set CYFLD_CM0P_SETPEND__OFFSET, 0x00000000
 5340              	.set CYFLD_CM0P_SETPEND__SIZE, 0x00000020
 5341              	.set CYREG_CM0P_ICPR, 0xe000e280
 5342              	.set CYFLD_CM0P_CLRPEND__OFFSET, 0x00000000
 5343              	.set CYFLD_CM0P_CLRPEND__SIZE, 0x00000020
 5344              	.set CYREG_CM0P_IPR0, 0xe000e400
 5345              	.set CYFLD_CM0P_PRI_N0__OFFSET, 0x00000006
 5346              	.set CYFLD_CM0P_PRI_N0__SIZE, 0x00000002
 5347              	.set CYFLD_CM0P_PRI_N1__OFFSET, 0x0000000e
 5348              	.set CYFLD_CM0P_PRI_N1__SIZE, 0x00000002
 5349              	.set CYFLD_CM0P_PRI_N2__OFFSET, 0x00000016
 5350              	.set CYFLD_CM0P_PRI_N2__SIZE, 0x00000002
 5351              	.set CYFLD_CM0P_PRI_N3__OFFSET, 0x0000001e
 5352              	.set CYFLD_CM0P_PRI_N3__SIZE, 0x00000002
 5353              	.set CYREG_CM0P_IPR1, 0xe000e404
 5354              	.set CYREG_CM0P_IPR2, 0xe000e408
 5355              	.set CYREG_CM0P_IPR3, 0xe000e40c
 5356              	.set CYREG_CM0P_IPR4, 0xe000e410
 5357              	.set CYREG_CM0P_IPR5, 0xe000e414
 5358              	.set CYREG_CM0P_IPR6, 0xe000e418
 5359              	.set CYREG_CM0P_IPR7, 0xe000e41c
 5360              	.set CYREG_CM0P_CPUID, 0xe000ed00
 5361              	.set CYFLD_CM0P_REVISION__OFFSET, 0x00000000
 5362              	.set CYFLD_CM0P_REVISION__SIZE, 0x00000004
 5363              	.set CYFLD_CM0P_PARTNO__OFFSET, 0x00000004
 5364              	.set CYFLD_CM0P_PARTNO__SIZE, 0x0000000c
 5365              	.set CYFLD_CM0P_CONSTANT__OFFSET, 0x00000010
 5366              	.set CYFLD_CM0P_CONSTANT__SIZE, 0x00000004
 5367              	.set CYFLD_CM0P_VARIANT__OFFSET, 0x00000014
 5368              	.set CYFLD_CM0P_VARIANT__SIZE, 0x00000004
 5369              	.set CYFLD_CM0P_IMPLEMENTER__OFFSET, 0x00000018
 5370              	.set CYFLD_CM0P_IMPLEMENTER__SIZE, 0x00000008
 5371              	.set CYREG_CM0P_ICSR, 0xe000ed04
 5372              	.set CYFLD_CM0P_VECTACTIVE__OFFSET, 0x00000000
 5373              	.set CYFLD_CM0P_VECTACTIVE__SIZE, 0x00000009
 5374              	.set CYFLD_CM0P_VECTPENDING__OFFSET, 0x0000000c
 5375              	.set CYFLD_CM0P_VECTPENDING__SIZE, 0x00000009
 5376              	.set CYFLD_CM0P_ISRPENDING__OFFSET, 0x00000016
 5377              	.set CYFLD_CM0P_ISRPENDING__SIZE, 0x00000001
 5378              	.set CYFLD_CM0P_ISRPREEMPT__OFFSET, 0x00000017
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 96


 5379              	.set CYFLD_CM0P_ISRPREEMPT__SIZE, 0x00000001
 5380              	.set CYFLD_CM0P_PENDSTCLR__OFFSET, 0x00000019
 5381              	.set CYFLD_CM0P_PENDSTCLR__SIZE, 0x00000001
 5382              	.set CYFLD_CM0P_PENDSTSETb__OFFSET, 0x0000001a
 5383              	.set CYFLD_CM0P_PENDSTSETb__SIZE, 0x00000001
 5384              	.set CYFLD_CM0P_PENDSVCLR__OFFSET, 0x0000001b
 5385              	.set CYFLD_CM0P_PENDSVCLR__SIZE, 0x00000001
 5386              	.set CYFLD_CM0P_PENDSVSET__OFFSET, 0x0000001c
 5387              	.set CYFLD_CM0P_PENDSVSET__SIZE, 0x00000001
 5388              	.set CYFLD_CM0P_NMIPENDSET__OFFSET, 0x0000001f
 5389              	.set CYFLD_CM0P_NMIPENDSET__SIZE, 0x00000001
 5390              	.set CYREG_CM0P_VTOR, 0xe000ed08
 5391              	.set CYFLD_CM0P_TBLOFF__OFFSET, 0x00000008
 5392              	.set CYFLD_CM0P_TBLOFF__SIZE, 0x00000018
 5393              	.set CYREG_CM0P_AIRCR, 0xe000ed0c
 5394              	.set CYFLD_CM0P_VECTCLRACTIVE__OFFSET, 0x00000001
 5395              	.set CYFLD_CM0P_VECTCLRACTIVE__SIZE, 0x00000001
 5396              	.set CYFLD_CM0P_SYSRESETREQ__OFFSET, 0x00000002
 5397              	.set CYFLD_CM0P_SYSRESETREQ__SIZE, 0x00000001
 5398              	.set CYFLD_CM0P_ENDIANNESS__OFFSET, 0x0000000f
 5399              	.set CYFLD_CM0P_ENDIANNESS__SIZE, 0x00000001
 5400              	.set CYFLD_CM0P_VECTKEY__OFFSET, 0x00000010
 5401              	.set CYFLD_CM0P_VECTKEY__SIZE, 0x00000010
 5402              	.set CYREG_CM0P_SCR, 0xe000ed10
 5403              	.set CYFLD_CM0P_SLEEPONEXIT__OFFSET, 0x00000001
 5404              	.set CYFLD_CM0P_SLEEPONEXIT__SIZE, 0x00000001
 5405              	.set CYFLD_CM0P_SLEEPDEEP__OFFSET, 0x00000002
 5406              	.set CYFLD_CM0P_SLEEPDEEP__SIZE, 0x00000001
 5407              	.set CYFLD_CM0P_SEVONPEND__OFFSET, 0x00000004
 5408              	.set CYFLD_CM0P_SEVONPEND__SIZE, 0x00000001
 5409              	.set CYREG_CM0P_CCR, 0xe000ed14
 5410              	.set CYFLD_CM0P_UNALIGN_TRP__OFFSET, 0x00000003
 5411              	.set CYFLD_CM0P_UNALIGN_TRP__SIZE, 0x00000001
 5412              	.set CYFLD_CM0P_STKALIGN__OFFSET, 0x00000009
 5413              	.set CYFLD_CM0P_STKALIGN__SIZE, 0x00000001
 5414              	.set CYREG_CM0P_SHPR2, 0xe000ed1c
 5415              	.set CYFLD_CM0P_PRI_11__OFFSET, 0x0000001e
 5416              	.set CYFLD_CM0P_PRI_11__SIZE, 0x00000002
 5417              	.set CYREG_CM0P_SHPR3, 0xe000ed20
 5418              	.set CYFLD_CM0P_PRI_14__OFFSET, 0x00000016
 5419              	.set CYFLD_CM0P_PRI_14__SIZE, 0x00000002
 5420              	.set CYFLD_CM0P_PRI_15__OFFSET, 0x0000001e
 5421              	.set CYFLD_CM0P_PRI_15__SIZE, 0x00000002
 5422              	.set CYREG_CM0P_SHCSR, 0xe000ed24
 5423              	.set CYFLD_CM0P_SVCALLPENDED__OFFSET, 0x0000000f
 5424              	.set CYFLD_CM0P_SVCALLPENDED__SIZE, 0x00000001
 5425              	.set CYREG_CM0P_SCS_PID4, 0xe000efd0
 5426              	.set CYREG_CM0P_SCS_PID0, 0xe000efe0
 5427              	.set CYREG_CM0P_SCS_PID1, 0xe000efe4
 5428              	.set CYREG_CM0P_SCS_PID2, 0xe000efe8
 5429              	.set CYREG_CM0P_SCS_PID3, 0xe000efec
 5430              	.set CYREG_CM0P_SCS_CID0, 0xe000eff0
 5431              	.set CYREG_CM0P_SCS_CID1, 0xe000eff4
 5432              	.set CYREG_CM0P_SCS_CID2, 0xe000eff8
 5433              	.set CYREG_CM0P_SCS_CID3, 0xe000effc
 5434              	.set CYREG_CM0P_ROM_SCS, 0xe00ff000
 5435              	.set CYREG_CM0P_ROM_DWT, 0xe00ff004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 97


 5436              	.set CYREG_CM0P_ROM_BPU, 0xe00ff008
 5437              	.set CYREG_CM0P_ROM_END, 0xe00ff00c
 5438              	.set CYREG_CM0P_ROM_CSMT, 0xe00fffcc
 5439              	.set CYREG_CM0P_ROM_PID4, 0xe00fffd0
 5440              	.set CYREG_CM0P_ROM_PID0, 0xe00fffe0
 5441              	.set CYREG_CM0P_ROM_PID1, 0xe00fffe4
 5442              	.set CYREG_CM0P_ROM_PID2, 0xe00fffe8
 5443              	.set CYREG_CM0P_ROM_PID3, 0xe00fffec
 5444              	.set CYREG_CM0P_ROM_CID0, 0xe00ffff0
 5445              	.set CYREG_CM0P_ROM_CID1, 0xe00ffff4
 5446              	.set CYREG_CM0P_ROM_CID2, 0xe00ffff8
 5447              	.set CYREG_CM0P_ROM_CID3, 0xe00ffffc
 5448              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 5449              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 5450              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 5451              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 5452              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 5453              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
 5454              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 5455              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 5456              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 5457              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 5458              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 5459              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 5460              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 5461              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
 5462              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 5463              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 5464              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 5465              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 5466              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 5467              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 5468              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 5469              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 5470              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 5471              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 5472              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 5473              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 5474              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 5475              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 5476              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 5477              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
 5478              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 5479              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 5480              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 5481              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 5482              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 5483              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 5484              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 5485              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
 5486              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
 5487              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 5488              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 5489              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 5490              	.set CYDEV_FLS_SECTOR_SIZE, 0x00020000
 5491              	.set CYDEV_FLS_ROW_SIZE, 0x00000100
  20              	
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 98


  21              	/* UART_rx */
  22              	.set UART_rx__0__DR, CYREG_GPIO_PRT7_DR
  23              	.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
  24              	.set UART_rx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
  25              	.set UART_rx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
  26              	.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
  27              	.set UART_rx__0__HSIOM_GPIO, 0
  28              	.set UART_rx__0__HSIOM_I2C, 14
  29              	.set UART_rx__0__HSIOM_I2C_SCL, 14
  30              	.set UART_rx__0__HSIOM_MASK, 0x0000000F
  31              	.set UART_rx__0__HSIOM_SHIFT, 0
  32              	.set UART_rx__0__HSIOM_SPI, 15
  33              	.set UART_rx__0__HSIOM_SPI_MOSI, 15
  34              	.set UART_rx__0__HSIOM_UART, 9
  35              	.set UART_rx__0__HSIOM_UART_RX, 9
  36              	.set UART_rx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
  37              	.set UART_rx__0__INTR, CYREG_GPIO_PRT7_INTR
  38              	.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
  39              	.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
  40              	.set UART_rx__0__MASK, 0x01
  41              	.set UART_rx__0__PC, CYREG_GPIO_PRT7_PC
  42              	.set UART_rx__0__PC2, CYREG_GPIO_PRT7_PC2
  43              	.set UART_rx__0__PORT, 7
  44              	.set UART_rx__0__PS, CYREG_GPIO_PRT7_PS
  45              	.set UART_rx__0__SHIFT, 0
  46              	.set UART_rx__DR, CYREG_GPIO_PRT7_DR
  47              	.set UART_rx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
  48              	.set UART_rx__DR_INV, CYREG_GPIO_PRT7_DR_INV
  49              	.set UART_rx__DR_SET, CYREG_GPIO_PRT7_DR_SET
  50              	.set UART_rx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
  51              	.set UART_rx__INTR, CYREG_GPIO_PRT7_INTR
  52              	.set UART_rx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
  53              	.set UART_rx__INTSTAT, CYREG_GPIO_PRT7_INTR
  54              	.set UART_rx__MASK, 0x01
  55              	.set UART_rx__PC, CYREG_GPIO_PRT7_PC
  56              	.set UART_rx__PC2, CYREG_GPIO_PRT7_PC2
  57              	.set UART_rx__PORT, 7
  58              	.set UART_rx__PS, CYREG_GPIO_PRT7_PS
  59              	.set UART_rx__SHIFT, 0
  60              	
  61              	/* UART_SCB */
  62              	.set UART_SCB__CTRL, CYREG_SCB3_CTRL
  63              	.set UART_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
  64              	.set UART_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
  65              	.set UART_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
  66              	.set UART_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
  67              	.set UART_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
  68              	.set UART_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
  69              	.set UART_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
  70              	.set UART_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
  71              	.set UART_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
  72              	.set UART_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
  73              	.set UART_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
  74              	.set UART_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
  75              	.set UART_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
  76              	.set UART_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
  77              	.set UART_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 99


  78              	.set UART_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
  79              	.set UART_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
  80              	.set UART_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
  81              	.set UART_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
  82              	.set UART_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
  83              	.set UART_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
  84              	.set UART_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
  85              	.set UART_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
  86              	.set UART_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
  87              	.set UART_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
  88              	.set UART_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
  89              	.set UART_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
  90              	.set UART_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
  91              	.set UART_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
  92              	.set UART_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
  93              	.set UART_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
  94              	.set UART_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
  95              	.set UART_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
  96              	.set UART_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
  97              	.set UART_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
  98              	.set UART_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
  99              	.set UART_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
 100              	.set UART_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
 101              	.set UART_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
 102              	.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
 103              	.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
 104              	.set UART_SCB__INTR_M, CYREG_SCB3_INTR_M
 105              	.set UART_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
 106              	.set UART_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
 107              	.set UART_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
 108              	.set UART_SCB__INTR_RX, CYREG_SCB3_INTR_RX
 109              	.set UART_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
 110              	.set UART_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
 111              	.set UART_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
 112              	.set UART_SCB__INTR_S, CYREG_SCB3_INTR_S
 113              	.set UART_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
 114              	.set UART_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
 115              	.set UART_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
 116              	.set UART_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
 117              	.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
 118              	.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
 119              	.set UART_SCB__INTR_TX, CYREG_SCB3_INTR_TX
 120              	.set UART_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
 121              	.set UART_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
 122              	.set UART_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
 123              	.set UART_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
 124              	.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
 125              	.set UART_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
 126              	.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
 127              	.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
 128              	.set UART_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
 129              	.set UART_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
 130              	.set UART_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
 131              	.set UART_SCB__SS0_POSISTION, 0
 132              	.set UART_SCB__SS1_POSISTION, 1
 133              	.set UART_SCB__SS2_POSISTION, 2
 134              	.set UART_SCB__SS3_POSISTION, 3
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 100


 135              	.set UART_SCB__STATUS, CYREG_SCB3_STATUS
 136              	.set UART_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
 137              	.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
 138              	.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
 139              	.set UART_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
 140              	.set UART_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
 141              	.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
 142              	.set UART_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
 143              	.set UART_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
 144              	.set UART_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
 145              	
 146              	/* UART_SCBCLK */
 147              	.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
 148              	.set UART_SCBCLK__DIV_ID, 0x00000041
 149              	.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
 150              	.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
 151              	
 152              	/* Miscellaneous */
 153              	.set UART_tx__0__DR, CYREG_GPIO_PRT7_DR
 154              	.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 155              	.set UART_tx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
 156              	.set UART_tx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
 157              	.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
 158              	.set UART_tx__0__HSIOM_GPIO, 0
 159              	.set UART_tx__0__HSIOM_I2C, 14
 160              	.set UART_tx__0__HSIOM_I2C_SDA, 14
 161              	.set UART_tx__0__HSIOM_MASK, 0x000000F0
 162              	.set UART_tx__0__HSIOM_SHIFT, 4
 163              	.set UART_tx__0__HSIOM_SPI, 15
 164              	.set UART_tx__0__HSIOM_SPI_MISO, 15
 165              	.set UART_tx__0__HSIOM_UART, 9
 166              	.set UART_tx__0__HSIOM_UART_TX, 9
 167              	.set UART_tx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 168              	.set UART_tx__0__INTR, CYREG_GPIO_PRT7_INTR
 169              	.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 170              	.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
 171              	.set UART_tx__0__MASK, 0x02
 172              	.set UART_tx__0__PC, CYREG_GPIO_PRT7_PC
 173              	.set UART_tx__0__PC2, CYREG_GPIO_PRT7_PC2
 174              	.set UART_tx__0__PORT, 7
 175              	.set UART_tx__0__PS, CYREG_GPIO_PRT7_PS
 176              	.set UART_tx__0__SHIFT, 1
 177              	.set UART_tx__DR, CYREG_GPIO_PRT7_DR
 178              	.set UART_tx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 179              	.set UART_tx__DR_INV, CYREG_GPIO_PRT7_DR_INV
 180              	.set UART_tx__DR_SET, CYREG_GPIO_PRT7_DR_SET
 181              	.set UART_tx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 182              	.set UART_tx__INTR, CYREG_GPIO_PRT7_INTR
 183              	.set UART_tx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 184              	.set UART_tx__INTSTAT, CYREG_GPIO_PRT7_INTR
 185              	.set UART_tx__MASK, 0x02
 186              	.set UART_tx__PC, CYREG_GPIO_PRT7_PC
 187              	.set UART_tx__PC2, CYREG_GPIO_PRT7_PC2
 188              	.set UART_tx__PORT, 7
 189              	.set UART_tx__PS, CYREG_GPIO_PRT7_PS
 190              	.set UART_tx__SHIFT, 1
 191              	.set CapSense_CintA__0__DR, CYREG_GPIO_PRT4_DR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 101


 192              	.set CapSense_CintA__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 193              	.set CapSense_CintA__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 194              	.set CapSense_CintA__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 195              	.set CapSense_CintA__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 196              	.set CapSense_CintA__0__HSIOM_MASK, 0x00000F00
 197              	.set CapSense_CintA__0__HSIOM_SHIFT, 8
 198              	.set CapSense_CintA__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 199              	.set CapSense_CintA__0__INTR, CYREG_GPIO_PRT4_INTR
 200              	.set CapSense_CintA__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 201              	.set CapSense_CintA__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 202              	.set CapSense_CintA__0__MASK, 0x04
 203              	.set CapSense_CintA__0__PC, CYREG_GPIO_PRT4_PC
 204              	.set CapSense_CintA__0__PC2, CYREG_GPIO_PRT4_PC2
 205              	.set CapSense_CintA__0__PORT, 4
 206              	.set CapSense_CintA__0__PS, CYREG_GPIO_PRT4_PS
 207              	.set CapSense_CintA__0__SHIFT, 2
 208              	.set CapSense_CintA__DR, CYREG_GPIO_PRT4_DR
 209              	.set CapSense_CintA__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 210              	.set CapSense_CintA__DR_INV, CYREG_GPIO_PRT4_DR_INV
 211              	.set CapSense_CintA__DR_SET, CYREG_GPIO_PRT4_DR_SET
 212              	.set CapSense_CintA__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 213              	.set CapSense_CintA__INTR, CYREG_GPIO_PRT4_INTR
 214              	.set CapSense_CintA__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 215              	.set CapSense_CintA__INTSTAT, CYREG_GPIO_PRT4_INTR
 216              	.set CapSense_CintA__MASK, 0x04
 217              	.set CapSense_CintA__PC, CYREG_GPIO_PRT4_PC
 218              	.set CapSense_CintA__PC2, CYREG_GPIO_PRT4_PC2
 219              	.set CapSense_CintA__PORT, 4
 220              	.set CapSense_CintA__PS, CYREG_GPIO_PRT4_PS
 221              	.set CapSense_CintA__SHIFT, 2
 222              	.set CapSense_CintB__0__DR, CYREG_GPIO_PRT4_DR
 223              	.set CapSense_CintB__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 224              	.set CapSense_CintB__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 225              	.set CapSense_CintB__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 226              	.set CapSense_CintB__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 227              	.set CapSense_CintB__0__HSIOM_MASK, 0x0000F000
 228              	.set CapSense_CintB__0__HSIOM_SHIFT, 12
 229              	.set CapSense_CintB__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 230              	.set CapSense_CintB__0__INTR, CYREG_GPIO_PRT4_INTR
 231              	.set CapSense_CintB__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 232              	.set CapSense_CintB__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 233              	.set CapSense_CintB__0__MASK, 0x08
 234              	.set CapSense_CintB__0__PC, CYREG_GPIO_PRT4_PC
 235              	.set CapSense_CintB__0__PC2, CYREG_GPIO_PRT4_PC2
 236              	.set CapSense_CintB__0__PORT, 4
 237              	.set CapSense_CintB__0__PS, CYREG_GPIO_PRT4_PS
 238              	.set CapSense_CintB__0__SHIFT, 3
 239              	.set CapSense_CintB__DR, CYREG_GPIO_PRT4_DR
 240              	.set CapSense_CintB__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 241              	.set CapSense_CintB__DR_INV, CYREG_GPIO_PRT4_DR_INV
 242              	.set CapSense_CintB__DR_SET, CYREG_GPIO_PRT4_DR_SET
 243              	.set CapSense_CintB__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 244              	.set CapSense_CintB__INTR, CYREG_GPIO_PRT4_INTR
 245              	.set CapSense_CintB__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 246              	.set CapSense_CintB__INTSTAT, CYREG_GPIO_PRT4_INTR
 247              	.set CapSense_CintB__MASK, 0x08
 248              	.set CapSense_CintB__PC, CYREG_GPIO_PRT4_PC
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 102


 249              	.set CapSense_CintB__PC2, CYREG_GPIO_PRT4_PC2
 250              	.set CapSense_CintB__PORT, 4
 251              	.set CapSense_CintB__PS, CYREG_GPIO_PRT4_PS
 252              	.set CapSense_CintB__SHIFT, 3
 253              	.set CapSense_CSD__ADC_CTL, CYREG_CSD_ADC_CTL
 254              	.set CapSense_CSD__CMOD_PAD, 1
 255              	.set CapSense_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
 256              	.set CapSense_CSD__CSD_INTR, CYREG_CSD_INTR
 257              	.set CapSense_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
 258              	.set CapSense_CSD__CSD_NUMBER, 0
 259              	.set CapSense_CSD__CSD_STATUS, CYREG_CSD_STATUS
 260              	.set CapSense_CSD__CSDCMP, CYREG_CSD_CSDCMP
 261              	.set CapSense_CSD__CSH_TANK_PAD, 2
 262              	.set CapSense_CSD__CSHIELD_PAD, 4
 263              	.set CapSense_CSD__HSCMP, CYREG_CSD_HSCMP
 264              	.set CapSense_CSD__INTR_MASK, CYREG_CSD_INTR_MASK
 265              	.set CapSense_CSD__REFGEN, CYREG_CSD_REFGEN
 266              	.set CapSense_CSD__RESULT_VAL1, CYREG_CSD_RESULT_VAL1
 267              	.set CapSense_CSD__RESULT_VAL2, CYREG_CSD_RESULT_VAL2
 268              	.set CapSense_CSD__SENSE_DUTY, CYREG_CSD_SENSE_DUTY
 269              	.set CapSense_CSD__SENSE_PERIOD, CYREG_CSD_SENSE_PERIOD
 270              	.set CapSense_CSD__SEQ_INIT_CNT, CYREG_CSD_SEQ_INIT_CNT
 271              	.set CapSense_CSD__SEQ_NORM_CNT, CYREG_CSD_SEQ_NORM_CNT
 272              	.set CapSense_CSD__SEQ_START, CYREG_CSD_SEQ_START
 273              	.set CapSense_CSD__SEQ_TIME, CYREG_CSD_SEQ_TIME
 274              	.set CapSense_CSD__SW_AMUXBUF_SEL, CYREG_CSD_SW_AMUXBUF_SEL
 275              	.set CapSense_CSD__SW_BYP_SEL, CYREG_CSD_SW_BYP_SEL
 276              	.set CapSense_CSD__SW_CMP_N_SEL, CYREG_CSD_SW_CMP_N_SEL
 277              	.set CapSense_CSD__SW_CMP_P_SEL, CYREG_CSD_SW_CMP_P_SEL
 278              	.set CapSense_CSD__SW_DSI_SEL, CYREG_CSD_SW_DSI_SEL
 279              	.set CapSense_CSD__SW_FW_MOD_SEL, CYREG_CSD_SW_FW_MOD_SEL
 280              	.set CapSense_CSD__SW_FW_TANK_SEL, CYREG_CSD_SW_FW_TANK_SEL
 281              	.set CapSense_CSD__SW_HS_N_SEL, CYREG_CSD_SW_HS_N_SEL
 282              	.set CapSense_CSD__SW_HS_P_SEL, CYREG_CSD_SW_HS_P_SEL
 283              	.set CapSense_CSD__SW_REFGEN_SEL, CYREG_CSD_SW_REFGEN_SEL
 284              	.set CapSense_CSD__SW_RES, CYREG_CSD_SW_RES
 285              	.set CapSense_CSD__SW_SHIELD_SEL, CYREG_CSD_SW_SHIELD_SEL
 286              	.set CapSense_CSD__VREF_EXT_PAD, 8
 287              	.set CapSense_IDACMod__CONFIG, CYREG_CSD_CONFIG
 288              	.set CapSense_IDACMod__IDAC, CYREG_CSD_IDACA
 289              	.set CapSense_IDACMod__POSITION, 0
 290              	.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
 291              	.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
 292              	.set CapSense_ISR__INTC_MASK, 0x10000
 293              	.set CapSense_ISR__INTC_NUMBER, 16
 294              	.set CapSense_ISR__INTC_PRIOR_MASK, 0xC0
 295              	.set CapSense_ISR__INTC_PRIOR_NUM, 3
 296              	.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR4
 297              	.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
 298              	.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR
 299              	.set CapSense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
 300              	.set CapSense_ModClk__DIV_ID, 0x00000040
 301              	.set CapSense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 302              	.set CapSense_ModClk__PA_DIV_ID, 0x000000FF
 303              	.set CapSense_Rx__0__DR, CYREG_GPIO_PRT2_DR
 304              	.set CapSense_Rx__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 305              	.set CapSense_Rx__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 103


 306              	.set CapSense_Rx__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 307              	.set CapSense_Rx__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 308              	.set CapSense_Rx__0__HSIOM_MASK, 0x00000F00
 309              	.set CapSense_Rx__0__HSIOM_SHIFT, 8
 310              	.set CapSense_Rx__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 311              	.set CapSense_Rx__0__INTR, CYREG_GPIO_PRT2_INTR
 312              	.set CapSense_Rx__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 313              	.set CapSense_Rx__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 314              	.set CapSense_Rx__0__MASK, 0x04
 315              	.set CapSense_Rx__0__PC, CYREG_GPIO_PRT2_PC
 316              	.set CapSense_Rx__0__PC2, CYREG_GPIO_PRT2_PC2
 317              	.set CapSense_Rx__0__PORT, 2
 318              	.set CapSense_Rx__0__PS, CYREG_GPIO_PRT2_PS
 319              	.set CapSense_Rx__0__SHIFT, 2
 320              	.set CapSense_Rx__1__DR, CYREG_GPIO_PRT2_DR
 321              	.set CapSense_Rx__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 322              	.set CapSense_Rx__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 323              	.set CapSense_Rx__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 324              	.set CapSense_Rx__1__HSIOM, CYREG_HSIOM_PORT_SEL2
 325              	.set CapSense_Rx__1__HSIOM_MASK, 0x000000F0
 326              	.set CapSense_Rx__1__HSIOM_SHIFT, 4
 327              	.set CapSense_Rx__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 328              	.set CapSense_Rx__1__INTR, CYREG_GPIO_PRT2_INTR
 329              	.set CapSense_Rx__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 330              	.set CapSense_Rx__1__INTSTAT, CYREG_GPIO_PRT2_INTR
 331              	.set CapSense_Rx__1__MASK, 0x02
 332              	.set CapSense_Rx__1__PC, CYREG_GPIO_PRT2_PC
 333              	.set CapSense_Rx__1__PC2, CYREG_GPIO_PRT2_PC2
 334              	.set CapSense_Rx__1__PORT, 2
 335              	.set CapSense_Rx__1__PS, CYREG_GPIO_PRT2_PS
 336              	.set CapSense_Rx__1__SHIFT, 1
 337              	.set CapSense_Rx__10__DR, CYREG_GPIO_PRT4_DR
 338              	.set CapSense_Rx__10__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 339              	.set CapSense_Rx__10__DR_INV, CYREG_GPIO_PRT4_DR_INV
 340              	.set CapSense_Rx__10__DR_SET, CYREG_GPIO_PRT4_DR_SET
 341              	.set CapSense_Rx__10__HSIOM, CYREG_HSIOM_PORT_SEL4
 342              	.set CapSense_Rx__10__HSIOM_MASK, 0x00F00000
 343              	.set CapSense_Rx__10__HSIOM_SHIFT, 20
 344              	.set CapSense_Rx__10__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 345              	.set CapSense_Rx__10__INTR, CYREG_GPIO_PRT4_INTR
 346              	.set CapSense_Rx__10__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 347              	.set CapSense_Rx__10__INTSTAT, CYREG_GPIO_PRT4_INTR
 348              	.set CapSense_Rx__10__MASK, 0x20
 349              	.set CapSense_Rx__10__PC, CYREG_GPIO_PRT4_PC
 350              	.set CapSense_Rx__10__PC2, CYREG_GPIO_PRT4_PC2
 351              	.set CapSense_Rx__10__PORT, 4
 352              	.set CapSense_Rx__10__PS, CYREG_GPIO_PRT4_PS
 353              	.set CapSense_Rx__10__SHIFT, 5
 354              	.set CapSense_Rx__11__DR, CYREG_GPIO_PRT4_DR
 355              	.set CapSense_Rx__11__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 356              	.set CapSense_Rx__11__DR_INV, CYREG_GPIO_PRT4_DR_INV
 357              	.set CapSense_Rx__11__DR_SET, CYREG_GPIO_PRT4_DR_SET
 358              	.set CapSense_Rx__11__HSIOM, CYREG_HSIOM_PORT_SEL4
 359              	.set CapSense_Rx__11__HSIOM_MASK, 0x0F000000
 360              	.set CapSense_Rx__11__HSIOM_SHIFT, 24
 361              	.set CapSense_Rx__11__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 362              	.set CapSense_Rx__11__INTR, CYREG_GPIO_PRT4_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 104


 363              	.set CapSense_Rx__11__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 364              	.set CapSense_Rx__11__INTSTAT, CYREG_GPIO_PRT4_INTR
 365              	.set CapSense_Rx__11__MASK, 0x40
 366              	.set CapSense_Rx__11__PC, CYREG_GPIO_PRT4_PC
 367              	.set CapSense_Rx__11__PC2, CYREG_GPIO_PRT4_PC2
 368              	.set CapSense_Rx__11__PORT, 4
 369              	.set CapSense_Rx__11__PS, CYREG_GPIO_PRT4_PS
 370              	.set CapSense_Rx__11__SHIFT, 6
 371              	.set CapSense_Rx__12__DR, CYREG_GPIO_PRT4_DR
 372              	.set CapSense_Rx__12__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 373              	.set CapSense_Rx__12__DR_INV, CYREG_GPIO_PRT4_DR_INV
 374              	.set CapSense_Rx__12__DR_SET, CYREG_GPIO_PRT4_DR_SET
 375              	.set CapSense_Rx__12__HSIOM, CYREG_HSIOM_PORT_SEL4
 376              	.set CapSense_Rx__12__HSIOM_MASK, 0xF0000000
 377              	.set CapSense_Rx__12__HSIOM_SHIFT, 28
 378              	.set CapSense_Rx__12__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 379              	.set CapSense_Rx__12__INTR, CYREG_GPIO_PRT4_INTR
 380              	.set CapSense_Rx__12__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 381              	.set CapSense_Rx__12__INTSTAT, CYREG_GPIO_PRT4_INTR
 382              	.set CapSense_Rx__12__MASK, 0x80
 383              	.set CapSense_Rx__12__PC, CYREG_GPIO_PRT4_PC
 384              	.set CapSense_Rx__12__PC2, CYREG_GPIO_PRT4_PC2
 385              	.set CapSense_Rx__12__PORT, 4
 386              	.set CapSense_Rx__12__PS, CYREG_GPIO_PRT4_PS
 387              	.set CapSense_Rx__12__SHIFT, 7
 388              	.set CapSense_Rx__13__DR, CYREG_GPIO_PRT5_DR
 389              	.set CapSense_Rx__13__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 390              	.set CapSense_Rx__13__DR_INV, CYREG_GPIO_PRT5_DR_INV
 391              	.set CapSense_Rx__13__DR_SET, CYREG_GPIO_PRT5_DR_SET
 392              	.set CapSense_Rx__13__HSIOM, CYREG_HSIOM_PORT_SEL5
 393              	.set CapSense_Rx__13__HSIOM_MASK, 0x0F000000
 394              	.set CapSense_Rx__13__HSIOM_SHIFT, 24
 395              	.set CapSense_Rx__13__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 396              	.set CapSense_Rx__13__INTR, CYREG_GPIO_PRT5_INTR
 397              	.set CapSense_Rx__13__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 398              	.set CapSense_Rx__13__INTSTAT, CYREG_GPIO_PRT5_INTR
 399              	.set CapSense_Rx__13__MASK, 0x40
 400              	.set CapSense_Rx__13__PC, CYREG_GPIO_PRT5_PC
 401              	.set CapSense_Rx__13__PC2, CYREG_GPIO_PRT5_PC2
 402              	.set CapSense_Rx__13__PORT, 5
 403              	.set CapSense_Rx__13__PS, CYREG_GPIO_PRT5_PS
 404              	.set CapSense_Rx__13__SHIFT, 6
 405              	.set CapSense_Rx__14__DR, CYREG_GPIO_PRT5_DR
 406              	.set CapSense_Rx__14__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 407              	.set CapSense_Rx__14__DR_INV, CYREG_GPIO_PRT5_DR_INV
 408              	.set CapSense_Rx__14__DR_SET, CYREG_GPIO_PRT5_DR_SET
 409              	.set CapSense_Rx__14__HSIOM, CYREG_HSIOM_PORT_SEL5
 410              	.set CapSense_Rx__14__HSIOM_MASK, 0xF0000000
 411              	.set CapSense_Rx__14__HSIOM_SHIFT, 28
 412              	.set CapSense_Rx__14__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 413              	.set CapSense_Rx__14__INTR, CYREG_GPIO_PRT5_INTR
 414              	.set CapSense_Rx__14__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 415              	.set CapSense_Rx__14__INTSTAT, CYREG_GPIO_PRT5_INTR
 416              	.set CapSense_Rx__14__MASK, 0x80
 417              	.set CapSense_Rx__14__PC, CYREG_GPIO_PRT5_PC
 418              	.set CapSense_Rx__14__PC2, CYREG_GPIO_PRT5_PC2
 419              	.set CapSense_Rx__14__PORT, 5
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 105


 420              	.set CapSense_Rx__14__PS, CYREG_GPIO_PRT5_PS
 421              	.set CapSense_Rx__14__SHIFT, 7
 422              	.set CapSense_Rx__2__DR, CYREG_GPIO_PRT2_DR
 423              	.set CapSense_Rx__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 424              	.set CapSense_Rx__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
 425              	.set CapSense_Rx__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
 426              	.set CapSense_Rx__2__HSIOM, CYREG_HSIOM_PORT_SEL2
 427              	.set CapSense_Rx__2__HSIOM_MASK, 0x0000000F
 428              	.set CapSense_Rx__2__HSIOM_SHIFT, 0
 429              	.set CapSense_Rx__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 430              	.set CapSense_Rx__2__INTR, CYREG_GPIO_PRT2_INTR
 431              	.set CapSense_Rx__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 432              	.set CapSense_Rx__2__INTSTAT, CYREG_GPIO_PRT2_INTR
 433              	.set CapSense_Rx__2__MASK, 0x01
 434              	.set CapSense_Rx__2__PC, CYREG_GPIO_PRT2_PC
 435              	.set CapSense_Rx__2__PC2, CYREG_GPIO_PRT2_PC2
 436              	.set CapSense_Rx__2__PORT, 2
 437              	.set CapSense_Rx__2__PS, CYREG_GPIO_PRT2_PS
 438              	.set CapSense_Rx__2__SHIFT, 0
 439              	.set CapSense_Rx__3__DR, CYREG_GPIO_PRT1_DR
 440              	.set CapSense_Rx__3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 441              	.set CapSense_Rx__3__DR_INV, CYREG_GPIO_PRT1_DR_INV
 442              	.set CapSense_Rx__3__DR_SET, CYREG_GPIO_PRT1_DR_SET
 443              	.set CapSense_Rx__3__HSIOM, CYREG_HSIOM_PORT_SEL1
 444              	.set CapSense_Rx__3__HSIOM_MASK, 0x0F000000
 445              	.set CapSense_Rx__3__HSIOM_SHIFT, 24
 446              	.set CapSense_Rx__3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 447              	.set CapSense_Rx__3__INTR, CYREG_GPIO_PRT1_INTR
 448              	.set CapSense_Rx__3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 449              	.set CapSense_Rx__3__INTSTAT, CYREG_GPIO_PRT1_INTR
 450              	.set CapSense_Rx__3__MASK, 0x40
 451              	.set CapSense_Rx__3__PC, CYREG_GPIO_PRT1_PC
 452              	.set CapSense_Rx__3__PC2, CYREG_GPIO_PRT1_PC2
 453              	.set CapSense_Rx__3__PORT, 1
 454              	.set CapSense_Rx__3__PS, CYREG_GPIO_PRT1_PS
 455              	.set CapSense_Rx__3__SHIFT, 6
 456              	.set CapSense_Rx__4__DR, CYREG_GPIO_PRT1_DR
 457              	.set CapSense_Rx__4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 458              	.set CapSense_Rx__4__DR_INV, CYREG_GPIO_PRT1_DR_INV
 459              	.set CapSense_Rx__4__DR_SET, CYREG_GPIO_PRT1_DR_SET
 460              	.set CapSense_Rx__4__HSIOM, CYREG_HSIOM_PORT_SEL1
 461              	.set CapSense_Rx__4__HSIOM_MASK, 0x00F00000
 462              	.set CapSense_Rx__4__HSIOM_SHIFT, 20
 463              	.set CapSense_Rx__4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 464              	.set CapSense_Rx__4__INTR, CYREG_GPIO_PRT1_INTR
 465              	.set CapSense_Rx__4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 466              	.set CapSense_Rx__4__INTSTAT, CYREG_GPIO_PRT1_INTR
 467              	.set CapSense_Rx__4__MASK, 0x20
 468              	.set CapSense_Rx__4__PC, CYREG_GPIO_PRT1_PC
 469              	.set CapSense_Rx__4__PC2, CYREG_GPIO_PRT1_PC2
 470              	.set CapSense_Rx__4__PORT, 1
 471              	.set CapSense_Rx__4__PS, CYREG_GPIO_PRT1_PS
 472              	.set CapSense_Rx__4__SHIFT, 5
 473              	.set CapSense_Rx__5__DR, CYREG_GPIO_PRT1_DR
 474              	.set CapSense_Rx__5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 475              	.set CapSense_Rx__5__DR_INV, CYREG_GPIO_PRT1_DR_INV
 476              	.set CapSense_Rx__5__DR_SET, CYREG_GPIO_PRT1_DR_SET
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 106


 477              	.set CapSense_Rx__5__HSIOM, CYREG_HSIOM_PORT_SEL1
 478              	.set CapSense_Rx__5__HSIOM_MASK, 0x000F0000
 479              	.set CapSense_Rx__5__HSIOM_SHIFT, 16
 480              	.set CapSense_Rx__5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 481              	.set CapSense_Rx__5__INTR, CYREG_GPIO_PRT1_INTR
 482              	.set CapSense_Rx__5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 483              	.set CapSense_Rx__5__INTSTAT, CYREG_GPIO_PRT1_INTR
 484              	.set CapSense_Rx__5__MASK, 0x10
 485              	.set CapSense_Rx__5__PC, CYREG_GPIO_PRT1_PC
 486              	.set CapSense_Rx__5__PC2, CYREG_GPIO_PRT1_PC2
 487              	.set CapSense_Rx__5__PORT, 1
 488              	.set CapSense_Rx__5__PS, CYREG_GPIO_PRT1_PS
 489              	.set CapSense_Rx__5__SHIFT, 4
 490              	.set CapSense_Rx__6__DR, CYREG_GPIO_PRT1_DR
 491              	.set CapSense_Rx__6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 492              	.set CapSense_Rx__6__DR_INV, CYREG_GPIO_PRT1_DR_INV
 493              	.set CapSense_Rx__6__DR_SET, CYREG_GPIO_PRT1_DR_SET
 494              	.set CapSense_Rx__6__HSIOM, CYREG_HSIOM_PORT_SEL1
 495              	.set CapSense_Rx__6__HSIOM_MASK, 0x00000F00
 496              	.set CapSense_Rx__6__HSIOM_SHIFT, 8
 497              	.set CapSense_Rx__6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 498              	.set CapSense_Rx__6__INTR, CYREG_GPIO_PRT1_INTR
 499              	.set CapSense_Rx__6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 500              	.set CapSense_Rx__6__INTSTAT, CYREG_GPIO_PRT1_INTR
 501              	.set CapSense_Rx__6__MASK, 0x04
 502              	.set CapSense_Rx__6__PC, CYREG_GPIO_PRT1_PC
 503              	.set CapSense_Rx__6__PC2, CYREG_GPIO_PRT1_PC2
 504              	.set CapSense_Rx__6__PORT, 1
 505              	.set CapSense_Rx__6__PS, CYREG_GPIO_PRT1_PS
 506              	.set CapSense_Rx__6__SHIFT, 2
 507              	.set CapSense_Rx__7__DR, CYREG_GPIO_PRT1_DR
 508              	.set CapSense_Rx__7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 509              	.set CapSense_Rx__7__DR_INV, CYREG_GPIO_PRT1_DR_INV
 510              	.set CapSense_Rx__7__DR_SET, CYREG_GPIO_PRT1_DR_SET
 511              	.set CapSense_Rx__7__HSIOM, CYREG_HSIOM_PORT_SEL1
 512              	.set CapSense_Rx__7__HSIOM_MASK, 0x000000F0
 513              	.set CapSense_Rx__7__HSIOM_SHIFT, 4
 514              	.set CapSense_Rx__7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 515              	.set CapSense_Rx__7__INTR, CYREG_GPIO_PRT1_INTR
 516              	.set CapSense_Rx__7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 517              	.set CapSense_Rx__7__INTSTAT, CYREG_GPIO_PRT1_INTR
 518              	.set CapSense_Rx__7__MASK, 0x02
 519              	.set CapSense_Rx__7__PC, CYREG_GPIO_PRT1_PC
 520              	.set CapSense_Rx__7__PC2, CYREG_GPIO_PRT1_PC2
 521              	.set CapSense_Rx__7__PORT, 1
 522              	.set CapSense_Rx__7__PS, CYREG_GPIO_PRT1_PS
 523              	.set CapSense_Rx__7__SHIFT, 1
 524              	.set CapSense_Rx__8__DR, CYREG_GPIO_PRT1_DR
 525              	.set CapSense_Rx__8__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 526              	.set CapSense_Rx__8__DR_INV, CYREG_GPIO_PRT1_DR_INV
 527              	.set CapSense_Rx__8__DR_SET, CYREG_GPIO_PRT1_DR_SET
 528              	.set CapSense_Rx__8__HSIOM, CYREG_HSIOM_PORT_SEL1
 529              	.set CapSense_Rx__8__HSIOM_MASK, 0x0000000F
 530              	.set CapSense_Rx__8__HSIOM_SHIFT, 0
 531              	.set CapSense_Rx__8__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 532              	.set CapSense_Rx__8__INTR, CYREG_GPIO_PRT1_INTR
 533              	.set CapSense_Rx__8__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 107


 534              	.set CapSense_Rx__8__INTSTAT, CYREG_GPIO_PRT1_INTR
 535              	.set CapSense_Rx__8__MASK, 0x01
 536              	.set CapSense_Rx__8__PC, CYREG_GPIO_PRT1_PC
 537              	.set CapSense_Rx__8__PC2, CYREG_GPIO_PRT1_PC2
 538              	.set CapSense_Rx__8__PORT, 1
 539              	.set CapSense_Rx__8__PS, CYREG_GPIO_PRT1_PS
 540              	.set CapSense_Rx__8__SHIFT, 0
 541              	.set CapSense_Rx__9__DR, CYREG_GPIO_PRT4_DR
 542              	.set CapSense_Rx__9__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 543              	.set CapSense_Rx__9__DR_INV, CYREG_GPIO_PRT4_DR_INV
 544              	.set CapSense_Rx__9__DR_SET, CYREG_GPIO_PRT4_DR_SET
 545              	.set CapSense_Rx__9__HSIOM, CYREG_HSIOM_PORT_SEL4
 546              	.set CapSense_Rx__9__HSIOM_MASK, 0x000F0000
 547              	.set CapSense_Rx__9__HSIOM_SHIFT, 16
 548              	.set CapSense_Rx__9__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 549              	.set CapSense_Rx__9__INTR, CYREG_GPIO_PRT4_INTR
 550              	.set CapSense_Rx__9__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 551              	.set CapSense_Rx__9__INTSTAT, CYREG_GPIO_PRT4_INTR
 552              	.set CapSense_Rx__9__MASK, 0x10
 553              	.set CapSense_Rx__9__PC, CYREG_GPIO_PRT4_PC
 554              	.set CapSense_Rx__9__PC2, CYREG_GPIO_PRT4_PC2
 555              	.set CapSense_Rx__9__PORT, 4
 556              	.set CapSense_Rx__9__PS, CYREG_GPIO_PRT4_PS
 557              	.set CapSense_Rx__9__SHIFT, 4
 558              	.set CapSense_Rx__Touchpad0_Rx0__DR, CYREG_GPIO_PRT2_DR
 559              	.set CapSense_Rx__Touchpad0_Rx0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 560              	.set CapSense_Rx__Touchpad0_Rx0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 561              	.set CapSense_Rx__Touchpad0_Rx0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 562              	.set CapSense_Rx__Touchpad0_Rx0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 563              	.set CapSense_Rx__Touchpad0_Rx0__INTR, CYREG_GPIO_PRT2_INTR
 564              	.set CapSense_Rx__Touchpad0_Rx0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 565              	.set CapSense_Rx__Touchpad0_Rx0__INTSTAT, CYREG_GPIO_PRT2_INTR
 566              	.set CapSense_Rx__Touchpad0_Rx0__MASK, 0x04
 567              	.set CapSense_Rx__Touchpad0_Rx0__PC, CYREG_GPIO_PRT2_PC
 568              	.set CapSense_Rx__Touchpad0_Rx0__PC2, CYREG_GPIO_PRT2_PC2
 569              	.set CapSense_Rx__Touchpad0_Rx0__PORT, 2
 570              	.set CapSense_Rx__Touchpad0_Rx0__PS, CYREG_GPIO_PRT2_PS
 571              	.set CapSense_Rx__Touchpad0_Rx0__SHIFT, 2
 572              	.set CapSense_Rx__Touchpad0_Rx1__DR, CYREG_GPIO_PRT2_DR
 573              	.set CapSense_Rx__Touchpad0_Rx1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 574              	.set CapSense_Rx__Touchpad0_Rx1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 575              	.set CapSense_Rx__Touchpad0_Rx1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 576              	.set CapSense_Rx__Touchpad0_Rx1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 577              	.set CapSense_Rx__Touchpad0_Rx1__INTR, CYREG_GPIO_PRT2_INTR
 578              	.set CapSense_Rx__Touchpad0_Rx1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 579              	.set CapSense_Rx__Touchpad0_Rx1__INTSTAT, CYREG_GPIO_PRT2_INTR
 580              	.set CapSense_Rx__Touchpad0_Rx1__MASK, 0x02
 581              	.set CapSense_Rx__Touchpad0_Rx1__PC, CYREG_GPIO_PRT2_PC
 582              	.set CapSense_Rx__Touchpad0_Rx1__PC2, CYREG_GPIO_PRT2_PC2
 583              	.set CapSense_Rx__Touchpad0_Rx1__PORT, 2
 584              	.set CapSense_Rx__Touchpad0_Rx1__PS, CYREG_GPIO_PRT2_PS
 585              	.set CapSense_Rx__Touchpad0_Rx1__SHIFT, 1
 586              	.set CapSense_Rx__Touchpad0_Rx10__DR, CYREG_GPIO_PRT4_DR
 587              	.set CapSense_Rx__Touchpad0_Rx10__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 588              	.set CapSense_Rx__Touchpad0_Rx10__DR_INV, CYREG_GPIO_PRT4_DR_INV
 589              	.set CapSense_Rx__Touchpad0_Rx10__DR_SET, CYREG_GPIO_PRT4_DR_SET
 590              	.set CapSense_Rx__Touchpad0_Rx10__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 108


 591              	.set CapSense_Rx__Touchpad0_Rx10__INTR, CYREG_GPIO_PRT4_INTR
 592              	.set CapSense_Rx__Touchpad0_Rx10__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 593              	.set CapSense_Rx__Touchpad0_Rx10__INTSTAT, CYREG_GPIO_PRT4_INTR
 594              	.set CapSense_Rx__Touchpad0_Rx10__MASK, 0x20
 595              	.set CapSense_Rx__Touchpad0_Rx10__PC, CYREG_GPIO_PRT4_PC
 596              	.set CapSense_Rx__Touchpad0_Rx10__PC2, CYREG_GPIO_PRT4_PC2
 597              	.set CapSense_Rx__Touchpad0_Rx10__PORT, 4
 598              	.set CapSense_Rx__Touchpad0_Rx10__PS, CYREG_GPIO_PRT4_PS
 599              	.set CapSense_Rx__Touchpad0_Rx10__SHIFT, 5
 600              	.set CapSense_Rx__Touchpad0_Rx11__DR, CYREG_GPIO_PRT4_DR
 601              	.set CapSense_Rx__Touchpad0_Rx11__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 602              	.set CapSense_Rx__Touchpad0_Rx11__DR_INV, CYREG_GPIO_PRT4_DR_INV
 603              	.set CapSense_Rx__Touchpad0_Rx11__DR_SET, CYREG_GPIO_PRT4_DR_SET
 604              	.set CapSense_Rx__Touchpad0_Rx11__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 605              	.set CapSense_Rx__Touchpad0_Rx11__INTR, CYREG_GPIO_PRT4_INTR
 606              	.set CapSense_Rx__Touchpad0_Rx11__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 607              	.set CapSense_Rx__Touchpad0_Rx11__INTSTAT, CYREG_GPIO_PRT4_INTR
 608              	.set CapSense_Rx__Touchpad0_Rx11__MASK, 0x40
 609              	.set CapSense_Rx__Touchpad0_Rx11__PC, CYREG_GPIO_PRT4_PC
 610              	.set CapSense_Rx__Touchpad0_Rx11__PC2, CYREG_GPIO_PRT4_PC2
 611              	.set CapSense_Rx__Touchpad0_Rx11__PORT, 4
 612              	.set CapSense_Rx__Touchpad0_Rx11__PS, CYREG_GPIO_PRT4_PS
 613              	.set CapSense_Rx__Touchpad0_Rx11__SHIFT, 6
 614              	.set CapSense_Rx__Touchpad0_Rx12__DR, CYREG_GPIO_PRT4_DR
 615              	.set CapSense_Rx__Touchpad0_Rx12__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 616              	.set CapSense_Rx__Touchpad0_Rx12__DR_INV, CYREG_GPIO_PRT4_DR_INV
 617              	.set CapSense_Rx__Touchpad0_Rx12__DR_SET, CYREG_GPIO_PRT4_DR_SET
 618              	.set CapSense_Rx__Touchpad0_Rx12__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 619              	.set CapSense_Rx__Touchpad0_Rx12__INTR, CYREG_GPIO_PRT4_INTR
 620              	.set CapSense_Rx__Touchpad0_Rx12__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 621              	.set CapSense_Rx__Touchpad0_Rx12__INTSTAT, CYREG_GPIO_PRT4_INTR
 622              	.set CapSense_Rx__Touchpad0_Rx12__MASK, 0x80
 623              	.set CapSense_Rx__Touchpad0_Rx12__PC, CYREG_GPIO_PRT4_PC
 624              	.set CapSense_Rx__Touchpad0_Rx12__PC2, CYREG_GPIO_PRT4_PC2
 625              	.set CapSense_Rx__Touchpad0_Rx12__PORT, 4
 626              	.set CapSense_Rx__Touchpad0_Rx12__PS, CYREG_GPIO_PRT4_PS
 627              	.set CapSense_Rx__Touchpad0_Rx12__SHIFT, 7
 628              	.set CapSense_Rx__Touchpad0_Rx13__DR, CYREG_GPIO_PRT5_DR
 629              	.set CapSense_Rx__Touchpad0_Rx13__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 630              	.set CapSense_Rx__Touchpad0_Rx13__DR_INV, CYREG_GPIO_PRT5_DR_INV
 631              	.set CapSense_Rx__Touchpad0_Rx13__DR_SET, CYREG_GPIO_PRT5_DR_SET
 632              	.set CapSense_Rx__Touchpad0_Rx13__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 633              	.set CapSense_Rx__Touchpad0_Rx13__INTR, CYREG_GPIO_PRT5_INTR
 634              	.set CapSense_Rx__Touchpad0_Rx13__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 635              	.set CapSense_Rx__Touchpad0_Rx13__INTSTAT, CYREG_GPIO_PRT5_INTR
 636              	.set CapSense_Rx__Touchpad0_Rx13__MASK, 0x40
 637              	.set CapSense_Rx__Touchpad0_Rx13__PC, CYREG_GPIO_PRT5_PC
 638              	.set CapSense_Rx__Touchpad0_Rx13__PC2, CYREG_GPIO_PRT5_PC2
 639              	.set CapSense_Rx__Touchpad0_Rx13__PORT, 5
 640              	.set CapSense_Rx__Touchpad0_Rx13__PS, CYREG_GPIO_PRT5_PS
 641              	.set CapSense_Rx__Touchpad0_Rx13__SHIFT, 6
 642              	.set CapSense_Rx__Touchpad0_Rx14__DR, CYREG_GPIO_PRT5_DR
 643              	.set CapSense_Rx__Touchpad0_Rx14__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 644              	.set CapSense_Rx__Touchpad0_Rx14__DR_INV, CYREG_GPIO_PRT5_DR_INV
 645              	.set CapSense_Rx__Touchpad0_Rx14__DR_SET, CYREG_GPIO_PRT5_DR_SET
 646              	.set CapSense_Rx__Touchpad0_Rx14__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 647              	.set CapSense_Rx__Touchpad0_Rx14__INTR, CYREG_GPIO_PRT5_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 109


 648              	.set CapSense_Rx__Touchpad0_Rx14__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 649              	.set CapSense_Rx__Touchpad0_Rx14__INTSTAT, CYREG_GPIO_PRT5_INTR
 650              	.set CapSense_Rx__Touchpad0_Rx14__MASK, 0x80
 651              	.set CapSense_Rx__Touchpad0_Rx14__PC, CYREG_GPIO_PRT5_PC
 652              	.set CapSense_Rx__Touchpad0_Rx14__PC2, CYREG_GPIO_PRT5_PC2
 653              	.set CapSense_Rx__Touchpad0_Rx14__PORT, 5
 654              	.set CapSense_Rx__Touchpad0_Rx14__PS, CYREG_GPIO_PRT5_PS
 655              	.set CapSense_Rx__Touchpad0_Rx14__SHIFT, 7
 656              	.set CapSense_Rx__Touchpad0_Rx2__DR, CYREG_GPIO_PRT2_DR
 657              	.set CapSense_Rx__Touchpad0_Rx2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 658              	.set CapSense_Rx__Touchpad0_Rx2__DR_INV, CYREG_GPIO_PRT2_DR_INV
 659              	.set CapSense_Rx__Touchpad0_Rx2__DR_SET, CYREG_GPIO_PRT2_DR_SET
 660              	.set CapSense_Rx__Touchpad0_Rx2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 661              	.set CapSense_Rx__Touchpad0_Rx2__INTR, CYREG_GPIO_PRT2_INTR
 662              	.set CapSense_Rx__Touchpad0_Rx2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 663              	.set CapSense_Rx__Touchpad0_Rx2__INTSTAT, CYREG_GPIO_PRT2_INTR
 664              	.set CapSense_Rx__Touchpad0_Rx2__MASK, 0x01
 665              	.set CapSense_Rx__Touchpad0_Rx2__PC, CYREG_GPIO_PRT2_PC
 666              	.set CapSense_Rx__Touchpad0_Rx2__PC2, CYREG_GPIO_PRT2_PC2
 667              	.set CapSense_Rx__Touchpad0_Rx2__PORT, 2
 668              	.set CapSense_Rx__Touchpad0_Rx2__PS, CYREG_GPIO_PRT2_PS
 669              	.set CapSense_Rx__Touchpad0_Rx2__SHIFT, 0
 670              	.set CapSense_Rx__Touchpad0_Rx3__DR, CYREG_GPIO_PRT1_DR
 671              	.set CapSense_Rx__Touchpad0_Rx3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 672              	.set CapSense_Rx__Touchpad0_Rx3__DR_INV, CYREG_GPIO_PRT1_DR_INV
 673              	.set CapSense_Rx__Touchpad0_Rx3__DR_SET, CYREG_GPIO_PRT1_DR_SET
 674              	.set CapSense_Rx__Touchpad0_Rx3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 675              	.set CapSense_Rx__Touchpad0_Rx3__INTR, CYREG_GPIO_PRT1_INTR
 676              	.set CapSense_Rx__Touchpad0_Rx3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 677              	.set CapSense_Rx__Touchpad0_Rx3__INTSTAT, CYREG_GPIO_PRT1_INTR
 678              	.set CapSense_Rx__Touchpad0_Rx3__MASK, 0x40
 679              	.set CapSense_Rx__Touchpad0_Rx3__PC, CYREG_GPIO_PRT1_PC
 680              	.set CapSense_Rx__Touchpad0_Rx3__PC2, CYREG_GPIO_PRT1_PC2
 681              	.set CapSense_Rx__Touchpad0_Rx3__PORT, 1
 682              	.set CapSense_Rx__Touchpad0_Rx3__PS, CYREG_GPIO_PRT1_PS
 683              	.set CapSense_Rx__Touchpad0_Rx3__SHIFT, 6
 684              	.set CapSense_Rx__Touchpad0_Rx4__DR, CYREG_GPIO_PRT1_DR
 685              	.set CapSense_Rx__Touchpad0_Rx4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 686              	.set CapSense_Rx__Touchpad0_Rx4__DR_INV, CYREG_GPIO_PRT1_DR_INV
 687              	.set CapSense_Rx__Touchpad0_Rx4__DR_SET, CYREG_GPIO_PRT1_DR_SET
 688              	.set CapSense_Rx__Touchpad0_Rx4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 689              	.set CapSense_Rx__Touchpad0_Rx4__INTR, CYREG_GPIO_PRT1_INTR
 690              	.set CapSense_Rx__Touchpad0_Rx4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 691              	.set CapSense_Rx__Touchpad0_Rx4__INTSTAT, CYREG_GPIO_PRT1_INTR
 692              	.set CapSense_Rx__Touchpad0_Rx4__MASK, 0x20
 693              	.set CapSense_Rx__Touchpad0_Rx4__PC, CYREG_GPIO_PRT1_PC
 694              	.set CapSense_Rx__Touchpad0_Rx4__PC2, CYREG_GPIO_PRT1_PC2
 695              	.set CapSense_Rx__Touchpad0_Rx4__PORT, 1
 696              	.set CapSense_Rx__Touchpad0_Rx4__PS, CYREG_GPIO_PRT1_PS
 697              	.set CapSense_Rx__Touchpad0_Rx4__SHIFT, 5
 698              	.set CapSense_Rx__Touchpad0_Rx5__DR, CYREG_GPIO_PRT1_DR
 699              	.set CapSense_Rx__Touchpad0_Rx5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 700              	.set CapSense_Rx__Touchpad0_Rx5__DR_INV, CYREG_GPIO_PRT1_DR_INV
 701              	.set CapSense_Rx__Touchpad0_Rx5__DR_SET, CYREG_GPIO_PRT1_DR_SET
 702              	.set CapSense_Rx__Touchpad0_Rx5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 703              	.set CapSense_Rx__Touchpad0_Rx5__INTR, CYREG_GPIO_PRT1_INTR
 704              	.set CapSense_Rx__Touchpad0_Rx5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 110


 705              	.set CapSense_Rx__Touchpad0_Rx5__INTSTAT, CYREG_GPIO_PRT1_INTR
 706              	.set CapSense_Rx__Touchpad0_Rx5__MASK, 0x10
 707              	.set CapSense_Rx__Touchpad0_Rx5__PC, CYREG_GPIO_PRT1_PC
 708              	.set CapSense_Rx__Touchpad0_Rx5__PC2, CYREG_GPIO_PRT1_PC2
 709              	.set CapSense_Rx__Touchpad0_Rx5__PORT, 1
 710              	.set CapSense_Rx__Touchpad0_Rx5__PS, CYREG_GPIO_PRT1_PS
 711              	.set CapSense_Rx__Touchpad0_Rx5__SHIFT, 4
 712              	.set CapSense_Rx__Touchpad0_Rx6__DR, CYREG_GPIO_PRT1_DR
 713              	.set CapSense_Rx__Touchpad0_Rx6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 714              	.set CapSense_Rx__Touchpad0_Rx6__DR_INV, CYREG_GPIO_PRT1_DR_INV
 715              	.set CapSense_Rx__Touchpad0_Rx6__DR_SET, CYREG_GPIO_PRT1_DR_SET
 716              	.set CapSense_Rx__Touchpad0_Rx6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 717              	.set CapSense_Rx__Touchpad0_Rx6__INTR, CYREG_GPIO_PRT1_INTR
 718              	.set CapSense_Rx__Touchpad0_Rx6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 719              	.set CapSense_Rx__Touchpad0_Rx6__INTSTAT, CYREG_GPIO_PRT1_INTR
 720              	.set CapSense_Rx__Touchpad0_Rx6__MASK, 0x04
 721              	.set CapSense_Rx__Touchpad0_Rx6__PC, CYREG_GPIO_PRT1_PC
 722              	.set CapSense_Rx__Touchpad0_Rx6__PC2, CYREG_GPIO_PRT1_PC2
 723              	.set CapSense_Rx__Touchpad0_Rx6__PORT, 1
 724              	.set CapSense_Rx__Touchpad0_Rx6__PS, CYREG_GPIO_PRT1_PS
 725              	.set CapSense_Rx__Touchpad0_Rx6__SHIFT, 2
 726              	.set CapSense_Rx__Touchpad0_Rx7__DR, CYREG_GPIO_PRT1_DR
 727              	.set CapSense_Rx__Touchpad0_Rx7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 728              	.set CapSense_Rx__Touchpad0_Rx7__DR_INV, CYREG_GPIO_PRT1_DR_INV
 729              	.set CapSense_Rx__Touchpad0_Rx7__DR_SET, CYREG_GPIO_PRT1_DR_SET
 730              	.set CapSense_Rx__Touchpad0_Rx7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 731              	.set CapSense_Rx__Touchpad0_Rx7__INTR, CYREG_GPIO_PRT1_INTR
 732              	.set CapSense_Rx__Touchpad0_Rx7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 733              	.set CapSense_Rx__Touchpad0_Rx7__INTSTAT, CYREG_GPIO_PRT1_INTR
 734              	.set CapSense_Rx__Touchpad0_Rx7__MASK, 0x02
 735              	.set CapSense_Rx__Touchpad0_Rx7__PC, CYREG_GPIO_PRT1_PC
 736              	.set CapSense_Rx__Touchpad0_Rx7__PC2, CYREG_GPIO_PRT1_PC2
 737              	.set CapSense_Rx__Touchpad0_Rx7__PORT, 1
 738              	.set CapSense_Rx__Touchpad0_Rx7__PS, CYREG_GPIO_PRT1_PS
 739              	.set CapSense_Rx__Touchpad0_Rx7__SHIFT, 1
 740              	.set CapSense_Rx__Touchpad0_Rx8__DR, CYREG_GPIO_PRT1_DR
 741              	.set CapSense_Rx__Touchpad0_Rx8__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 742              	.set CapSense_Rx__Touchpad0_Rx8__DR_INV, CYREG_GPIO_PRT1_DR_INV
 743              	.set CapSense_Rx__Touchpad0_Rx8__DR_SET, CYREG_GPIO_PRT1_DR_SET
 744              	.set CapSense_Rx__Touchpad0_Rx8__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 745              	.set CapSense_Rx__Touchpad0_Rx8__INTR, CYREG_GPIO_PRT1_INTR
 746              	.set CapSense_Rx__Touchpad0_Rx8__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 747              	.set CapSense_Rx__Touchpad0_Rx8__INTSTAT, CYREG_GPIO_PRT1_INTR
 748              	.set CapSense_Rx__Touchpad0_Rx8__MASK, 0x01
 749              	.set CapSense_Rx__Touchpad0_Rx8__PC, CYREG_GPIO_PRT1_PC
 750              	.set CapSense_Rx__Touchpad0_Rx8__PC2, CYREG_GPIO_PRT1_PC2
 751              	.set CapSense_Rx__Touchpad0_Rx8__PORT, 1
 752              	.set CapSense_Rx__Touchpad0_Rx8__PS, CYREG_GPIO_PRT1_PS
 753              	.set CapSense_Rx__Touchpad0_Rx8__SHIFT, 0
 754              	.set CapSense_Rx__Touchpad0_Rx9__DR, CYREG_GPIO_PRT4_DR
 755              	.set CapSense_Rx__Touchpad0_Rx9__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 756              	.set CapSense_Rx__Touchpad0_Rx9__DR_INV, CYREG_GPIO_PRT4_DR_INV
 757              	.set CapSense_Rx__Touchpad0_Rx9__DR_SET, CYREG_GPIO_PRT4_DR_SET
 758              	.set CapSense_Rx__Touchpad0_Rx9__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 759              	.set CapSense_Rx__Touchpad0_Rx9__INTR, CYREG_GPIO_PRT4_INTR
 760              	.set CapSense_Rx__Touchpad0_Rx9__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 761              	.set CapSense_Rx__Touchpad0_Rx9__INTSTAT, CYREG_GPIO_PRT4_INTR
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 111


 762              	.set CapSense_Rx__Touchpad0_Rx9__MASK, 0x10
 763              	.set CapSense_Rx__Touchpad0_Rx9__PC, CYREG_GPIO_PRT4_PC
 764              	.set CapSense_Rx__Touchpad0_Rx9__PC2, CYREG_GPIO_PRT4_PC2
 765              	.set CapSense_Rx__Touchpad0_Rx9__PORT, 4
 766              	.set CapSense_Rx__Touchpad0_Rx9__PS, CYREG_GPIO_PRT4_PS
 767              	.set CapSense_Rx__Touchpad0_Rx9__SHIFT, 4
 768              	.set CapSense_Tx__0__DR, CYREG_GPIO_PRT2_DR
 769              	.set CapSense_Tx__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 770              	.set CapSense_Tx__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 771              	.set CapSense_Tx__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 772              	.set CapSense_Tx__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 773              	.set CapSense_Tx__0__HSIOM_MASK, 0x00F00000
 774              	.set CapSense_Tx__0__HSIOM_SHIFT, 20
 775              	.set CapSense_Tx__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 776              	.set CapSense_Tx__0__INTR, CYREG_GPIO_PRT2_INTR
 777              	.set CapSense_Tx__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 778              	.set CapSense_Tx__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 779              	.set CapSense_Tx__0__MASK, 0x20
 780              	.set CapSense_Tx__0__PC, CYREG_GPIO_PRT2_PC
 781              	.set CapSense_Tx__0__PC2, CYREG_GPIO_PRT2_PC2
 782              	.set CapSense_Tx__0__PORT, 2
 783              	.set CapSense_Tx__0__PS, CYREG_GPIO_PRT2_PS
 784              	.set CapSense_Tx__0__SHIFT, 5
 785              	.set CapSense_Tx__1__DR, CYREG_GPIO_PRT2_DR
 786              	.set CapSense_Tx__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 787              	.set CapSense_Tx__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 788              	.set CapSense_Tx__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 789              	.set CapSense_Tx__1__HSIOM, CYREG_HSIOM_PORT_SEL2
 790              	.set CapSense_Tx__1__HSIOM_MASK, 0x0F000000
 791              	.set CapSense_Tx__1__HSIOM_SHIFT, 24
 792              	.set CapSense_Tx__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 793              	.set CapSense_Tx__1__INTR, CYREG_GPIO_PRT2_INTR
 794              	.set CapSense_Tx__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 795              	.set CapSense_Tx__1__INTSTAT, CYREG_GPIO_PRT2_INTR
 796              	.set CapSense_Tx__1__MASK, 0x40
 797              	.set CapSense_Tx__1__PC, CYREG_GPIO_PRT2_PC
 798              	.set CapSense_Tx__1__PC2, CYREG_GPIO_PRT2_PC2
 799              	.set CapSense_Tx__1__PORT, 2
 800              	.set CapSense_Tx__1__PS, CYREG_GPIO_PRT2_PS
 801              	.set CapSense_Tx__1__SHIFT, 6
 802              	.set CapSense_Tx__2__DR, CYREG_GPIO_PRT2_DR
 803              	.set CapSense_Tx__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 804              	.set CapSense_Tx__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
 805              	.set CapSense_Tx__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
 806              	.set CapSense_Tx__2__HSIOM, CYREG_HSIOM_PORT_SEL2
 807              	.set CapSense_Tx__2__HSIOM_MASK, 0xF0000000
 808              	.set CapSense_Tx__2__HSIOM_SHIFT, 28
 809              	.set CapSense_Tx__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 810              	.set CapSense_Tx__2__INTR, CYREG_GPIO_PRT2_INTR
 811              	.set CapSense_Tx__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 812              	.set CapSense_Tx__2__INTSTAT, CYREG_GPIO_PRT2_INTR
 813              	.set CapSense_Tx__2__MASK, 0x80
 814              	.set CapSense_Tx__2__PC, CYREG_GPIO_PRT2_PC
 815              	.set CapSense_Tx__2__PC2, CYREG_GPIO_PRT2_PC2
 816              	.set CapSense_Tx__2__PORT, 2
 817              	.set CapSense_Tx__2__PS, CYREG_GPIO_PRT2_PS
 818              	.set CapSense_Tx__2__SHIFT, 7
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 112


 819              	.set CapSense_Tx__DR, CYREG_GPIO_PRT2_DR
 820              	.set CapSense_Tx__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 821              	.set CapSense_Tx__DR_INV, CYREG_GPIO_PRT2_DR_INV
 822              	.set CapSense_Tx__DR_SET, CYREG_GPIO_PRT2_DR_SET
 823              	.set CapSense_Tx__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 824              	.set CapSense_Tx__INTR, CYREG_GPIO_PRT2_INTR
 825              	.set CapSense_Tx__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 826              	.set CapSense_Tx__INTSTAT, CYREG_GPIO_PRT2_INTR
 827              	.set CapSense_Tx__PC, CYREG_GPIO_PRT2_PC
 828              	.set CapSense_Tx__PC2, CYREG_GPIO_PRT2_PC2
 829              	.set CapSense_Tx__PORT, 2
 830              	.set CapSense_Tx__PS, CYREG_GPIO_PRT2_PS
 831              	.set CapSense_Tx__Touchpad0_Tx0__DR, CYREG_GPIO_PRT2_DR
 832              	.set CapSense_Tx__Touchpad0_Tx0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 833              	.set CapSense_Tx__Touchpad0_Tx0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 834              	.set CapSense_Tx__Touchpad0_Tx0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 835              	.set CapSense_Tx__Touchpad0_Tx0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 836              	.set CapSense_Tx__Touchpad0_Tx0__INTR, CYREG_GPIO_PRT2_INTR
 837              	.set CapSense_Tx__Touchpad0_Tx0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 838              	.set CapSense_Tx__Touchpad0_Tx0__INTSTAT, CYREG_GPIO_PRT2_INTR
 839              	.set CapSense_Tx__Touchpad0_Tx0__MASK, 0x20
 840              	.set CapSense_Tx__Touchpad0_Tx0__PC, CYREG_GPIO_PRT2_PC
 841              	.set CapSense_Tx__Touchpad0_Tx0__PC2, CYREG_GPIO_PRT2_PC2
 842              	.set CapSense_Tx__Touchpad0_Tx0__PORT, 2
 843              	.set CapSense_Tx__Touchpad0_Tx0__PS, CYREG_GPIO_PRT2_PS
 844              	.set CapSense_Tx__Touchpad0_Tx0__SHIFT, 5
 845              	.set CapSense_Tx__Touchpad0_Tx1__DR, CYREG_GPIO_PRT2_DR
 846              	.set CapSense_Tx__Touchpad0_Tx1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 847              	.set CapSense_Tx__Touchpad0_Tx1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 848              	.set CapSense_Tx__Touchpad0_Tx1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 849              	.set CapSense_Tx__Touchpad0_Tx1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 850              	.set CapSense_Tx__Touchpad0_Tx1__INTR, CYREG_GPIO_PRT2_INTR
 851              	.set CapSense_Tx__Touchpad0_Tx1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 852              	.set CapSense_Tx__Touchpad0_Tx1__INTSTAT, CYREG_GPIO_PRT2_INTR
 853              	.set CapSense_Tx__Touchpad0_Tx1__MASK, 0x40
 854              	.set CapSense_Tx__Touchpad0_Tx1__PC, CYREG_GPIO_PRT2_PC
 855              	.set CapSense_Tx__Touchpad0_Tx1__PC2, CYREG_GPIO_PRT2_PC2
 856              	.set CapSense_Tx__Touchpad0_Tx1__PORT, 2
 857              	.set CapSense_Tx__Touchpad0_Tx1__PS, CYREG_GPIO_PRT2_PS
 858              	.set CapSense_Tx__Touchpad0_Tx1__SHIFT, 6
 859              	.set CapSense_Tx__Touchpad0_Tx2__DR, CYREG_GPIO_PRT2_DR
 860              	.set CapSense_Tx__Touchpad0_Tx2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 861              	.set CapSense_Tx__Touchpad0_Tx2__DR_INV, CYREG_GPIO_PRT2_DR_INV
 862              	.set CapSense_Tx__Touchpad0_Tx2__DR_SET, CYREG_GPIO_PRT2_DR_SET
 863              	.set CapSense_Tx__Touchpad0_Tx2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 864              	.set CapSense_Tx__Touchpad0_Tx2__INTR, CYREG_GPIO_PRT2_INTR
 865              	.set CapSense_Tx__Touchpad0_Tx2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 866              	.set CapSense_Tx__Touchpad0_Tx2__INTSTAT, CYREG_GPIO_PRT2_INTR
 867              	.set CapSense_Tx__Touchpad0_Tx2__MASK, 0x80
 868              	.set CapSense_Tx__Touchpad0_Tx2__PC, CYREG_GPIO_PRT2_PC
 869              	.set CapSense_Tx__Touchpad0_Tx2__PC2, CYREG_GPIO_PRT2_PC2
 870              	.set CapSense_Tx__Touchpad0_Tx2__PORT, 2
 871              	.set CapSense_Tx__Touchpad0_Tx2__PS, CYREG_GPIO_PRT2_PS
 872              	.set CapSense_Tx__Touchpad0_Tx2__SHIFT, 7
 873              	.set CYDEV_BCLK__HFCLK__HZ, 24000000
 874              	.set CYDEV_BCLK__HFCLK__KHZ, 24000
 875              	.set CYDEV_BCLK__HFCLK__MHZ, 24
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 113


 876              	.set CYDEV_BCLK__SYSCLK__HZ, 24000000
 877              	.set CYDEV_BCLK__SYSCLK__KHZ, 24000
 878              	.set CYDEV_BCLK__SYSCLK__MHZ, 24
 879              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 880              	.set CYDEV_CHIP_DIE_PSOC4A, 26
 881              	.set CYDEV_CHIP_DIE_PSOC5LP, 2
 882              	.set CYDEV_CHIP_DIE_PSOC5TM, 3
 883              	.set CYDEV_CHIP_DIE_TMA4, 4
 884              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 885              	.set CYDEV_CHIP_FAMILY_FM0P, 5
 886              	.set CYDEV_CHIP_FAMILY_FM3, 6
 887              	.set CYDEV_CHIP_FAMILY_FM4, 7
 888              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 889              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 890              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 891              	.set CYDEV_CHIP_FAMILY_PSOC6, 4
 892              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 893              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 894              	.set CYDEV_CHIP_JTAG_ID, 0x257C11B5
 895              	.set CYDEV_CHIP_MEMBER_3A, 1
 896              	.set CYDEV_CHIP_MEMBER_4A, 26
 897              	.set CYDEV_CHIP_MEMBER_4AA, 25
 898              	.set CYDEV_CHIP_MEMBER_4AB, 30
 899              	.set CYDEV_CHIP_MEMBER_4AC, 14
 900              	.set CYDEV_CHIP_MEMBER_4AD, 15
 901              	.set CYDEV_CHIP_MEMBER_4AE, 16
 902              	.set CYDEV_CHIP_MEMBER_4D, 20
 903              	.set CYDEV_CHIP_MEMBER_4E, 6
 904              	.set CYDEV_CHIP_MEMBER_4F, 27
 905              	.set CYDEV_CHIP_MEMBER_4G, 4
 906              	.set CYDEV_CHIP_MEMBER_4H, 24
 907              	.set CYDEV_CHIP_MEMBER_4I, 32
 908              	.set CYDEV_CHIP_MEMBER_4J, 21
 909              	.set CYDEV_CHIP_MEMBER_4K, 22
 910              	.set CYDEV_CHIP_MEMBER_4L, 31
 911              	.set CYDEV_CHIP_MEMBER_4M, 29
 912              	.set CYDEV_CHIP_MEMBER_4N, 11
 913              	.set CYDEV_CHIP_MEMBER_4O, 8
 914              	.set CYDEV_CHIP_MEMBER_4P, 28
 915              	.set CYDEV_CHIP_MEMBER_4Q, 17
 916              	.set CYDEV_CHIP_MEMBER_4R, 9
 917              	.set CYDEV_CHIP_MEMBER_4S, 12
 918              	.set CYDEV_CHIP_MEMBER_4T, 10
 919              	.set CYDEV_CHIP_MEMBER_4U, 5
 920              	.set CYDEV_CHIP_MEMBER_4V, 23
 921              	.set CYDEV_CHIP_MEMBER_4W, 13
 922              	.set CYDEV_CHIP_MEMBER_4X, 7
 923              	.set CYDEV_CHIP_MEMBER_4Y, 18
 924              	.set CYDEV_CHIP_MEMBER_4Z, 19
 925              	.set CYDEV_CHIP_MEMBER_5A, 3
 926              	.set CYDEV_CHIP_MEMBER_5B, 2
 927              	.set CYDEV_CHIP_MEMBER_6A, 33
 928              	.set CYDEV_CHIP_MEMBER_FM3, 37
 929              	.set CYDEV_CHIP_MEMBER_FM4, 38
 930              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
 931              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
 932              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 114


 933              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 934              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4V
 935              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 936              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 937              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 938              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 939              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 940              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 941              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 942              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 943              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 944              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 945              	.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
 946              	.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
 947              	.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
 948              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 949              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 950              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 951              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 952              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 953              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 954              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 955              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 956              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 957              	.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
 958              	.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
 959              	.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
 960              	.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
 961              	.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
 962              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 963              	.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
 964              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 965              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 966              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 967              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 968              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 969              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 970              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 971              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 972              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 973              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 974              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 975              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 976              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 977              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 978              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 979              	.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
 980              	.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
 981              	.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
 982              	.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
 983              	.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
 984              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 985              	.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
 986              	.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
 987              	.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
 988              	.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
 989              	.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 115


 990              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 991              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 992              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 993              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 994              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 995              	.set CYDEV_CHIP_REVISION_6A_ES, 17
 996              	.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
 997              	.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
 998              	.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
 999              	.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
 1000              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
 1001              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
 1002              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
 1003              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4V_PRODUCTION
 1004              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 1005              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 1006              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 1007              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 1008              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 1009              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
 1010              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 1011              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 1012              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 1013              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 1014              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 1015              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 1016              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 1017              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 1018              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 1019              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 1020              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 1021              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
 1022              	.set CYDEV_DEBUGGING_ENABLE, 1
 1023              	.set CYDEV_DFT_SELECT_CLK0, 8
 1024              	.set CYDEV_DFT_SELECT_CLK1, 9
 1025              	.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
 1026              	.set CYDEV_HEAP_SIZE, 0x80
 1027              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 1028              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 1029              	.set CYDEV_INTR_NUMBER_DMA, 14
 1030              	.set CYDEV_IS_EXPORTING_CODE, 0
 1031              	.set CYDEV_IS_IMPORTING_CODE, 0
 1032              	.set CYDEV_PROJ_TYPE, 0
 1033              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 1034              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 1035              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 1036              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 1037              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 1038              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 1039              	.set CYDEV_STACK_SIZE, 0x0800
 1040              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 1041              	.set CYDEV_VARIABLE_VDDA, 1
 1042              	.set CYDEV_VDDA_MV, 3300
 1043              	.set CYDEV_VDDD_MV, 3300
 1044              	.set CYDEV_WDT_GENERATE_ISR, 1
 1045              	.set CYIPBLOCK_m0s8can_VERSION, 1
 1046              	.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 116


 1047              	.set CYIPBLOCK_m0s8crypto_VERSION, 2
 1048              	.set CYIPBLOCK_m0s8csdv2_VERSION, 2
 1049              	.set CYIPBLOCK_m0s8exco_VERSION, 1
 1050              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 1051              	.set CYIPBLOCK_m0s8lcd_VERSION, 2
 1052              	.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
 1053              	.set CYIPBLOCK_m0s8pass4a_VERSION, 1
 1054              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 1055              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 1056              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 1057              	.set CYIPBLOCK_m0s8wco_VERSION, 1
 1058              	.set CYIPBLOCK_s8srsslt_VERSION, 1
 1059              	.set DMA_CHANNELS_USED__MASK, 0
 1060              	.set CYDEV_BOOTLOADER_ENABLE, 0
 1061              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
  23              	****************************************************************************//**
  24              	*
  25              	*  Delays for the specified number of cycles.
  26              	*
  27              	*  \param uint32 cycles: number of cycles to delay.
  28              	*
  29              	* \return
  30              	*  None
  31              	*
  32              	*******************************************************************************/
  33              	/* void CyDelayCycles(uint32 cycles) */
  34              	.align 3                    /* Align to 8 byte boundary (2^n) */
  35              	.global CyDelayCycles
  36              	.func CyDelayCycles, CyDelayCycles
  37              	.type CyDelayCycles, %function
  38              	.thumb_func
  39              	CyDelayCycles:              /* cycles bytes */
  40 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
  41 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  42 0004 03D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  43              	.IFDEF CYIPBLOCK_m0s8cpuss_VERSION
  44              	    NOP                     /*    1    2    Loop alignment padding */
  45              	.ELSE
  46              	    .IFDEF CYIPBLOCK_s8srsslt_VERSION
  47              	        .IFDEF CYIPBLOCK_m0s8cpussv2_VERSION
  48              	            .IFDEF CYIPBLOCK_mxusbpd_VERSION
  49              	                /* Do nothing */
  50              	            .ELSE
  51              	                .IFDEF CYIPBLOCK_m0s8usbpd_VERSION
  52              	                    /* Do nothing */
  53              	                .ELSE
  54              	                    NOP         /*    1    2    Loop alignment padding */
  55              	                .ENDIF
  56              	            .ENDIF
  57              	        .ENDIF
  58              	    .ENDIF
  59              	    /* Leave loop unaligned */
  60              	.ENDIF
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 117


  61              	CyDelayCycles_loop:
  62              	/* For CM0+ branch instruction takes 2 CPU cycles, for CM0 it takes 3 cycles */
  63              	.IFDEF CYDEV_CM0P_BASE
  64 0006 0130     	    ADDS r0, r0, #1         /*    1    2    Increment counter */
  65 0008 0238     	    SUBS r0, r0, #2         /*    1    2    Decrement counter by 2 */
  66 000a FCD1     	    BNE CyDelayCycles_loop  /*    2    2    2 CPU cycles (if branche is taken)*/
  67 000c C046     	    NOP                     /*    1    2    Loop alignment padding */	
  68              	.ELSE
  69              	    SUBS r0, r0, #1         /*    1    2    Decrement counter */
  70              	    BNE CyDelayCycles_loop  /*    3    2    3 CPU cycles (if branche is taken)*/
  71              	    NOP                     /*    1    2    Loop alignment padding */
  72              	    NOP                     /*    1    2    Loop alignment padding */
  73              	.ENDIF
  74              	CyDelayCycles_done:
  75 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  76 0010 7047     	    BX lr                   /*    3    2 */
  77              	.endfunc
  78              	
  79              	
  80              	/*******************************************************************************
  81              	* Function Name: CyEnterCriticalSection
  82              	****************************************************************************//**
  83              	*
  84              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  85              	*  whether interrupts were previously enabled (the actual value depends on
  86              	*  whether the device is PSoC 3 or PSoC 5).
  87              	*
  88              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  89              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  90              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  91              	*  corrupting processor state, it must be the policy that all interrupt routines
  92              	*  restore the interrupt enable bits as they were found on entry.
  93              	*
  94              	* \return
  95              	*  uint8
  96              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  97              	*   were previously disabled.
  98              	*
  99              	*******************************************************************************/
 100              	/* uint8 CyEnterCriticalSection(void) */
 101              	.global CyEnterCriticalSection
 102              	.func CyEnterCriticalSection, CyEnterCriticalSection
 103              	.type CyEnterCriticalSection, %function
 104              	.thumb_func
 105              	CyEnterCriticalSection:
 106 0012 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
 107 0016 72B6     	    CPSID I                 /* Disable interrupts */
 108 0018 7047     	    BX lr
 109              	.endfunc
 110              	
 111              	
 112              	/*******************************************************************************
 113              	* Function Name: CyExitCriticalSection
 114              	****************************************************************************//**
 115              	*
 116              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 117              	*  CyEnterCriticalSection was called. The argument should be the value returned
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 118


 118              	*  from CyEnterCriticalSection.
 119              	*
 120              	*  \param uint8 savedIntrStatus:
 121              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 122              	*
 123              	* \return
 124              	*  None
 125              	*
 126              	*******************************************************************************/
 127              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 128              	.global CyExitCriticalSection
 129              	.func CyExitCriticalSection, CyExitCriticalSection
 130              	.type CyExitCriticalSection, %function
 131              	.thumb_func
 132              	CyExitCriticalSection:
 133 001a 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 134 001e 7047     	    BX lr
 135              	.endfunc
 136              	
 137              	.end
