#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000026fb2f8bea0 .scope module, "alu_tb" "alu_tb" 2 9;
 .timescale 0 0;
v0000026fb2f943b0_0 .var "DATA1", 7 0;
v0000026fb2f93b90_0 .var "DATA2", 7 0;
v0000026fb2f93690_0 .net "RESULT", 7 0, v0000026fb2f94450_0;  1 drivers
v0000026fb2f93eb0_0 .var "SELECT", 2 0;
S_0000026fb2f9d4a0 .scope module, "ALU" "alu" 2 18, 3 21 0, S_0000026fb2f8bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v0000026fb2f93870_0 .net "DATA1", 7 0, v0000026fb2f943b0_0;  1 drivers
v0000026fb2f93550_0 .net "DATA2", 7 0, v0000026fb2f93b90_0;  1 drivers
v0000026fb2f941d0_0 .net "RESULT", 7 0, v0000026fb2f94450_0;  alias, 1 drivers
v0000026fb2f94090_0 .net "SELECT", 0 2, v0000026fb2f93eb0_0;  1 drivers
v0000026fb2f93af0_0 .net "add_result", 7 0, L_0000026fb2f939b0;  1 drivers
v0000026fb2f93ff0_0 .net "and_result", 7 0, L_0000026fb2f89b60;  1 drivers
v0000026fb2f93910_0 .net "forward_result", 7 0, L_0000026fb2f89d20;  1 drivers
v0000026fb2f94130_0 .net "or_result", 7 0, L_0000026fb2f89690;  1 drivers
S_0000026fb2f9d630 .scope module, "alu_add" "ALU_ADD" 3 39, 3 72 0, S_0000026fb2f9d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000026fb2f8c030_0 .net "DATA1", 7 0, v0000026fb2f943b0_0;  alias, 1 drivers
v0000026fb2f8c490_0 .net "DATA2", 7 0, v0000026fb2f93b90_0;  alias, 1 drivers
v0000026fb2f8c530_0 .net "RESULT", 7 0, L_0000026fb2f939b0;  alias, 1 drivers
L_0000026fb2f939b0 .delay 8 (2,2,2) L_0000026fb2f939b0/d;
L_0000026fb2f939b0/d .arith/sum 8, v0000026fb2f943b0_0, v0000026fb2f93b90_0;
S_0000026fb2f98fa0 .scope module, "alu_and" "ALU_AND" 3 40, 3 90 0, S_0000026fb2f9d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000026fb2f89b60/d .functor AND 8, v0000026fb2f943b0_0, v0000026fb2f93b90_0, C4<11111111>, C4<11111111>;
L_0000026fb2f89b60 .delay 8 (1,1,1) L_0000026fb2f89b60/d;
v0000026fb2f9d7c0_0 .net "DATA1", 7 0, v0000026fb2f943b0_0;  alias, 1 drivers
v0000026fb2f9d860_0 .net "DATA2", 7 0, v0000026fb2f93b90_0;  alias, 1 drivers
v0000026fb2f99130_0 .net "RESULT", 7 0, L_0000026fb2f89b60;  alias, 1 drivers
S_0000026fb2f991d0 .scope module, "alu_forward" "ALU_FORWARD" 3 38, 3 55 0, S_0000026fb2f9d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000026fb2f89d20/d .functor BUFZ 8, v0000026fb2f93b90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000026fb2f89d20 .delay 8 (1,1,1) L_0000026fb2f89d20/d;
v0000026fb2f99360_0 .net "DATA2", 7 0, v0000026fb2f93b90_0;  alias, 1 drivers
v0000026fb30fce70_0 .net "RESULT", 7 0, L_0000026fb2f89d20;  alias, 1 drivers
S_0000026fb30fcf10 .scope module, "alu_or" "ALU_OR" 3 41, 3 108 0, S_0000026fb2f9d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000026fb2f89690/d .functor OR 8, v0000026fb2f943b0_0, v0000026fb2f93b90_0, C4<00000000>, C4<00000000>;
L_0000026fb2f89690 .delay 8 (1,1,1) L_0000026fb2f89690/d;
v0000026fb30fd0a0_0 .net "DATA1", 7 0, v0000026fb2f943b0_0;  alias, 1 drivers
v0000026fb30fd140_0 .net "DATA2", 7 0, v0000026fb2f93b90_0;  alias, 1 drivers
v0000026fb2f94310_0 .net "RESULT", 7 0, L_0000026fb2f89690;  alias, 1 drivers
S_0000026fb30fe340 .scope module, "mux" "MUX" 3 46, 3 127 0, S_0000026fb2f9d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v0000026fb2f94450_0 .var "RESULT", 7 0;
v0000026fb2f937d0_0 .net "SELECT", 2 0, v0000026fb2f93eb0_0;  alias, 1 drivers
v0000026fb2f93a50_0 .net "add_result", 7 0, L_0000026fb2f939b0;  alias, 1 drivers
v0000026fb2f93f50_0 .net "and_result", 7 0, L_0000026fb2f89b60;  alias, 1 drivers
v0000026fb2f94270_0 .net "forward_result", 7 0, L_0000026fb2f89d20;  alias, 1 drivers
v0000026fb2f935f0_0 .net "or_result", 7 0, L_0000026fb2f89690;  alias, 1 drivers
E_0000026fb2f86f00/0 .event anyedge, v0000026fb2f937d0_0, v0000026fb2f94310_0, v0000026fb2f99130_0, v0000026fb2f8c530_0;
E_0000026fb2f86f00/1 .event anyedge, v0000026fb30fce70_0;
E_0000026fb2f86f00 .event/or E_0000026fb2f86f00/0, E_0000026fb2f86f00/1;
    .scope S_0000026fb30fe340;
T_0 ;
    %wait E_0000026fb2f86f00;
    %load/vec4 v0000026fb2f937d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026fb2f94450_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000026fb2f94270_0;
    %store/vec4 v0000026fb2f94450_0, 0, 8;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000026fb2f93a50_0;
    %store/vec4 v0000026fb2f94450_0, 0, 8;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000026fb2f93f50_0;
    %store/vec4 v0000026fb2f94450_0, 0, 8;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000026fb2f935f0_0;
    %store/vec4 v0000026fb2f94450_0, 0, 8;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026fb2f8bea0;
T_1 ;
    %vpi_call 2 22 "$monitor", $time, " SELECT = %b | DATA1 = %b, DATA2 = %b and RESULT = %b", v0000026fb2f93eb0_0, v0000026fb2f943b0_0, v0000026fb2f93b90_0, v0000026fb2f93690_0 {0 0 0};
    %vpi_call 2 25 "$dumpfile", "alu_tb_waveform.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026fb2f8bea0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000026fb2f8bea0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026fb2f93eb0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026fb2f943b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026fb2f93b90_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026fb2f93eb0_0, 0, 3;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026fb2f943b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026fb2f93b90_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026fb2f93eb0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026fb2f943b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026fb2f93b90_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026fb2f93eb0_0, 0, 3;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000026fb2f943b0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000026fb2f93b90_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026fb2f93eb0_0, 0, 3;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000026fb2f943b0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000026fb2f93b90_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026fb2f93eb0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0000026fb2f943b0_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000026fb2f93b90_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026fb2f93eb0_0, 0, 3;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000026fb2f943b0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000026fb2f93b90_0, 0, 8;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
