<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://www.cnx-software.com/2021/11/22/renesas-50-cents-fpga-forgefpga-yosys-development-tools/">Original</a>
    
    <div id="readability-page-1" class="page"><div id="primary"><main id="main" role="main"><article id="post-93577"><div><p>Renesas has just unveiled the ForgeFPGA family of low-cost low-power FPGA’s to go for under 50 cents in (large) volumes following their acquisition of Dialog Semiconductors <a href="https://www.renesas.com/us/en/about/press-room/renesas-completes-acquisition-dialog-semiconductor">last August</a>, who previously designed the <a href="https://www.dialog-semiconductor.com/products/greenpak">GreenPAK</a> programmable mixed-signal matrix.</p><p>The company says its FPGAs consume half the power of competing FPGAs with a standby current of under 20uA, the price point will enable the use of FPGA in new markets and IoT products, and the tools will be free, at least as in beer, without any license to acquire or install.</p><p><a href="https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family.jpg?lossy=1&amp;ssl=1"><img src="data:image/svg+xml,%3Csvg xmlns=&#39;http://www.w3.org/2000/svg&#39; viewBox=&#39;0 0 720 405&#39;%3E%3C/svg%3E" alt="Renesas FPGA family" width="720" height="405" data-src="https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family.jpg?lossy=1&amp;resize=525%2C295&amp;ssl=1" data-srcset="https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family-720x405.jpg?lossy=1&amp;ssl=1 720w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family-300x169.jpg?lossy=1&amp;ssl=1 300w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family-768x432.jpg?lossy=1&amp;ssl=1 768w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family.jpg?lossy=1&amp;ssl=1 1200w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family.jpg?lossy=1&amp;w=105&amp;ssl=1 105w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family.jpg?lossy=1&amp;w=210&amp;ssl=1 210w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family.jpg?lossy=1&amp;w=420&amp;ssl=1 420w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family.jpg?lossy=1&amp;w=525&amp;ssl=1 525w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/Renesas-FPGA-family.jpg?lossy=1&amp;w=1050&amp;ssl=1 1050w" data-sizes="auto" data-eio-rwidth="525" data-eio-rheight="295"/></a></p><p>The full specifications are not available yet, but the ForgeFPGA Family will come with a maximum of 5,000 gates of logic, and the first devices ship with 1K and 2K Look Up Tables (LUTs), and as just mentioned, will operate at ultra-low power as low as 20 microamps in standby. ForgeFPGA is expected to target the same market as GreenPAK notably embedded sensors and IoT devices.</p><p>Contrary to most other FPGA vendors, the Renesas development tools will be completely free, and without the <a href="https://www.cnx-software.com/2021/10/25/installing-libero-soc-in-ubuntu-and-windows-10/">hassle of having to install license keys</a>. The “Go Configure Software Hub” will allow engineers to work on FPGA design depending on the experience levels with two modes of development that can be switched on the flu while the software is running:</p><ul><li>“HDL Mode” for  experienced FPGA</li><li>“Macro-cell Mode” uses schematic-capture-based development flow</li></ul><p>The software hub can be used to launch GreenPAK Designer and ForgeFPGA Workshop programs, with the latter – as the screenshot below shows – appearing to rely on <a href="https://github.com/YosysHQ/yosys">Yosys</a> open synthesis suite whose code is available on Github.</p><p><a href="https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop.jpg?lossy=1&amp;ssl=1"><img src="data:image/svg+xml,%3Csvg xmlns=&#39;http://www.w3.org/2000/svg&#39; viewBox=&#39;0 0 720 309&#39;%3E%3C/svg%3E" alt="ForgeFPGA Workshop" width="720" height="309" data-src="https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop.jpg?lossy=1&amp;resize=525%2C225&amp;ssl=1" data-srcset="https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop-720x309.jpg?lossy=1&amp;ssl=1 720w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop-1200x514.jpg?lossy=1&amp;ssl=1 1200w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop-300x129.jpg?lossy=1&amp;ssl=1 300w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop-768x329.jpg?lossy=1&amp;ssl=1 768w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop-1536x658.jpg?lossy=1&amp;ssl=1 1536w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop-2048x878.jpg?lossy=1&amp;ssl=1 2048w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop.jpg?lossy=1&amp;w=105&amp;ssl=1 105w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop.jpg?lossy=1&amp;w=210&amp;ssl=1 210w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop.jpg?lossy=1&amp;w=420&amp;ssl=1 420w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop.jpg?lossy=1&amp;w=525&amp;ssl=1 525w, https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/11/ForgeFPGA-Workshop.jpg?lossy=1&amp;w=1050&amp;ssl=1 1050w" data-sizes="auto" data-eio-rwidth="525" data-eio-rheight="225"/></a></p><p>You can even try the beta now, after registration, with the software running on Windows 7/8.1/10 32-/64-bit, macOS v10.13 or higher, Ubuntu 18.04/20.04 64-bit, and Debian 10/11/Testing 32-/64-bit. You don’t need a powerhouse to develop software for such low-end FPGA either as the minimum hardware requirements include a 2,500 MHz processor, at least 512MB RAM, 128MB graphics RAM, and 750MB of free hard disk space. Note the download link will be provided immediately, so you don’t need to share a working email.</p><p>I had to install it as follows since some packages were missing from my Ubuntu 20.04 system:<br/></p><div id="urvanov-syntax-highlighter-619c378b399c5793830841" data-settings=" minimize scroll-mouseover"><div><table><tbody><tr><td data-settings="show"></td><td><div><p><span>sudo </span><span>dpkg</span><span> </span><span>-</span><span>i</span><span> </span><span>Go_Configure_Software_Hub_v6</span><span>.</span><span>27.001_Ubuntu</span><span>-</span><span>18.04_amd64_Setup.deb</span><span> </span></p><p><span>sudo </span><span>apt</span><span> </span><span>--</span><span>fix</span><span>-</span><span>missing </span><span>install</span></p></div></td></tr></tbody></table></div></div><p>The good thing is that we can find some details about the first ForgeFPGA part in the software with Renesas SLG47910V FPGA to launch with the following specifications:</p><ul><li>Dense Logic Array<ul><li>Equivalent to 900 4-bit LUTs</li><li>1.8 k DFFs</li><li>5 kb distributed memory</li><li>32 kb BRAM</li><li>Configurable through NVM and/or SPI interface</li></ul></li><li>50 MHz High-frequency Oscillator<ul><li>3.41 MHz Low-power mode</li></ul></li><li>Phase-locked Loop (PLL) – Input from external source or internal oscillators;</li><li>Power Supply<ul><li>VDDIO: 1.71 V to 3.6 V;</li><li>VDDCore: 1.1 V ± 10%;</li></ul></li><li>Power-On-Reset (POR)</li></ul><p>I can remember I used a CLPD in a product many years ago to emulate a CF card reader, that was programmed with VHDL, so I suppose this FPGA family targets similar applications but its internal structure is different and should offer more flexibility.</p><p>Renesas says the ForgeFPGA FPGA engineering samples are available now together with a prototype development kit, probably only available to partners at this stage. The 1K LUT device, which should be the SLG47910V model described above, is expected to be in mass production in Q2 2022. You may find a few more details in the <a href="https://www.businesswire.com/news/home/20211117005535/en" rel="nofollow">press release</a>, and <a href="https://www.dialog-semiconductor.com/products/greenpak/low-power-low-cost-forgefpga">the product page</a>.</p><p>Thanks to TLS for the tip.</p><div itemtype="http://schema.org/Person" itemscope="" itemprop="author"><div><p><img src="data:image/svg+xml,%3Csvg xmlns=&#39;http://www.w3.org/2000/svg&#39; viewBox=&#39;0 0 100 100&#39;%3E%3C/svg%3E" width="100" height="100" alt="jean-luc aufranc cnxsoft" itemprop="image" data-src="https://eji4evk5kxx.exactdn.com/wp-content/uploads/2021/02/jean-luc-aufranc-cnxsoft.jpg?lossy=1&amp;resize=100%2C100&amp;ssl=1" data-eio-rwidth="100" data-eio-rheight="100"/></p><div><p>Jean-Luc started CNX Software in 2010 as a part-time endeavor, before quitting his job as a software engineering manager, and starting to write daily news, and reviews full time later in 2011.</p></div></div></div></div><p>Support CNX Software! Donate via <b><u><a href="https://paypal.me/jlahk/24usd" target="_blank" rel="nofollow noopener">PayPal</a></u></b> or <b><u><a href="https://www.cnx-software.com/donate-cryptocurrencies/" rel="nofollow noopener">cryptocurrencies</a></u></b>, <b><u><a href="https://www.patreon.com/cnxsoft" target="_blank" rel="nofollow noopener">become a Patron</a></u></b> on Patreon, or <b><u><a href="https://shop.cnx-software.com/" target="_blank" rel="nofollow noopener">buy review samples</a></u></b></p></article><nav role="navigation" aria-label="Posts"><h2>Post navigation</h2></nav></main></div></div>
  </body>
</html>
