#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Programs\iverilog\lib\ivl\va_math.vpi";
S_0000024b62e448b0 .scope module, "tb_cpu_top" "tb_cpu_top" 2 4;
 .timescale -9 -12;
v0000024b62ea2060_0 .net "aluOut", 31 0, v0000024b62e427e0_0;  1 drivers
v0000024b62ea24c0_0 .var "clk", 0 0;
v0000024b62ea1c00_0 .var/i "i", 31 0;
v0000024b62ea1ca0_0 .net "instr", 31 0, L_0000024b62dfec40;  1 drivers
v0000024b62ea3280_0 .net "memReadData", 31 0, L_0000024b62dfef50;  1 drivers
v0000024b62ea1fc0_0 .net "pc", 31 0, L_0000024b62dfebd0;  1 drivers
v0000024b62ea1ac0_0 .var "rst", 0 0;
S_0000024b62e2ad50 .scope module, "cpu" "cpu_top" 2 15, 3 10 0, S_0000024b62e448b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "aluOut";
    .port_info 5 /OUTPUT 32 "memReadData";
L_0000024b62dfebd0 .functor BUFZ 32, v0000024b62e9f340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024b62dfec40 .functor BUFZ 32, L_0000024b62ea29c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024b62e9f340_0 .var "PC", 31 0;
v0000024b62ea0060_0 .net "PCBranch", 31 0, L_0000024b62ea2e20;  1 drivers
v0000024b62e9f0c0_0 .net "PCNext", 31 0, L_0000024b62ea27e0;  1 drivers
v0000024b62ea0ba0_0 .net "PCPlus4", 31 0, L_0000024b62ea1f20;  1 drivers
v0000024b62ea0100_0 .net *"_ivl_10", 9 0, L_0000024b62ea2920;  1 drivers
L_0000024b62f000d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024b62e9f5c0_0 .net *"_ivl_13", 1 0, L_0000024b62f000d0;  1 drivers
L_0000024b62f00118 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024b62e9f660_0 .net/2u *"_ivl_18", 1 0, L_0000024b62f00118;  1 drivers
L_0000024b62f00088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024b62ea0560_0 .net/2u *"_ivl_2", 31 0, L_0000024b62f00088;  1 drivers
v0000024b62e9f160_0 .net *"_ivl_20", 0 0, L_0000024b62ea3320;  1 drivers
L_0000024b62f00160 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024b62ea09c0_0 .net/2u *"_ivl_22", 1 0, L_0000024b62f00160;  1 drivers
v0000024b62ea0240_0 .net *"_ivl_24", 0 0, L_0000024b62ea1700;  1 drivers
v0000024b62ea07e0_0 .net *"_ivl_26", 31 0, L_0000024b62ea2100;  1 drivers
L_0000024b62f003e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024b62e9f480_0 .net/2u *"_ivl_44", 1 0, L_0000024b62f003e8;  1 drivers
v0000024b62e9eda0_0 .net *"_ivl_46", 0 0, L_0000024b62ea3460;  1 drivers
v0000024b62e9f020_0 .net *"_ivl_48", 31 0, L_0000024b62ea15c0;  1 drivers
L_0000024b62f00430 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024b62e9f840_0 .net/2u *"_ivl_50", 1 0, L_0000024b62f00430;  1 drivers
v0000024b62ea0600_0 .net *"_ivl_52", 0 0, L_0000024b62ea26a0;  1 drivers
v0000024b62e9f8e0_0 .net *"_ivl_54", 31 0, L_0000024b62ea2740;  1 drivers
v0000024b62ea0920_0 .net *"_ivl_6", 31 0, L_0000024b62ea29c0;  1 drivers
v0000024b62ea0c40_0 .net *"_ivl_9", 7 0, L_0000024b62ea2420;  1 drivers
v0000024b62e9fa20_0 .net "aluControl", 2 0, v0000024b62e41a20_0;  1 drivers
v0000024b62e9fd40_0 .net "aluInB", 31 0, L_0000024b62ea3140;  1 drivers
v0000024b62ea0b00_0 .net "aluOp", 1 0, v0000024b62e41e80_0;  1 drivers
v0000024b62e9fac0_0 .net "aluOut", 31 0, v0000024b62e427e0_0;  alias, 1 drivers
v0000024b62ea0a60_0 .net "aluSrc", 0 0, v0000024b62e43780_0;  1 drivers
v0000024b62e9fde0_0 .net "clk", 0 0, v0000024b62ea24c0_0;  1 drivers
v0000024b62e9fb60 .array "imem", 255 0, 31 0;
v0000024b62ea0740_0 .net "immExt", 31 0, v0000024b62e42560_0;  1 drivers
v0000024b62e9fc00_0 .net "immSrc", 1 0, v0000024b62e42ec0_0;  1 drivers
v0000024b62e9fe80_0 .net "instr", 31 0, L_0000024b62dfec40;  alias, 1 drivers
v0000024b62e9ee40_0 .net "memReadData", 31 0, L_0000024b62dfef50;  alias, 1 drivers
v0000024b62e9eee0_0 .net "memWrite", 0 0, v0000024b62e42380_0;  1 drivers
v0000024b62ea0880_0 .net "pc", 31 0, L_0000024b62dfebd0;  alias, 1 drivers
v0000024b62e9ff20_0 .net "pcSrc", 1 0, v0000024b62e42880_0;  1 drivers
v0000024b62e9ef80_0 .net "rd1", 31 0, L_0000024b62ea2ba0;  1 drivers
v0000024b62e9ffc0_0 .net "rd2", 31 0, L_0000024b62ea30a0;  1 drivers
v0000024b62ea01a0_0 .net "regWrite", 0 0, v0000024b62e41f20_0;  1 drivers
v0000024b62ea02e0_0 .net "resultSrc", 1 0, v0000024b62e42920_0;  1 drivers
v0000024b62ea0380_0 .net "rst", 0 0, v0000024b62ea1ac0_0;  1 drivers
v0000024b62ea0420_0 .net "wd3", 31 0, L_0000024b62ea1b60;  1 drivers
v0000024b62ea04c0_0 .net "zero", 0 0, L_0000024b62ea33c0;  1 drivers
E_0000024b62e48050 .event posedge, v0000024b62ea0380_0, v0000024b62e418e0_0;
L_0000024b62ea1f20 .arith/sum 32, v0000024b62e9f340_0, L_0000024b62f00088;
L_0000024b62ea29c0 .array/port v0000024b62e9fb60, L_0000024b62ea2920;
L_0000024b62ea2420 .part v0000024b62e9f340_0, 2, 8;
L_0000024b62ea2920 .concat [ 8 2 0 0], L_0000024b62ea2420, L_0000024b62f000d0;
L_0000024b62ea2600 .part L_0000024b62dfec40, 0, 7;
L_0000024b62ea3320 .cmp/eq 2, v0000024b62e42920_0, L_0000024b62f00118;
L_0000024b62ea1700 .cmp/eq 2, v0000024b62e42920_0, L_0000024b62f00160;
L_0000024b62ea2100 .functor MUXZ 32, v0000024b62e427e0_0, L_0000024b62ea1f20, L_0000024b62ea1700, C4<>;
L_0000024b62ea1b60 .functor MUXZ 32, L_0000024b62ea2100, L_0000024b62dfef50, L_0000024b62ea3320, C4<>;
L_0000024b62ea1de0 .part L_0000024b62dfec40, 15, 5;
L_0000024b62ea1e80 .part L_0000024b62dfec40, 20, 5;
L_0000024b62ea22e0 .part L_0000024b62dfec40, 7, 5;
L_0000024b62ea2b00 .part L_0000024b62dfec40, 12, 3;
L_0000024b62ea2ce0 .part L_0000024b62dfec40, 30, 1;
L_0000024b62ea3140 .functor MUXZ 32, L_0000024b62ea30a0, v0000024b62e42560_0, v0000024b62e43780_0, C4<>;
L_0000024b62ea2e20 .arith/sum 32, L_0000024b62ea1f20, v0000024b62e42560_0;
L_0000024b62ea3460 .cmp/eq 2, v0000024b62e42880_0, L_0000024b62f003e8;
L_0000024b62ea15c0 .arith/sum 32, L_0000024b62ea1f20, v0000024b62e42560_0;
L_0000024b62ea26a0 .cmp/eq 2, v0000024b62e42880_0, L_0000024b62f00430;
L_0000024b62ea2740 .functor MUXZ 32, L_0000024b62ea1f20, L_0000024b62ea2e20, L_0000024b62ea26a0, C4<>;
L_0000024b62ea27e0 .functor MUXZ 32, L_0000024b62ea2740, L_0000024b62ea15c0, L_0000024b62ea3460, C4<>;
S_0000024b62e2aee0 .scope module, "alu" "ALU" 3 84, 4 2 0, S_0000024b62e2ad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "srcA";
    .port_info 1 /INPUT 32 "srcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0000024b62e41fc0_0 .net "ALUControl", 2 0, v0000024b62e41a20_0;  alias, 1 drivers
v0000024b62e427e0_0 .var "ALUResult", 31 0;
v0000024b62e42100_0 .net "Zero", 0 0, L_0000024b62ea33c0;  alias, 1 drivers
L_0000024b62f00358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b62e43320_0 .net/2u *"_ivl_0", 31 0, L_0000024b62f00358;  1 drivers
v0000024b62e41d40_0 .net "srcA", 31 0, L_0000024b62ea2ba0;  alias, 1 drivers
v0000024b62e43640_0 .net "srcB", 31 0, L_0000024b62ea3140;  alias, 1 drivers
E_0000024b62e48350 .event anyedge, v0000024b62e41fc0_0, v0000024b62e41d40_0, v0000024b62e43640_0;
L_0000024b62ea33c0 .cmp/eq 32, v0000024b62e427e0_0, L_0000024b62f00358;
S_0000024b62e11a60 .scope module, "alu_control" "ALUControl" 3 77, 5 2 0, S_0000024b62e2ad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "aluOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 3 "ALUControl";
v0000024b62e41a20_0 .var "ALUControl", 2 0;
v0000024b62e41de0_0 .net "aluOp", 1 0, v0000024b62e41e80_0;  alias, 1 drivers
v0000024b62e43280_0 .net "funct3", 2 0, L_0000024b62ea2b00;  1 drivers
v0000024b62e42c40_0 .net "funct7_5", 0 0, L_0000024b62ea2ce0;  1 drivers
E_0000024b62e48090 .event anyedge, v0000024b62e41de0_0, v0000024b62e43280_0, v0000024b62e42c40_0;
S_0000024b62e11bf0 .scope module, "control_unit" "ControlUnit" 3 39, 6 2 0, S_0000024b62e2ad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 1 "aluSrc";
    .port_info 5 /OUTPUT 2 "immSrc";
    .port_info 6 /OUTPUT 2 "resultSrc";
    .port_info 7 /OUTPUT 2 "pcSrc";
    .port_info 8 /OUTPUT 2 "aluOp";
v0000024b62e41e80_0 .var "aluOp", 1 0;
v0000024b62e43780_0 .var "aluSrc", 0 0;
v0000024b62e433c0_0 .var "branch", 0 0;
v0000024b62e42ec0_0 .var "immSrc", 1 0;
v0000024b62e42380_0 .var "memWrite", 0 0;
v0000024b62e435a0_0 .net "opcode", 6 0, L_0000024b62ea2600;  1 drivers
v0000024b62e42880_0 .var "pcSrc", 1 0;
v0000024b62e41f20_0 .var "regWrite", 0 0;
v0000024b62e42920_0 .var "resultSrc", 1 0;
v0000024b62e41ac0_0 .net "zero", 0 0, L_0000024b62ea33c0;  alias, 1 drivers
E_0000024b62e48390 .event anyedge, v0000024b62e435a0_0, v0000024b62e433c0_0, v0000024b62e42100_0;
S_0000024b62e0d0f0 .scope module, "data_memory" "DataMemory" 3 93, 7 2 0, S_0000024b62e2ad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000024b62dfef50 .functor BUFZ 32, L_0000024b62ea2380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024b62e429c0_0 .net *"_ivl_0", 31 0, L_0000024b62ea2380;  1 drivers
v0000024b62e421a0_0 .net *"_ivl_3", 9 0, L_0000024b62ea31e0;  1 drivers
v0000024b62e436e0_0 .net *"_ivl_4", 11 0, L_0000024b62ea2560;  1 drivers
L_0000024b62f003a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024b62e422e0_0 .net *"_ivl_7", 1 0, L_0000024b62f003a0;  1 drivers
v0000024b62e42060_0 .net "addr", 31 0, v0000024b62e427e0_0;  alias, 1 drivers
v0000024b62e418e0_0 .net "clk", 0 0, v0000024b62ea24c0_0;  alias, 1 drivers
v0000024b62e41980 .array "mem", 1023 0, 31 0;
v0000024b62e42600_0 .net "rd", 31 0, L_0000024b62dfef50;  alias, 1 drivers
v0000024b62e41b60_0 .net "wd", 31 0, L_0000024b62ea30a0;  alias, 1 drivers
v0000024b62e42420_0 .net "we", 0 0, v0000024b62e42380_0;  alias, 1 drivers
E_0000024b62e48550 .event posedge, v0000024b62e418e0_0;
L_0000024b62ea2380 .array/port v0000024b62e41980, L_0000024b62ea2560;
L_0000024b62ea31e0 .part v0000024b62e427e0_0, 2, 10;
L_0000024b62ea2560 .concat [ 10 2 0 0], L_0000024b62ea31e0, L_0000024b62f003a0;
S_0000024b62e0d280 .scope module, "imm_gen" "ImmGen" 3 53, 8 2 0, S_0000024b62e2ad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "immExt";
v0000024b62e424c0_0 .net "ImmSrc", 1 0, v0000024b62e42ec0_0;  alias, 1 drivers
v0000024b62e42560_0 .var "immExt", 31 0;
v0000024b62e41c00_0 .net "instr", 31 0, L_0000024b62dfec40;  alias, 1 drivers
E_0000024b62e48410 .event anyedge, v0000024b62e42ec0_0, v0000024b62e41c00_0;
S_0000024b62e1cb20 .scope module, "reg_file" "RegFile" 3 64, 9 2 0, S_0000024b62e2ad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "ra3";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000024b62f001a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024b62e426a0_0 .net/2u *"_ivl_0", 4 0, L_0000024b62f001a8;  1 drivers
L_0000024b62f00238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b62e41ca0_0 .net/2u *"_ivl_10", 31 0, L_0000024b62f00238;  1 drivers
L_0000024b62f00280 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024b62e42740_0 .net/2u *"_ivl_14", 4 0, L_0000024b62f00280;  1 drivers
v0000024b62e42ce0_0 .net *"_ivl_16", 0 0, L_0000024b62ea2a60;  1 drivers
v0000024b62e42a60_0 .net *"_ivl_18", 31 0, L_0000024b62ea21a0;  1 drivers
v0000024b62e42b00_0 .net *"_ivl_2", 0 0, L_0000024b62ea2c40;  1 drivers
v0000024b62e42d80_0 .net *"_ivl_20", 6 0, L_0000024b62ea2240;  1 drivers
L_0000024b62f002c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024b62e42e20_0 .net *"_ivl_23", 1 0, L_0000024b62f002c8;  1 drivers
L_0000024b62f00310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024b62e42f60_0 .net/2u *"_ivl_24", 31 0, L_0000024b62f00310;  1 drivers
v0000024b62e43500_0 .net *"_ivl_4", 31 0, L_0000024b62ea3000;  1 drivers
v0000024b62e43000_0 .net *"_ivl_6", 6 0, L_0000024b62ea1d40;  1 drivers
L_0000024b62f001f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024b62e43140_0 .net *"_ivl_9", 1 0, L_0000024b62f001f0;  1 drivers
v0000024b62e430a0_0 .net "clk", 0 0, v0000024b62ea24c0_0;  alias, 1 drivers
v0000024b62e37810_0 .var/i "i", 31 0;
v0000024b62ea06a0_0 .net "ra1", 4 0, L_0000024b62ea1de0;  1 drivers
v0000024b62e9f200_0 .net "ra2", 4 0, L_0000024b62ea1e80;  1 drivers
o0000024b62e4c918 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000024b62e9f700_0 .net "ra3", 4 0, o0000024b62e4c918;  0 drivers
v0000024b62e9f7a0_0 .net "rd1", 31 0, L_0000024b62ea2ba0;  alias, 1 drivers
v0000024b62e9f980_0 .net "rd2", 31 0, L_0000024b62ea30a0;  alias, 1 drivers
v0000024b62e9f3e0 .array "regs", 31 0, 31 0;
v0000024b62e9f520_0 .net "wa3", 4 0, L_0000024b62ea22e0;  1 drivers
v0000024b62e9f2a0_0 .net "wd3", 31 0, L_0000024b62ea1b60;  alias, 1 drivers
v0000024b62e9fca0_0 .net "we3", 0 0, v0000024b62e41f20_0;  alias, 1 drivers
L_0000024b62ea2c40 .cmp/ne 5, L_0000024b62ea1de0, L_0000024b62f001a8;
L_0000024b62ea3000 .array/port v0000024b62e9f3e0, L_0000024b62ea1d40;
L_0000024b62ea1d40 .concat [ 5 2 0 0], L_0000024b62ea1de0, L_0000024b62f001f0;
L_0000024b62ea2ba0 .functor MUXZ 32, L_0000024b62f00238, L_0000024b62ea3000, L_0000024b62ea2c40, C4<>;
L_0000024b62ea2a60 .cmp/ne 5, L_0000024b62ea1e80, L_0000024b62f00280;
L_0000024b62ea21a0 .array/port v0000024b62e9f3e0, L_0000024b62ea2240;
L_0000024b62ea2240 .concat [ 5 2 0 0], L_0000024b62ea1e80, L_0000024b62f002c8;
L_0000024b62ea30a0 .functor MUXZ 32, L_0000024b62f00310, L_0000024b62ea21a0, L_0000024b62ea2a60, C4<>;
    .scope S_0000024b62e11bf0;
T_0 ;
    %wait E_0000024b62e48390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e41f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e42380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e43780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e42ec0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e42920_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e42880_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e41e80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e433c0_0, 0, 1;
    %load/vec4 v0000024b62e435a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e41f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e42380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e43780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e42ec0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024b62e42920_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e41e80_0, 0, 2;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e41f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e42380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e43780_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024b62e42ec0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e41e80_0, 0, 2;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e41f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e42380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e43780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e433c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024b62e42ec0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024b62e41e80_0, 0, 2;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e41f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e42380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e43780_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024b62e42ec0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024b62e42920_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024b62e42880_0, 0, 2;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e41f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e42380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e43780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e42ec0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e42920_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024b62e41e80_0, 0, 2;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62e41f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e42380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62e43780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e42ec0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024b62e42920_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024b62e41e80_0, 0, 2;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0000024b62e433c0_0;
    %load/vec4 v0000024b62e41ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024b62e42880_0, 0, 2;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024b62e0d280;
T_1 ;
    %wait E_0000024b62e48410;
    %load/vec4 v0000024b62e424c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b62e42560_0, 0, 32;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024b62e42560_0, 0, 32;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024b62e42560_0, 0, 32;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024b62e42560_0, 0, 32;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024b62e41c00_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024b62e42560_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024b62e1cb20;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b62e37810_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024b62e37810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000024b62e37810_0;
    %store/vec4a v0000024b62e9f3e0, 4, 0;
    %load/vec4 v0000024b62e37810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024b62e37810_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000024b62e1cb20;
T_3 ;
    %wait E_0000024b62e48550;
    %load/vec4 v0000024b62e9fca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000024b62e9f520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000024b62e9f2a0_0;
    %load/vec4 v0000024b62e9f520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b62e9f3e0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024b62e11a60;
T_4 ;
    %wait E_0000024b62e48090;
    %load/vec4 v0000024b62e41de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024b62e41a20_0, 0, 3;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024b62e41a20_0, 0, 3;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024b62e41a20_0, 0, 3;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000024b62e43280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024b62e41a20_0, 0, 3;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0000024b62e42c40_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0000024b62e41a20_0, 0, 3;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024b62e41a20_0, 0, 3;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024b62e41a20_0, 0, 3;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024b62e41a20_0, 0, 3;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024b62e2aee0;
T_5 ;
    %wait E_0000024b62e48350;
    %load/vec4 v0000024b62e41fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b62e427e0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0000024b62e41d40_0;
    %load/vec4 v0000024b62e43640_0;
    %add;
    %store/vec4 v0000024b62e427e0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0000024b62e41d40_0;
    %load/vec4 v0000024b62e43640_0;
    %sub;
    %store/vec4 v0000024b62e427e0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000024b62e41d40_0;
    %load/vec4 v0000024b62e43640_0;
    %and;
    %store/vec4 v0000024b62e427e0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000024b62e41d40_0;
    %load/vec4 v0000024b62e43640_0;
    %or;
    %store/vec4 v0000024b62e427e0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0000024b62e41d40_0;
    %load/vec4 v0000024b62e43640_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0000024b62e427e0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024b62e0d0f0;
T_6 ;
    %wait E_0000024b62e48550;
    %load/vec4 v0000024b62e42420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000024b62e41b60_0;
    %load/vec4 v0000024b62e42060_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024b62e41980, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024b62e2ad50;
T_7 ;
    %wait E_0000024b62e48050;
    %load/vec4 v0000024b62ea0380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024b62e9f340_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024b62e9f0c0_0;
    %assign/vec4 v0000024b62e9f340_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024b62e448b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62ea24c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b62ea1ac0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000024b62e448b0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0000024b62ea24c0_0;
    %inv;
    %store/vec4 v0000024b62ea24c0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024b62e448b0;
T_10 ;
    %vpi_call 2 26 "$dumpfile", "tb_cpu_top.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024b62e448b0 {0 0 0};
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 3146003, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 1122995, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 2159411, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 2155443, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 15791123, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 8479891, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 9475, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 3474531, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 1050003, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 8390255, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 2098835, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000024b62ea1c00_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000024b62ea1c00_0;
    %cmpi/s 70, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000024b62ea1c00_0;
    %store/vec4a v0000024b62e9fb60, 4, 0;
    %load/vec4 v0000024b62ea1c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024b62ea1c00_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b62ea1ac0_0, 0, 1;
    %pushi/vec4 70, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000024b62e48550;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_testbench.v";
    "./cpu_top.v";
    "./alu.v";
    "./alu_control.v";
    "./control_unit.v";
    "./data_memory.v";
    "./imm_gen.v";
    "./reg_file.v";
