read_verilog ../top_mux.v
proc
synth -top top
abc9 -lut 2
