# Details about memory and bus architecture including AXI component registers

**Source**: Page 122, Chunk 862  
**Category**: Details about memory and bus architecture including AXI component registers  
**Chunk Index**: 862

---

Memory and bus architecture RM0433
AXI_COMP_
ID_2
0x1FF8
122/3353 RM0433 Rev 8
.seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR PREAMBLE[19:12]
Reset value 0 0 0 0 0 1 0 1
AXI_COMP_
ID_3
0x1FFC
.seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR PREAMBLE[27:20]
Reset value 1 0 1 1 0 0 0 1
0x2000 - Reserved
0x2004
.seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR
AXI_TARG1_
FN_MOD_
0x2008 ISS_BM
.seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR
Reset value 0 0
0x200C - Reserved

---

**AI Reasoning**: The content primarily discusses memory and bus architecture, specifically focusing on AXI component registers and their reset values. This fits well under 'specifications' as it provides technical details about the system's architecture. The filename captures the essence of the content by highlighting the focus on memory, bus architecture, and AXI registers.
