
BluetoothAlarmClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ba0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08007d50  08007d50  00017d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f6c  08007f6c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08007f6c  08007f6c  00017f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f74  08007f74  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f74  08007f74  00017f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f78  08007f78  00017f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08007f7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000b18  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b80  20000b80  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001b3e7  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000401e  00000000  00000000  0003b4c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017b0  00000000  00000000  0003f4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001278  00000000  00000000  00040c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029d00  00000000  00000000  00041f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00021364  00000000  00000000  0006bc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f7f81  00000000  00000000  0008cf6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000068b4  00000000  00000000  00184ef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  0018b7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007d38 	.word	0x08007d38

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	08007d38 	.word	0x08007d38

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000592:	463b      	mov	r3, r7
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800059e:	4b28      	ldr	r3, [pc, #160]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005a0:	4a28      	ldr	r2, [pc, #160]	; (8000644 <MX_ADC1_Init+0xb8>)
 80005a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005a4:	4b26      	ldr	r3, [pc, #152]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ac:	4b24      	ldr	r3, [pc, #144]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005b2:	4b23      	ldr	r3, [pc, #140]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005b8:	4b21      	ldr	r3, [pc, #132]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005be:	4b20      	ldr	r3, [pc, #128]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005c6:	4b1e      	ldr	r3, [pc, #120]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005cc:	4b1c      	ldr	r3, [pc, #112]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005ce:	4a1e      	ldr	r2, [pc, #120]	; (8000648 <MX_ADC1_Init+0xbc>)
 80005d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005d2:	4b1b      	ldr	r3, [pc, #108]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80005d8:	4b19      	ldr	r3, [pc, #100]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005da:	2202      	movs	r2, #2
 80005dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005de:	4b18      	ldr	r3, [pc, #96]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005e6:	4b16      	ldr	r3, [pc, #88]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005e8:	2201      	movs	r2, #1
 80005ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005ec:	4814      	ldr	r0, [pc, #80]	; (8000640 <MX_ADC1_Init+0xb4>)
 80005ee:	f001 fdcd 	bl	800218c <HAL_ADC_Init>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005f8:	f001 fa3e 	bl	8001a78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80005fc:	2303      	movs	r3, #3
 80005fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000600:	2301      	movs	r3, #1
 8000602:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000604:	2304      	movs	r3, #4
 8000606:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000608:	463b      	mov	r3, r7
 800060a:	4619      	mov	r1, r3
 800060c:	480c      	ldr	r0, [pc, #48]	; (8000640 <MX_ADC1_Init+0xb4>)
 800060e:	f001 ff2f 	bl	8002470 <HAL_ADC_ConfigChannel>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000618:	f001 fa2e 	bl	8001a78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800061c:	230a      	movs	r3, #10
 800061e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000620:	2302      	movs	r3, #2
 8000622:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000624:	463b      	mov	r3, r7
 8000626:	4619      	mov	r1, r3
 8000628:	4805      	ldr	r0, [pc, #20]	; (8000640 <MX_ADC1_Init+0xb4>)
 800062a:	f001 ff21 	bl	8002470 <HAL_ADC_ConfigChannel>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000634:	f001 fa20 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000084 	.word	0x20000084
 8000644:	40012000 	.word	0x40012000
 8000648:	0f000001 	.word	0x0f000001

0800064c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08a      	sub	sp, #40	; 0x28
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]
 8000662:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a3c      	ldr	r2, [pc, #240]	; (800075c <HAL_ADC_MspInit+0x110>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d171      	bne.n	8000752 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]
 8000672:	4b3b      	ldr	r3, [pc, #236]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000676:	4a3a      	ldr	r2, [pc, #232]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800067c:	6453      	str	r3, [r2, #68]	; 0x44
 800067e:	4b38      	ldr	r3, [pc, #224]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000686:	613b      	str	r3, [r7, #16]
 8000688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	4b34      	ldr	r3, [pc, #208]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a33      	ldr	r2, [pc, #204]	; (8000760 <HAL_ADC_MspInit+0x114>)
 8000694:	f043 0304 	orr.w	r3, r3, #4
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b31      	ldr	r3, [pc, #196]	; (8000760 <HAL_ADC_MspInit+0x114>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0304 	and.w	r3, r3, #4
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	2300      	movs	r3, #0
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	4b2d      	ldr	r3, [pc, #180]	; (8000760 <HAL_ADC_MspInit+0x114>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	4a2c      	ldr	r2, [pc, #176]	; (8000760 <HAL_ADC_MspInit+0x114>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	6313      	str	r3, [r2, #48]	; 0x30
 80006b6:	4b2a      	ldr	r3, [pc, #168]	; (8000760 <HAL_ADC_MspInit+0x114>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	f003 0301 	and.w	r3, r3, #1
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006c2:	2301      	movs	r3, #1
 80006c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006c6:	2303      	movs	r3, #3
 80006c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4823      	ldr	r0, [pc, #140]	; (8000764 <HAL_ADC_MspInit+0x118>)
 80006d6:	f003 f925 	bl	8003924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006da:	2308      	movs	r3, #8
 80006dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006de:	2303      	movs	r3, #3
 80006e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	481e      	ldr	r0, [pc, #120]	; (8000768 <HAL_ADC_MspInit+0x11c>)
 80006ee:	f003 f919 	bl	8003924 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80006f2:	4b1e      	ldr	r3, [pc, #120]	; (800076c <HAL_ADC_MspInit+0x120>)
 80006f4:	4a1e      	ldr	r2, [pc, #120]	; (8000770 <HAL_ADC_MspInit+0x124>)
 80006f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80006f8:	4b1c      	ldr	r3, [pc, #112]	; (800076c <HAL_ADC_MspInit+0x120>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006fe:	4b1b      	ldr	r3, [pc, #108]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000704:	4b19      	ldr	r3, [pc, #100]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800070a:	4b18      	ldr	r3, [pc, #96]	; (800076c <HAL_ADC_MspInit+0x120>)
 800070c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000710:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000712:	4b16      	ldr	r3, [pc, #88]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000714:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000718:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <HAL_ADC_MspInit+0x120>)
 800071c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000720:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000722:	4b12      	ldr	r3, [pc, #72]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000724:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000728:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <HAL_ADC_MspInit+0x120>)
 800072c:	2200      	movs	r2, #0
 800072e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000730:	4b0e      	ldr	r3, [pc, #56]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000732:	2200      	movs	r2, #0
 8000734:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000736:	480d      	ldr	r0, [pc, #52]	; (800076c <HAL_ADC_MspInit+0x120>)
 8000738:	f002 fa5c 	bl	8002bf4 <HAL_DMA_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8000742:	f001 f999 	bl	8001a78 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4a08      	ldr	r2, [pc, #32]	; (800076c <HAL_ADC_MspInit+0x120>)
 800074a:	639a      	str	r2, [r3, #56]	; 0x38
 800074c:	4a07      	ldr	r2, [pc, #28]	; (800076c <HAL_ADC_MspInit+0x120>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000752:	bf00      	nop
 8000754:	3728      	adds	r7, #40	; 0x28
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	40012000 	.word	0x40012000
 8000760:	40023800 	.word	0x40023800
 8000764:	40020800 	.word	0x40020800
 8000768:	40020000 	.word	0x40020000
 800076c:	200000cc 	.word	0x200000cc
 8000770:	40026410 	.word	0x40026410

08000774 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <MX_DMA_Init+0x3c>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a0b      	ldr	r2, [pc, #44]	; (80007b0 <MX_DMA_Init+0x3c>)
 8000784:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <MX_DMA_Init+0x3c>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2100      	movs	r1, #0
 800079a:	2038      	movs	r0, #56	; 0x38
 800079c:	f002 f9f3 	bl	8002b86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80007a0:	2038      	movs	r0, #56	; 0x38
 80007a2:	f002 fa0c 	bl	8002bbe <HAL_NVIC_EnableIRQ>

}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800

080007b4 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80007b8:	4b1f      	ldr	r3, [pc, #124]	; (8000838 <MX_ETH_Init+0x84>)
 80007ba:	4a20      	ldr	r2, [pc, #128]	; (800083c <MX_ETH_Init+0x88>)
 80007bc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80007be:	4b20      	ldr	r3, [pc, #128]	; (8000840 <MX_ETH_Init+0x8c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80007c4:	4b1e      	ldr	r3, [pc, #120]	; (8000840 <MX_ETH_Init+0x8c>)
 80007c6:	2280      	movs	r2, #128	; 0x80
 80007c8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80007ca:	4b1d      	ldr	r3, [pc, #116]	; (8000840 <MX_ETH_Init+0x8c>)
 80007cc:	22e1      	movs	r2, #225	; 0xe1
 80007ce:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80007d0:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <MX_ETH_Init+0x8c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80007d6:	4b1a      	ldr	r3, [pc, #104]	; (8000840 <MX_ETH_Init+0x8c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80007dc:	4b18      	ldr	r3, [pc, #96]	; (8000840 <MX_ETH_Init+0x8c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80007e2:	4b15      	ldr	r3, [pc, #84]	; (8000838 <MX_ETH_Init+0x84>)
 80007e4:	4a16      	ldr	r2, [pc, #88]	; (8000840 <MX_ETH_Init+0x8c>)
 80007e6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80007e8:	4b13      	ldr	r3, [pc, #76]	; (8000838 <MX_ETH_Init+0x84>)
 80007ea:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80007ee:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80007f0:	4b11      	ldr	r3, [pc, #68]	; (8000838 <MX_ETH_Init+0x84>)
 80007f2:	4a14      	ldr	r2, [pc, #80]	; (8000844 <MX_ETH_Init+0x90>)
 80007f4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80007f6:	4b10      	ldr	r3, [pc, #64]	; (8000838 <MX_ETH_Init+0x84>)
 80007f8:	4a13      	ldr	r2, [pc, #76]	; (8000848 <MX_ETH_Init+0x94>)
 80007fa:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80007fc:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <MX_ETH_Init+0x84>)
 80007fe:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000802:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000804:	480c      	ldr	r0, [pc, #48]	; (8000838 <MX_ETH_Init+0x84>)
 8000806:	f002 fd65 	bl	80032d4 <HAL_ETH_Init>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000810:	f001 f932 	bl	8001a78 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000814:	2238      	movs	r2, #56	; 0x38
 8000816:	2100      	movs	r1, #0
 8000818:	480c      	ldr	r0, [pc, #48]	; (800084c <MX_ETH_Init+0x98>)
 800081a:	f006 fe09 	bl	8007430 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800081e:	4b0b      	ldr	r3, [pc, #44]	; (800084c <MX_ETH_Init+0x98>)
 8000820:	2221      	movs	r2, #33	; 0x21
 8000822:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000824:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_ETH_Init+0x98>)
 8000826:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800082a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800082c:	4b07      	ldr	r3, [pc, #28]	; (800084c <MX_ETH_Init+0x98>)
 800082e:	2200      	movs	r2, #0
 8000830:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	200002a4 	.word	0x200002a4
 800083c:	40028000 	.word	0x40028000
 8000840:	20000354 	.word	0x20000354
 8000844:	200001cc 	.word	0x200001cc
 8000848:	2000012c 	.word	0x2000012c
 800084c:	2000026c 	.word	0x2000026c

08000850 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08e      	sub	sp, #56	; 0x38
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a55      	ldr	r2, [pc, #340]	; (80009c4 <HAL_ETH_MspInit+0x174>)
 800086e:	4293      	cmp	r3, r2
 8000870:	f040 80a4 	bne.w	80009bc <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000874:	2300      	movs	r3, #0
 8000876:	623b      	str	r3, [r7, #32]
 8000878:	4b53      	ldr	r3, [pc, #332]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800087a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087c:	4a52      	ldr	r2, [pc, #328]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800087e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000882:	6313      	str	r3, [r2, #48]	; 0x30
 8000884:	4b50      	ldr	r3, [pc, #320]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800088c:	623b      	str	r3, [r7, #32]
 800088e:	6a3b      	ldr	r3, [r7, #32]
 8000890:	2300      	movs	r3, #0
 8000892:	61fb      	str	r3, [r7, #28]
 8000894:	4b4c      	ldr	r3, [pc, #304]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000898:	4a4b      	ldr	r2, [pc, #300]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800089a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800089e:	6313      	str	r3, [r2, #48]	; 0x30
 80008a0:	4b49      	ldr	r3, [pc, #292]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80008a8:	61fb      	str	r3, [r7, #28]
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	2300      	movs	r3, #0
 80008ae:	61bb      	str	r3, [r7, #24]
 80008b0:	4b45      	ldr	r3, [pc, #276]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b4:	4a44      	ldr	r2, [pc, #272]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008b6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80008ba:	6313      	str	r3, [r2, #48]	; 0x30
 80008bc:	4b42      	ldr	r3, [pc, #264]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80008c4:	61bb      	str	r3, [r7, #24]
 80008c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	4b3e      	ldr	r3, [pc, #248]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d0:	4a3d      	ldr	r2, [pc, #244]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008d2:	f043 0304 	orr.w	r3, r3, #4
 80008d6:	6313      	str	r3, [r2, #48]	; 0x30
 80008d8:	4b3b      	ldr	r3, [pc, #236]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008dc:	f003 0304 	and.w	r3, r3, #4
 80008e0:	617b      	str	r3, [r7, #20]
 80008e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	4b37      	ldr	r3, [pc, #220]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ec:	4a36      	ldr	r2, [pc, #216]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008ee:	f043 0301 	orr.w	r3, r3, #1
 80008f2:	6313      	str	r3, [r2, #48]	; 0x30
 80008f4:	4b34      	ldr	r3, [pc, #208]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 80008f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000900:	2300      	movs	r3, #0
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	4b30      	ldr	r3, [pc, #192]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000908:	4a2f      	ldr	r2, [pc, #188]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800090a:	f043 0302 	orr.w	r3, r3, #2
 800090e:	6313      	str	r3, [r2, #48]	; 0x30
 8000910:	4b2d      	ldr	r3, [pc, #180]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000914:	f003 0302 	and.w	r3, r3, #2
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800091c:	2300      	movs	r3, #0
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	4b29      	ldr	r3, [pc, #164]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000924:	4a28      	ldr	r2, [pc, #160]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 8000926:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800092a:	6313      	str	r3, [r2, #48]	; 0x30
 800092c:	4b26      	ldr	r3, [pc, #152]	; (80009c8 <HAL_ETH_MspInit+0x178>)
 800092e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000938:	2332      	movs	r3, #50	; 0x32
 800093a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	2302      	movs	r3, #2
 800093e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000944:	2303      	movs	r3, #3
 8000946:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000948:	230b      	movs	r3, #11
 800094a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000950:	4619      	mov	r1, r3
 8000952:	481e      	ldr	r0, [pc, #120]	; (80009cc <HAL_ETH_MspInit+0x17c>)
 8000954:	f002 ffe6 	bl	8003924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000958:	2386      	movs	r3, #134	; 0x86
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000964:	2303      	movs	r3, #3
 8000966:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000968:	230b      	movs	r3, #11
 800096a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000970:	4619      	mov	r1, r3
 8000972:	4817      	ldr	r0, [pc, #92]	; (80009d0 <HAL_ETH_MspInit+0x180>)
 8000974:	f002 ffd6 	bl	8003924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000978:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097e:	2302      	movs	r3, #2
 8000980:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000986:	2303      	movs	r3, #3
 8000988:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800098a:	230b      	movs	r3, #11
 800098c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800098e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000992:	4619      	mov	r1, r3
 8000994:	480f      	ldr	r0, [pc, #60]	; (80009d4 <HAL_ETH_MspInit+0x184>)
 8000996:	f002 ffc5 	bl	8003924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800099a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800099e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a0:	2302      	movs	r3, #2
 80009a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a8:	2303      	movs	r3, #3
 80009aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80009ac:	230b      	movs	r3, #11
 80009ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b4:	4619      	mov	r1, r3
 80009b6:	4808      	ldr	r0, [pc, #32]	; (80009d8 <HAL_ETH_MspInit+0x188>)
 80009b8:	f002 ffb4 	bl	8003924 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80009bc:	bf00      	nop
 80009be:	3738      	adds	r7, #56	; 0x38
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40028000 	.word	0x40028000
 80009c8:	40023800 	.word	0x40023800
 80009cc:	40020800 	.word	0x40020800
 80009d0:	40020000 	.word	0x40020000
 80009d4:	40020400 	.word	0x40020400
 80009d8:	40021800 	.word	0x40021800

080009dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08c      	sub	sp, #48	; 0x30
 80009e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e2:	f107 031c 	add.w	r3, r7, #28
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	605a      	str	r2, [r3, #4]
 80009ec:	609a      	str	r2, [r3, #8]
 80009ee:	60da      	str	r2, [r3, #12]
 80009f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f2:	2300      	movs	r3, #0
 80009f4:	61bb      	str	r3, [r7, #24]
 80009f6:	4b52      	ldr	r3, [pc, #328]	; (8000b40 <MX_GPIO_Init+0x164>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fa:	4a51      	ldr	r2, [pc, #324]	; (8000b40 <MX_GPIO_Init+0x164>)
 80009fc:	f043 0304 	orr.w	r3, r3, #4
 8000a00:	6313      	str	r3, [r2, #48]	; 0x30
 8000a02:	4b4f      	ldr	r3, [pc, #316]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	f003 0304 	and.w	r3, r3, #4
 8000a0a:	61bb      	str	r3, [r7, #24]
 8000a0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]
 8000a12:	4b4b      	ldr	r3, [pc, #300]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a16:	4a4a      	ldr	r2, [pc, #296]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1e:	4b48      	ldr	r3, [pc, #288]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	4b44      	ldr	r3, [pc, #272]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a32:	4a43      	ldr	r2, [pc, #268]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3a:	4b41      	ldr	r3, [pc, #260]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	4b3d      	ldr	r3, [pc, #244]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a3c      	ldr	r2, [pc, #240]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a50:	f043 0302 	orr.w	r3, r3, #2
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b3a      	ldr	r3, [pc, #232]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0302 	and.w	r3, r3, #2
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	4b36      	ldr	r3, [pc, #216]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	4a35      	ldr	r2, [pc, #212]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a6c:	f043 0308 	orr.w	r3, r3, #8
 8000a70:	6313      	str	r3, [r2, #48]	; 0x30
 8000a72:	4b33      	ldr	r3, [pc, #204]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	f003 0308 	and.w	r3, r3, #8
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	4b2f      	ldr	r3, [pc, #188]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	4a2e      	ldr	r2, [pc, #184]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8e:	4b2c      	ldr	r3, [pc, #176]	; (8000b40 <MX_GPIO_Init+0x164>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000aa0:	4828      	ldr	r0, [pc, #160]	; (8000b44 <MX_GPIO_Init+0x168>)
 8000aa2:	f003 f903 	bl	8003cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2140      	movs	r1, #64	; 0x40
 8000aaa:	4827      	ldr	r0, [pc, #156]	; (8000b48 <MX_GPIO_Init+0x16c>)
 8000aac:	f003 f8fe 	bl	8003cac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ab0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ab6:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ac0:	f107 031c 	add.w	r3, r7, #28
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4821      	ldr	r0, [pc, #132]	; (8000b4c <MX_GPIO_Init+0x170>)
 8000ac8:	f002 ff2c 	bl	8003924 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Joystick_Pin;
 8000acc:	2308      	movs	r3, #8
 8000ace:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Joystick_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	4619      	mov	r1, r3
 8000ade:	481b      	ldr	r0, [pc, #108]	; (8000b4c <MX_GPIO_Init+0x170>)
 8000ae0:	f002 ff20 	bl	8003924 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ae4:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aea:	2301      	movs	r3, #1
 8000aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af2:	2300      	movs	r3, #0
 8000af4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af6:	f107 031c 	add.w	r3, r7, #28
 8000afa:	4619      	mov	r1, r3
 8000afc:	4811      	ldr	r0, [pc, #68]	; (8000b44 <MX_GPIO_Init+0x168>)
 8000afe:	f002 ff11 	bl	8003924 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b02:	2340      	movs	r3, #64	; 0x40
 8000b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b06:	2301      	movs	r3, #1
 8000b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b12:	f107 031c 	add.w	r3, r7, #28
 8000b16:	4619      	mov	r1, r3
 8000b18:	480b      	ldr	r0, [pc, #44]	; (8000b48 <MX_GPIO_Init+0x16c>)
 8000b1a:	f002 ff03 	bl	8003924 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b1e:	2380      	movs	r3, #128	; 0x80
 8000b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b22:	2300      	movs	r3, #0
 8000b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4805      	ldr	r0, [pc, #20]	; (8000b48 <MX_GPIO_Init+0x16c>)
 8000b32:	f002 fef7 	bl	8003924 <HAL_GPIO_Init>

}
 8000b36:	bf00      	nop
 8000b38:	3730      	adds	r7, #48	; 0x30
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40020400 	.word	0x40020400
 8000b48:	40021800 	.word	0x40021800
 8000b4c:	40020800 	.word	0x40020800

08000b50 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b54:	4b1b      	ldr	r3, [pc, #108]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b56:	4a1c      	ldr	r2, [pc, #112]	; (8000bc8 <MX_I2C1_Init+0x78>)
 8000b58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b5a:	4b1a      	ldr	r3, [pc, #104]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b5c:	4a1b      	ldr	r2, [pc, #108]	; (8000bcc <MX_I2C1_Init+0x7c>)
 8000b5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b60:	4b18      	ldr	r3, [pc, #96]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b66:	4b17      	ldr	r3, [pc, #92]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b6c:	4b15      	ldr	r3, [pc, #84]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b74:	4b13      	ldr	r3, [pc, #76]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b7a:	4b12      	ldr	r3, [pc, #72]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b80:	4b10      	ldr	r3, [pc, #64]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b86:	4b0f      	ldr	r3, [pc, #60]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b8c:	480d      	ldr	r0, [pc, #52]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000b8e:	f003 f8bf 	bl	8003d10 <HAL_I2C_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b98:	f000 ff6e 	bl	8001a78 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4809      	ldr	r0, [pc, #36]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000ba0:	f003 fd01 	bl	80045a6 <HAL_I2CEx_ConfigAnalogFilter>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000baa:	f000 ff65 	bl	8001a78 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4804      	ldr	r0, [pc, #16]	; (8000bc4 <MX_I2C1_Init+0x74>)
 8000bb2:	f003 fd34 	bl	800461e <HAL_I2CEx_ConfigDigitalFilter>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000bbc:	f000 ff5c 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	2000035c 	.word	0x2000035c
 8000bc8:	40005400 	.word	0x40005400
 8000bcc:	000186a0 	.word	0x000186a0

08000bd0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b08a      	sub	sp, #40	; 0x28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a19      	ldr	r2, [pc, #100]	; (8000c54 <HAL_I2C_MspInit+0x84>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d12c      	bne.n	8000c4c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	613b      	str	r3, [r7, #16]
 8000bf6:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a17      	ldr	r2, [pc, #92]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000bfc:	f043 0302 	orr.w	r3, r3, #2
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c14:	2312      	movs	r3, #18
 8000c16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c20:	2304      	movs	r3, #4
 8000c22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c24:	f107 0314 	add.w	r3, r7, #20
 8000c28:	4619      	mov	r1, r3
 8000c2a:	480c      	ldr	r0, [pc, #48]	; (8000c5c <HAL_I2C_MspInit+0x8c>)
 8000c2c:	f002 fe7a 	bl	8003924 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c30:	2300      	movs	r3, #0
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c38:	4a07      	ldr	r2, [pc, #28]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000c3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c3e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c40:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <HAL_I2C_MspInit+0x88>)
 8000c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c4c:	bf00      	nop
 8000c4e:	3728      	adds	r7, #40	; 0x28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40005400 	.word	0x40005400
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	40020400 	.word	0x40020400

08000c60 <LCD_SendInternal>:
//    }
//
//    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
//}

void LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af02      	add	r7, sp, #8
 8000c66:	4603      	mov	r3, r0
 8000c68:	71fb      	strb	r3, [r7, #7]
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	71bb      	strb	r3, [r7, #6]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	717b      	strb	r3, [r7, #5]
//        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
//        if(res == HAL_OK)
//            break;
//    }

    uint8_t up = data & 0xF0;
 8000c72:	79bb      	ldrb	r3, [r7, #6]
 8000c74:	f023 030f 	bic.w	r3, r3, #15
 8000c78:	73fb      	strb	r3, [r7, #15]
    uint8_t lo = (data << 4) & 0xF0;
 8000c7a:	79bb      	ldrb	r3, [r7, #6]
 8000c7c:	011b      	lsls	r3, r3, #4
 8000c7e:	73bb      	strb	r3, [r7, #14]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 8000c80:	7bfa      	ldrb	r2, [r7, #15]
 8000c82:	797b      	ldrb	r3, [r7, #5]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	f043 030c 	orr.w	r3, r3, #12
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|BACKLIGHT;
 8000c90:	7bfa      	ldrb	r2, [r7, #15]
 8000c92:	797b      	ldrb	r3, [r7, #5]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	f043 0308 	orr.w	r3, r3, #8
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 8000ca0:	7bba      	ldrb	r2, [r7, #14]
 8000ca2:	797b      	ldrb	r3, [r7, #5]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	f043 030c 	orr.w	r3, r3, #12
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|BACKLIGHT;
 8000cb0:	7bba      	ldrb	r2, [r7, #14]
 8000cb2:	797b      	ldrb	r3, [r7, #5]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	f043 0308 	orr.w	r3, r3, #8
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	b299      	uxth	r1, r3
 8000cc4:	f107 0208 	add.w	r2, r7, #8
 8000cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ccc:	9300      	str	r3, [sp, #0]
 8000cce:	2304      	movs	r3, #4
 8000cd0:	4804      	ldr	r0, [pc, #16]	; (8000ce4 <LCD_SendInternal+0x84>)
 8000cd2:	f003 f961 	bl	8003f98 <HAL_I2C_Master_Transmit>
    HAL_Delay(LCD_DELAY_MS);
 8000cd6:	2005      	movs	r0, #5
 8000cd8:	f001 fa34 	bl	8002144 <HAL_Delay>
}
 8000cdc:	bf00      	nop
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	2000035c 	.word	0x2000035c

08000ce8 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	460a      	mov	r2, r1
 8000cf2:	71fb      	strb	r3, [r7, #7]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000cf8:	79b9      	ldrb	r1, [r7, #6]
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff ffae 	bl	8000c60 <LCD_SendInternal>
}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	71fb      	strb	r3, [r7, #7]
    LCD_SendInternal(LCD_ADDR, data, PIN_RS);
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	204e      	movs	r0, #78	; 0x4e
 8000d1e:	f7ff ff9f 	bl	8000c60 <LCD_SendInternal>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	2130      	movs	r1, #48	; 0x30
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff ffd5 	bl	8000ce8 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	2102      	movs	r1, #2
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff ffd0 	bl	8000ce8 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	210c      	movs	r1, #12
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff ffcb 	bl	8000ce8 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	2101      	movs	r1, #1
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff ffc6 	bl	8000ce8 <LCD_SendCommand>
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <LCD_SendString>:

void LCD_SendString(char *str) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
    while(*str) {
 8000d6c:	e007      	b.n	8000d7e <LCD_SendString+0x1a>
        LCD_SendData((uint8_t)(*str));
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff ffca 	bl	8000d0c <LCD_SendData>
        str++;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	607b      	str	r3, [r7, #4]
    while(*str) {
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d1f3      	bne.n	8000d6e <LCD_SendString+0xa>
    }
}
 8000d86:	bf00      	nop
 8000d88:	bf00      	nop
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <LCM1602_init>:

void LCM1602_init() {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
    LCD_Init(LCD_ADDR);
 8000d94:	204e      	movs	r0, #78	; 0x4e
 8000d96:	f7ff ffc8 	bl	8000d2a <LCD_Init>
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <lcd_put_cur>:

void lcd_put_cur(int row, int col){
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b082      	sub	sp, #8
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
    switch (row){
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d003      	beq.n	8000db6 <lcd_put_cur+0x18>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d005      	beq.n	8000dc0 <lcd_put_cur+0x22>
 8000db4:	e009      	b.n	8000dca <lcd_put_cur+0x2c>
        case 0:
            col |= 0x80;
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dbc:	603b      	str	r3, [r7, #0]
            break;
 8000dbe:	e004      	b.n	8000dca <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000dc6:	603b      	str	r3, [r7, #0]
            break;
 8000dc8:	bf00      	nop
    }
    LCD_SendCommand(LCD_ADDR, col);
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	4619      	mov	r1, r3
 8000dd0:	204e      	movs	r0, #78	; 0x4e
 8000dd2:	f7ff ff89 	bl	8000ce8 <LCD_SendCommand>
}
 8000dd6:	bf00      	nop
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de0:	b5b0      	push	{r4, r5, r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de6:	f001 f93b 	bl	8002060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dea:	f000 fbed 	bl	80015c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dee:	f7ff fdf5 	bl	80009dc <MX_GPIO_Init>
  MX_DMA_Init();
 8000df2:	f7ff fcbf 	bl	8000774 <MX_DMA_Init>
  MX_ETH_Init();
 8000df6:	f7ff fcdd 	bl	80007b4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000dfa:	f001 f80d 	bl	8001e18 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000dfe:	f001 f87d 	bl	8001efc <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000e02:	f7ff fbc3 	bl	800058c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000e06:	f7ff fea3 	bl	8000b50 <MX_I2C1_Init>
  MX_RTC_Init();
 8000e0a:	f000 fe3b 	bl	8001a84 <MX_RTC_Init>
  MX_TIM2_Init();
 8000e0e:	f000 ff35 	bl	8001c7c <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000e12:	f000 fc45 	bl	80016a0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  uint8_t toggle=0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	71fb      	strb	r3, [r7, #7]

  LCM1602_init();
 8000e1a:	f7ff ffb9 	bl	8000d90 <LCM1602_init>

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	4989      	ldr	r1, [pc, #548]	; (8001048 <main+0x268>)
 8000e22:	488a      	ldr	r0, [pc, #552]	; (800104c <main+0x26c>)
 8000e24:	f004 fcc0 	bl	80057a8 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	4989      	ldr	r1, [pc, #548]	; (8001050 <main+0x270>)
 8000e2c:	4887      	ldr	r0, [pc, #540]	; (800104c <main+0x26c>)
 8000e2e:	f004 fd19 	bl	8005864 <HAL_RTC_GetDate>

  HAL_ADC_Start_DMA(&hadc1, XY, 2);
 8000e32:	2202      	movs	r2, #2
 8000e34:	4987      	ldr	r1, [pc, #540]	; (8001054 <main+0x274>)
 8000e36:	4888      	ldr	r0, [pc, #544]	; (8001058 <main+0x278>)
 8000e38:	f001 f9ec 	bl	8002214 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // setting mode
	  if(mode==SETTING)
 8000e3c:	4b87      	ldr	r3, [pc, #540]	; (800105c <main+0x27c>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	f040 8170 	bne.w	8001126 <main+0x346>
	  {
		  toggle^=1;
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	f083 0301 	eor.w	r3, r3, #1
 8000e4c:	71fb      	strb	r3, [r7, #7]

		  lcd_put_cur(0,0);
 8000e4e:	2100      	movs	r1, #0
 8000e50:	2000      	movs	r0, #0
 8000e52:	f7ff ffa4 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString("Setting Mode    ");
 8000e56:	4882      	ldr	r0, [pc, #520]	; (8001060 <main+0x280>)
 8000e58:	f7ff ff84 	bl	8000d64 <LCD_SendString>

		  // read button
		  button = getButton();
 8000e5c:	f000 fc2c 	bl	80016b8 <getButton>
 8000e60:	4603      	mov	r3, r0
 8000e62:	461a      	mov	r2, r3
 8000e64:	4b7f      	ldr	r3, [pc, #508]	; (8001064 <main+0x284>)
 8000e66:	701a      	strb	r2, [r3, #0]
		  move_cur_time(&sTime, button);
 8000e68:	4b7e      	ldr	r3, [pc, #504]	; (8001064 <main+0x284>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4876      	ldr	r0, [pc, #472]	; (8001048 <main+0x268>)
 8000e70:	f000 fc48 	bl	8001704 <move_cur_time>

		  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000e74:	2200      	movs	r2, #0
 8000e76:	4974      	ldr	r1, [pc, #464]	; (8001048 <main+0x268>)
 8000e78:	4874      	ldr	r0, [pc, #464]	; (800104c <main+0x26c>)
 8000e7a:	f004 fbfb 	bl	8005674 <HAL_RTC_SetTime>

		  // the part where it's big and blinking
		  if(toggle)
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d017      	beq.n	8000eb4 <main+0xd4>
		  {
			  sprintf(tmpTime,"%s %02d:%02d:%02d", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000e84:	4b70      	ldr	r3, [pc, #448]	; (8001048 <main+0x268>)
 8000e86:	78db      	ldrb	r3, [r3, #3]
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	4413      	add	r3, r2
 8000e90:	4a75      	ldr	r2, [pc, #468]	; (8001068 <main+0x288>)
 8000e92:	441a      	add	r2, r3
 8000e94:	4b6c      	ldr	r3, [pc, #432]	; (8001048 <main+0x268>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	4b6b      	ldr	r3, [pc, #428]	; (8001048 <main+0x268>)
 8000e9c:	785b      	ldrb	r3, [r3, #1]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4b69      	ldr	r3, [pc, #420]	; (8001048 <main+0x268>)
 8000ea2:	789b      	ldrb	r3, [r3, #2]
 8000ea4:	9301      	str	r3, [sp, #4]
 8000ea6:	9100      	str	r1, [sp, #0]
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	4970      	ldr	r1, [pc, #448]	; (800106c <main+0x28c>)
 8000eac:	4870      	ldr	r0, [pc, #448]	; (8001070 <main+0x290>)
 8000eae:	f006 fa9f 	bl	80073f0 <siprintf>
 8000eb2:	e10f      	b.n	80010d4 <main+0x2f4>
		  }
		  else
		  {
			  if(setmode==AMPM)
 8000eb4:	4b6f      	ldr	r3, [pc, #444]	; (8001074 <main+0x294>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d10e      	bne.n	8000eda <main+0xfa>
			  {
				  sprintf(tmpTime,"   %02d:%02d:%02d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8000ebc:	4b62      	ldr	r3, [pc, #392]	; (8001048 <main+0x268>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b61      	ldr	r3, [pc, #388]	; (8001048 <main+0x268>)
 8000ec4:	785b      	ldrb	r3, [r3, #1]
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4b5f      	ldr	r3, [pc, #380]	; (8001048 <main+0x268>)
 8000eca:	789b      	ldrb	r3, [r3, #2]
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	460b      	mov	r3, r1
 8000ed0:	4969      	ldr	r1, [pc, #420]	; (8001078 <main+0x298>)
 8000ed2:	4867      	ldr	r0, [pc, #412]	; (8001070 <main+0x290>)
 8000ed4:	f006 fa8c 	bl	80073f0 <siprintf>
 8000ed8:	e0fc      	b.n	80010d4 <main+0x2f4>
			  }
			  else if(setmode==HOUR_T)
 8000eda:	4b66      	ldr	r3, [pc, #408]	; (8001074 <main+0x294>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d122      	bne.n	8000f28 <main+0x148>
			  {
				  sprintf(tmpTime,"%s  %d:%02d:%02d", ampm[sTime.TimeFormat], sTime.Hours%10, sTime.Minutes, sTime.Seconds);
 8000ee2:	4b59      	ldr	r3, [pc, #356]	; (8001048 <main+0x268>)
 8000ee4:	78db      	ldrb	r3, [r3, #3]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4613      	mov	r3, r2
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	4413      	add	r3, r2
 8000eee:	4a5e      	ldr	r2, [pc, #376]	; (8001068 <main+0x288>)
 8000ef0:	1898      	adds	r0, r3, r2
 8000ef2:	4b55      	ldr	r3, [pc, #340]	; (8001048 <main+0x268>)
 8000ef4:	781a      	ldrb	r2, [r3, #0]
 8000ef6:	4b61      	ldr	r3, [pc, #388]	; (800107c <main+0x29c>)
 8000ef8:	fba3 1302 	umull	r1, r3, r3, r2
 8000efc:	08d9      	lsrs	r1, r3, #3
 8000efe:	460b      	mov	r3, r1
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	440b      	add	r3, r1
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4b4e      	ldr	r3, [pc, #312]	; (8001048 <main+0x268>)
 8000f0e:	785b      	ldrb	r3, [r3, #1]
 8000f10:	461a      	mov	r2, r3
 8000f12:	4b4d      	ldr	r3, [pc, #308]	; (8001048 <main+0x268>)
 8000f14:	789b      	ldrb	r3, [r3, #2]
 8000f16:	9301      	str	r3, [sp, #4]
 8000f18:	9200      	str	r2, [sp, #0]
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	4958      	ldr	r1, [pc, #352]	; (8001080 <main+0x2a0>)
 8000f20:	4853      	ldr	r0, [pc, #332]	; (8001070 <main+0x290>)
 8000f22:	f006 fa65 	bl	80073f0 <siprintf>
 8000f26:	e0d5      	b.n	80010d4 <main+0x2f4>
			  }
			  else if(setmode==HOUR_O)
 8000f28:	4b52      	ldr	r3, [pc, #328]	; (8001074 <main+0x294>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d11c      	bne.n	8000f6a <main+0x18a>
			  {
				  sprintf(tmpTime,"%s %d :%02d:%02d", ampm[sTime.TimeFormat], sTime.Hours/10, sTime.Minutes, sTime.Seconds);
 8000f30:	4b45      	ldr	r3, [pc, #276]	; (8001048 <main+0x268>)
 8000f32:	78db      	ldrb	r3, [r3, #3]
 8000f34:	461a      	mov	r2, r3
 8000f36:	4613      	mov	r3, r2
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	4413      	add	r3, r2
 8000f3c:	4a4a      	ldr	r2, [pc, #296]	; (8001068 <main+0x288>)
 8000f3e:	441a      	add	r2, r3
 8000f40:	4b41      	ldr	r3, [pc, #260]	; (8001048 <main+0x268>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	494d      	ldr	r1, [pc, #308]	; (800107c <main+0x29c>)
 8000f46:	fba1 1303 	umull	r1, r3, r1, r3
 8000f4a:	08db      	lsrs	r3, r3, #3
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	4618      	mov	r0, r3
 8000f50:	4b3d      	ldr	r3, [pc, #244]	; (8001048 <main+0x268>)
 8000f52:	785b      	ldrb	r3, [r3, #1]
 8000f54:	4619      	mov	r1, r3
 8000f56:	4b3c      	ldr	r3, [pc, #240]	; (8001048 <main+0x268>)
 8000f58:	789b      	ldrb	r3, [r3, #2]
 8000f5a:	9301      	str	r3, [sp, #4]
 8000f5c:	9100      	str	r1, [sp, #0]
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4948      	ldr	r1, [pc, #288]	; (8001084 <main+0x2a4>)
 8000f62:	4843      	ldr	r0, [pc, #268]	; (8001070 <main+0x290>)
 8000f64:	f006 fa44 	bl	80073f0 <siprintf>
 8000f68:	e0b4      	b.n	80010d4 <main+0x2f4>
			  }
			  else if(setmode==MINUTE_T)
 8000f6a:	4b42      	ldr	r3, [pc, #264]	; (8001074 <main+0x294>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b03      	cmp	r3, #3
 8000f70:	d122      	bne.n	8000fb8 <main+0x1d8>
			  {
				  sprintf(tmpTime,"%s %02d: %d:%02d", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes%10, sTime.Seconds);
 8000f72:	4b35      	ldr	r3, [pc, #212]	; (8001048 <main+0x268>)
 8000f74:	78db      	ldrb	r3, [r3, #3]
 8000f76:	461a      	mov	r2, r3
 8000f78:	4613      	mov	r3, r2
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	4413      	add	r3, r2
 8000f7e:	4a3a      	ldr	r2, [pc, #232]	; (8001068 <main+0x288>)
 8000f80:	1898      	adds	r0, r3, r2
 8000f82:	4b31      	ldr	r3, [pc, #196]	; (8001048 <main+0x268>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	461c      	mov	r4, r3
 8000f88:	4b2f      	ldr	r3, [pc, #188]	; (8001048 <main+0x268>)
 8000f8a:	785a      	ldrb	r2, [r3, #1]
 8000f8c:	4b3b      	ldr	r3, [pc, #236]	; (800107c <main+0x29c>)
 8000f8e:	fba3 1302 	umull	r1, r3, r3, r2
 8000f92:	08d9      	lsrs	r1, r3, #3
 8000f94:	460b      	mov	r3, r1
 8000f96:	009b      	lsls	r3, r3, #2
 8000f98:	440b      	add	r3, r1
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4b29      	ldr	r3, [pc, #164]	; (8001048 <main+0x268>)
 8000fa4:	789b      	ldrb	r3, [r3, #2]
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	9200      	str	r2, [sp, #0]
 8000faa:	4623      	mov	r3, r4
 8000fac:	4602      	mov	r2, r0
 8000fae:	4936      	ldr	r1, [pc, #216]	; (8001088 <main+0x2a8>)
 8000fb0:	482f      	ldr	r0, [pc, #188]	; (8001070 <main+0x290>)
 8000fb2:	f006 fa1d 	bl	80073f0 <siprintf>
 8000fb6:	e08d      	b.n	80010d4 <main+0x2f4>
			  }
			  else if(setmode==MINUTE_O)
 8000fb8:	4b2e      	ldr	r3, [pc, #184]	; (8001074 <main+0x294>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b04      	cmp	r3, #4
 8000fbe:	d11c      	bne.n	8000ffa <main+0x21a>
			  {
				  sprintf(tmpTime,"%s %02d:%d :%02d", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes/10, sTime.Seconds);
 8000fc0:	4b21      	ldr	r3, [pc, #132]	; (8001048 <main+0x268>)
 8000fc2:	78db      	ldrb	r3, [r3, #3]
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4613      	mov	r3, r2
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	4413      	add	r3, r2
 8000fcc:	4a26      	ldr	r2, [pc, #152]	; (8001068 <main+0x288>)
 8000fce:	441a      	add	r2, r3
 8000fd0:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <main+0x268>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	4b1c      	ldr	r3, [pc, #112]	; (8001048 <main+0x268>)
 8000fd8:	785b      	ldrb	r3, [r3, #1]
 8000fda:	4928      	ldr	r1, [pc, #160]	; (800107c <main+0x29c>)
 8000fdc:	fba1 1303 	umull	r1, r3, r1, r3
 8000fe0:	08db      	lsrs	r3, r3, #3
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4b18      	ldr	r3, [pc, #96]	; (8001048 <main+0x268>)
 8000fe8:	789b      	ldrb	r3, [r3, #2]
 8000fea:	9301      	str	r3, [sp, #4]
 8000fec:	9100      	str	r1, [sp, #0]
 8000fee:	4603      	mov	r3, r0
 8000ff0:	4926      	ldr	r1, [pc, #152]	; (800108c <main+0x2ac>)
 8000ff2:	481f      	ldr	r0, [pc, #124]	; (8001070 <main+0x290>)
 8000ff4:	f006 f9fc 	bl	80073f0 <siprintf>
 8000ff8:	e06c      	b.n	80010d4 <main+0x2f4>
			  }
			  else if(setmode==SECOND_T)
 8000ffa:	4b1e      	ldr	r3, [pc, #120]	; (8001074 <main+0x294>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b05      	cmp	r3, #5
 8001000:	d148      	bne.n	8001094 <main+0x2b4>
			  {
				  sprintf(tmpTime,"%s %02d:%02d: %d", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds%10);
 8001002:	4b11      	ldr	r3, [pc, #68]	; (8001048 <main+0x268>)
 8001004:	78db      	ldrb	r3, [r3, #3]
 8001006:	461a      	mov	r2, r3
 8001008:	4613      	mov	r3, r2
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	4413      	add	r3, r2
 800100e:	4a16      	ldr	r2, [pc, #88]	; (8001068 <main+0x288>)
 8001010:	1898      	adds	r0, r3, r2
 8001012:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <main+0x268>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	461d      	mov	r5, r3
 8001018:	4b0b      	ldr	r3, [pc, #44]	; (8001048 <main+0x268>)
 800101a:	785b      	ldrb	r3, [r3, #1]
 800101c:	461c      	mov	r4, r3
 800101e:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <main+0x268>)
 8001020:	789a      	ldrb	r2, [r3, #2]
 8001022:	4b16      	ldr	r3, [pc, #88]	; (800107c <main+0x29c>)
 8001024:	fba3 1302 	umull	r1, r3, r3, r2
 8001028:	08d9      	lsrs	r1, r3, #3
 800102a:	460b      	mov	r3, r1
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	440b      	add	r3, r1
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	b2db      	uxtb	r3, r3
 8001036:	9301      	str	r3, [sp, #4]
 8001038:	9400      	str	r4, [sp, #0]
 800103a:	462b      	mov	r3, r5
 800103c:	4602      	mov	r2, r0
 800103e:	4914      	ldr	r1, [pc, #80]	; (8001090 <main+0x2b0>)
 8001040:	480b      	ldr	r0, [pc, #44]	; (8001070 <main+0x290>)
 8001042:	f006 f9d5 	bl	80073f0 <siprintf>
 8001046:	e045      	b.n	80010d4 <main+0x2f4>
 8001048:	200003b0 	.word	0x200003b0
 800104c:	20000478 	.word	0x20000478
 8001050:	200003c4 	.word	0x200003c4
 8001054:	20000460 	.word	0x20000460
 8001058:	20000084 	.word	0x20000084
 800105c:	200003e0 	.word	0x200003e0
 8001060:	08007d50 	.word	0x08007d50
 8001064:	20000448 	.word	0x20000448
 8001068:	20000000 	.word	0x20000000
 800106c:	08007d64 	.word	0x08007d64
 8001070:	200003e4 	.word	0x200003e4
 8001074:	200003e1 	.word	0x200003e1
 8001078:	08007d78 	.word	0x08007d78
 800107c:	cccccccd 	.word	0xcccccccd
 8001080:	08007d8c 	.word	0x08007d8c
 8001084:	08007da0 	.word	0x08007da0
 8001088:	08007db4 	.word	0x08007db4
 800108c:	08007dc8 	.word	0x08007dc8
 8001090:	08007ddc 	.word	0x08007ddc
			  }
			  else if(setmode==SECOND_O)
 8001094:	4ba2      	ldr	r3, [pc, #648]	; (8001320 <main+0x540>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b06      	cmp	r3, #6
 800109a:	d11b      	bne.n	80010d4 <main+0x2f4>
			  {
				  sprintf(tmpTime,"%s %02d:%02d:%d ", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds/10);
 800109c:	4ba1      	ldr	r3, [pc, #644]	; (8001324 <main+0x544>)
 800109e:	78db      	ldrb	r3, [r3, #3]
 80010a0:	461a      	mov	r2, r3
 80010a2:	4613      	mov	r3, r2
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	4413      	add	r3, r2
 80010a8:	4a9f      	ldr	r2, [pc, #636]	; (8001328 <main+0x548>)
 80010aa:	441a      	add	r2, r3
 80010ac:	4b9d      	ldr	r3, [pc, #628]	; (8001324 <main+0x544>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	461c      	mov	r4, r3
 80010b2:	4b9c      	ldr	r3, [pc, #624]	; (8001324 <main+0x544>)
 80010b4:	785b      	ldrb	r3, [r3, #1]
 80010b6:	4618      	mov	r0, r3
 80010b8:	4b9a      	ldr	r3, [pc, #616]	; (8001324 <main+0x544>)
 80010ba:	789b      	ldrb	r3, [r3, #2]
 80010bc:	499b      	ldr	r1, [pc, #620]	; (800132c <main+0x54c>)
 80010be:	fba1 1303 	umull	r1, r3, r1, r3
 80010c2:	08db      	lsrs	r3, r3, #3
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	9000      	str	r0, [sp, #0]
 80010ca:	4623      	mov	r3, r4
 80010cc:	4998      	ldr	r1, [pc, #608]	; (8001330 <main+0x550>)
 80010ce:	4899      	ldr	r0, [pc, #612]	; (8001334 <main+0x554>)
 80010d0:	f006 f98e 	bl	80073f0 <siprintf>
			  }
		  }

		  lcd_put_cur(1,0);
 80010d4:	2100      	movs	r1, #0
 80010d6:	2001      	movs	r0, #1
 80010d8:	f7ff fe61 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString(tmpTime);
 80010dc:	4895      	ldr	r0, [pc, #596]	; (8001334 <main+0x554>)
 80010de:	f7ff fe41 	bl	8000d64 <LCD_SendString>

		  if(user_pressed_flag==1)
 80010e2:	4b95      	ldr	r3, [pc, #596]	; (8001338 <main+0x558>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	f47f aea8 	bne.w	8000e3c <main+0x5c>
		  {
			  current_tick=HAL_GetTick();
 80010ec:	f001 f81e 	bl	800212c <HAL_GetTick>
 80010f0:	4603      	mov	r3, r0
 80010f2:	4a92      	ldr	r2, [pc, #584]	; (800133c <main+0x55c>)
 80010f4:	6013      	str	r3, [r2, #0]

			  if(current_tick-old_tick > 1)
 80010f6:	4b91      	ldr	r3, [pc, #580]	; (800133c <main+0x55c>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	4b91      	ldr	r3, [pc, #580]	; (8001340 <main+0x560>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b01      	cmp	r3, #1
 8001102:	f67f ae9b 	bls.w	8000e3c <main+0x5c>
			  {
				  old_tick=current_tick;
 8001106:	4b8d      	ldr	r3, [pc, #564]	; (800133c <main+0x55c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a8d      	ldr	r2, [pc, #564]	; (8001340 <main+0x560>)
 800110c:	6013      	str	r3, [r2, #0]
				  user_pressed_flag=0;
 800110e:	4b8a      	ldr	r3, [pc, #552]	; (8001338 <main+0x558>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
				  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001114:	2200      	movs	r2, #0
 8001116:	4983      	ldr	r1, [pc, #524]	; (8001324 <main+0x544>)
 8001118:	488a      	ldr	r0, [pc, #552]	; (8001344 <main+0x564>)
 800111a:	f004 faab 	bl	8005674 <HAL_RTC_SetTime>
				  mode=NORMAL;
 800111e:	4b8a      	ldr	r3, [pc, #552]	; (8001348 <main+0x568>)
 8001120:	2201      	movs	r2, #1
 8001122:	701a      	strb	r2, [r3, #0]
 8001124:	e68a      	b.n	8000e3c <main+0x5c>
			  }
		  }
	  }
	  // normal mode
	  else if(mode==NORMAL)
 8001126:	4b88      	ldr	r3, [pc, #544]	; (8001348 <main+0x568>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	2b01      	cmp	r3, #1
 800112c:	f040 80ad 	bne.w	800128a <main+0x4aa>
	  {
		  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001130:	2200      	movs	r2, #0
 8001132:	497c      	ldr	r1, [pc, #496]	; (8001324 <main+0x544>)
 8001134:	4883      	ldr	r0, [pc, #524]	; (8001344 <main+0x564>)
 8001136:	f004 fb37 	bl	80057a8 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800113a:	2200      	movs	r2, #0
 800113c:	4983      	ldr	r1, [pc, #524]	; (800134c <main+0x56c>)
 800113e:	4881      	ldr	r0, [pc, #516]	; (8001344 <main+0x564>)
 8001140:	f004 fb90 	bl	8005864 <HAL_RTC_GetDate>
		  sprintf(tmpTime,"%s %02d:%02d:%02d    ", ampm[sTime.TimeFormat], sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001144:	4b77      	ldr	r3, [pc, #476]	; (8001324 <main+0x544>)
 8001146:	78db      	ldrb	r3, [r3, #3]
 8001148:	461a      	mov	r2, r3
 800114a:	4613      	mov	r3, r2
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	4413      	add	r3, r2
 8001150:	4a75      	ldr	r2, [pc, #468]	; (8001328 <main+0x548>)
 8001152:	441a      	add	r2, r3
 8001154:	4b73      	ldr	r3, [pc, #460]	; (8001324 <main+0x544>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	4b72      	ldr	r3, [pc, #456]	; (8001324 <main+0x544>)
 800115c:	785b      	ldrb	r3, [r3, #1]
 800115e:	4619      	mov	r1, r3
 8001160:	4b70      	ldr	r3, [pc, #448]	; (8001324 <main+0x544>)
 8001162:	789b      	ldrb	r3, [r3, #2]
 8001164:	9301      	str	r3, [sp, #4]
 8001166:	9100      	str	r1, [sp, #0]
 8001168:	4603      	mov	r3, r0
 800116a:	4979      	ldr	r1, [pc, #484]	; (8001350 <main+0x570>)
 800116c:	4871      	ldr	r0, [pc, #452]	; (8001334 <main+0x554>)
 800116e:	f006 f93f 	bl	80073f0 <siprintf>
		  lcd_put_cur(0,0);
 8001172:	2100      	movs	r1, #0
 8001174:	2000      	movs	r0, #0
 8001176:	f7ff fe12 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString("Choi Jin Woo    ");
 800117a:	4876      	ldr	r0, [pc, #472]	; (8001354 <main+0x574>)
 800117c:	f7ff fdf2 	bl	8000d64 <LCD_SendString>
		  lcd_put_cur(1,0);
 8001180:	2100      	movs	r1, #0
 8001182:	2001      	movs	r0, #1
 8001184:	f7ff fe0b 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString(tmpTime);
 8001188:	486a      	ldr	r0, [pc, #424]	; (8001334 <main+0x554>)
 800118a:	f7ff fdeb 	bl	8000d64 <LCD_SendString>


		  if(sTime.TimeFormat==aTime.TimeFormat && sTime.Hours==aTime.Hours && sTime.Minutes==aTime.Minutes && sTime.Seconds==aTime.Seconds)
 800118e:	4b65      	ldr	r3, [pc, #404]	; (8001324 <main+0x544>)
 8001190:	78da      	ldrb	r2, [r3, #3]
 8001192:	4b71      	ldr	r3, [pc, #452]	; (8001358 <main+0x578>)
 8001194:	78db      	ldrb	r3, [r3, #3]
 8001196:	429a      	cmp	r2, r3
 8001198:	d114      	bne.n	80011c4 <main+0x3e4>
 800119a:	4b62      	ldr	r3, [pc, #392]	; (8001324 <main+0x544>)
 800119c:	781a      	ldrb	r2, [r3, #0]
 800119e:	4b6e      	ldr	r3, [pc, #440]	; (8001358 <main+0x578>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d10e      	bne.n	80011c4 <main+0x3e4>
 80011a6:	4b5f      	ldr	r3, [pc, #380]	; (8001324 <main+0x544>)
 80011a8:	785a      	ldrb	r2, [r3, #1]
 80011aa:	4b6b      	ldr	r3, [pc, #428]	; (8001358 <main+0x578>)
 80011ac:	785b      	ldrb	r3, [r3, #1]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d108      	bne.n	80011c4 <main+0x3e4>
 80011b2:	4b5c      	ldr	r3, [pc, #368]	; (8001324 <main+0x544>)
 80011b4:	789a      	ldrb	r2, [r3, #2]
 80011b6:	4b68      	ldr	r3, [pc, #416]	; (8001358 <main+0x578>)
 80011b8:	789b      	ldrb	r3, [r3, #2]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d102      	bne.n	80011c4 <main+0x3e4>
		  {
			  alarm_on=1;
 80011be:	4b67      	ldr	r3, [pc, #412]	; (800135c <main+0x57c>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
		  }


		  if(alarm_on==1)
 80011c4:	4b65      	ldr	r3, [pc, #404]	; (800135c <main+0x57c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d128      	bne.n	800121e <main+0x43e>
		  {
			  toggle^=1;
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	f083 0301 	eor.w	r3, r3, #1
 80011d2:	71fb      	strb	r3, [r7, #7]
			  current_alarm_tick=HAL_GetTick();
 80011d4:	f000 ffaa 	bl	800212c <HAL_GetTick>
 80011d8:	4603      	mov	r3, r0
 80011da:	4a61      	ldr	r2, [pc, #388]	; (8001360 <main+0x580>)
 80011dc:	6013      	str	r3, [r2, #0]
			  if(toggle==1)
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d104      	bne.n	80011ee <main+0x40e>
			  {
				  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80011e4:	2100      	movs	r1, #0
 80011e6:	485f      	ldr	r0, [pc, #380]	; (8001364 <main+0x584>)
 80011e8:	f004 fdb8 	bl	8005d5c <HAL_TIM_PWM_Stop>
 80011ec:	e003      	b.n	80011f6 <main+0x416>
			  }
			  else
			  {
				  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80011ee:	2100      	movs	r1, #0
 80011f0:	485c      	ldr	r0, [pc, #368]	; (8001364 <main+0x584>)
 80011f2:	f004 fceb 	bl	8005bcc <HAL_TIM_PWM_Start>
			  }
			  if(current_alarm_tick-old_alarm_tick > 3000)
 80011f6:	4b5a      	ldr	r3, [pc, #360]	; (8001360 <main+0x580>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	4b5b      	ldr	r3, [pc, #364]	; (8001368 <main+0x588>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001204:	4293      	cmp	r3, r2
 8001206:	d90a      	bls.n	800121e <main+0x43e>
			  {
				  old_alarm_tick=current_alarm_tick;
 8001208:	4b55      	ldr	r3, [pc, #340]	; (8001360 <main+0x580>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a56      	ldr	r2, [pc, #344]	; (8001368 <main+0x588>)
 800120e:	6013      	str	r3, [r2, #0]
				  alarm_on=0;
 8001210:	4b52      	ldr	r3, [pc, #328]	; (800135c <main+0x57c>)
 8001212:	2200      	movs	r2, #0
 8001214:	701a      	strb	r2, [r3, #0]
				  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001216:	2100      	movs	r1, #0
 8001218:	4852      	ldr	r0, [pc, #328]	; (8001364 <main+0x584>)
 800121a:	f004 fd9f 	bl	8005d5c <HAL_TIM_PWM_Stop>
			  }
		  }

		  if(user_pressed_flag==1)
 800121e:	4b46      	ldr	r3, [pc, #280]	; (8001338 <main+0x558>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d121      	bne.n	800126a <main+0x48a>
		  {
			  current_tick=HAL_GetTick();
 8001226:	f000 ff81 	bl	800212c <HAL_GetTick>
 800122a:	4603      	mov	r3, r0
 800122c:	4a43      	ldr	r2, [pc, #268]	; (800133c <main+0x55c>)
 800122e:	6013      	str	r3, [r2, #0]
			  if(current_tick-old_tick > 3000)
 8001230:	4b42      	ldr	r3, [pc, #264]	; (800133c <main+0x55c>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b42      	ldr	r3, [pc, #264]	; (8001340 <main+0x560>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800123e:	4293      	cmp	r3, r2
 8001240:	d913      	bls.n	800126a <main+0x48a>
			  {
				  old_tick=current_tick;
 8001242:	4b3e      	ldr	r3, [pc, #248]	; (800133c <main+0x55c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a3e      	ldr	r2, [pc, #248]	; (8001340 <main+0x560>)
 8001248:	6013      	str	r3, [r2, #0]
				  user_pressed_flag=0;
 800124a:	4b3b      	ldr	r3, [pc, #236]	; (8001338 <main+0x558>)
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
				  mode=ALARM;
 8001250:	4b3d      	ldr	r3, [pc, #244]	; (8001348 <main+0x568>)
 8001252:	2202      	movs	r2, #2
 8001254:	701a      	strb	r2, [r3, #0]
				  HAL_RTC_GetTime(&hrtc, &aTime, RTC_FORMAT_BIN);
 8001256:	2200      	movs	r2, #0
 8001258:	493f      	ldr	r1, [pc, #252]	; (8001358 <main+0x578>)
 800125a:	483a      	ldr	r0, [pc, #232]	; (8001344 <main+0x564>)
 800125c:	f004 faa4 	bl	80057a8 <HAL_RTC_GetTime>
				  HAL_RTC_GetDate(&hrtc, &aDate, RTC_FORMAT_BIN);
 8001260:	2200      	movs	r2, #0
 8001262:	4942      	ldr	r1, [pc, #264]	; (800136c <main+0x58c>)
 8001264:	4837      	ldr	r0, [pc, #220]	; (8001344 <main+0x564>)
 8001266:	f004 fafd 	bl	8005864 <HAL_RTC_GetDate>

			  }
		  }

		  if (double_click == 1)
 800126a:	4b41      	ldr	r3, [pc, #260]	; (8001370 <main+0x590>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b01      	cmp	r3, #1
 8001270:	f47f ade4 	bne.w	8000e3c <main+0x5c>
		  {
			  lcd_put_cur(0,0);
 8001274:	2100      	movs	r1, #0
 8001276:	2000      	movs	r0, #0
 8001278:	f7ff fd91 	bl	8000d9e <lcd_put_cur>
			  LCD_SendString("Double Click On ");
 800127c:	483d      	ldr	r0, [pc, #244]	; (8001374 <main+0x594>)
 800127e:	f7ff fd71 	bl	8000d64 <LCD_SendString>
			  double_click = 0;
 8001282:	4b3b      	ldr	r3, [pc, #236]	; (8001370 <main+0x590>)
 8001284:	2200      	movs	r2, #0
 8001286:	701a      	strb	r2, [r3, #0]
 8001288:	e5d8      	b.n	8000e3c <main+0x5c>
		  }
	  }
	  // alarm mode
	  else if(mode==ALARM)
 800128a:	4b2f      	ldr	r3, [pc, #188]	; (8001348 <main+0x568>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b02      	cmp	r3, #2
 8001290:	f47f add4 	bne.w	8000e3c <main+0x5c>
	  {
		  toggle^=1;
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	f083 0301 	eor.w	r3, r3, #1
 800129a:	71fb      	strb	r3, [r7, #7]

		  lcd_put_cur(0,0);
 800129c:	2100      	movs	r1, #0
 800129e:	2000      	movs	r0, #0
 80012a0:	f7ff fd7d 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString("Alarm Mode      ");
 80012a4:	4834      	ldr	r0, [pc, #208]	; (8001378 <main+0x598>)
 80012a6:	f7ff fd5d 	bl	8000d64 <LCD_SendString>

		  button = getButton();
 80012aa:	f000 fa05 	bl	80016b8 <getButton>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b32      	ldr	r3, [pc, #200]	; (800137c <main+0x59c>)
 80012b4:	701a      	strb	r2, [r3, #0]
		  move_cur_time(&aTime, button);
 80012b6:	4b31      	ldr	r3, [pc, #196]	; (800137c <main+0x59c>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4826      	ldr	r0, [pc, #152]	; (8001358 <main+0x578>)
 80012be:	f000 fa21 	bl	8001704 <move_cur_time>

		  if(toggle)
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d017      	beq.n	80012f8 <main+0x518>
		  {
			  sprintf(tmpTime,"%s %02d:%02d:%02d  AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes, aTime.Seconds);
 80012c8:	4b23      	ldr	r3, [pc, #140]	; (8001358 <main+0x578>)
 80012ca:	78db      	ldrb	r3, [r3, #3]
 80012cc:	461a      	mov	r2, r3
 80012ce:	4613      	mov	r3, r2
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	4413      	add	r3, r2
 80012d4:	4a14      	ldr	r2, [pc, #80]	; (8001328 <main+0x548>)
 80012d6:	441a      	add	r2, r3
 80012d8:	4b1f      	ldr	r3, [pc, #124]	; (8001358 <main+0x578>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <main+0x578>)
 80012e0:	785b      	ldrb	r3, [r3, #1]
 80012e2:	4619      	mov	r1, r3
 80012e4:	4b1c      	ldr	r3, [pc, #112]	; (8001358 <main+0x578>)
 80012e6:	789b      	ldrb	r3, [r3, #2]
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	9100      	str	r1, [sp, #0]
 80012ec:	4603      	mov	r3, r0
 80012ee:	4924      	ldr	r1, [pc, #144]	; (8001380 <main+0x5a0>)
 80012f0:	4810      	ldr	r0, [pc, #64]	; (8001334 <main+0x554>)
 80012f2:	f006 f87d 	bl	80073f0 <siprintf>
 80012f6:	e11e      	b.n	8001536 <main+0x756>
		  }
		  else
		  {
			  if(setmode==AMPM)
 80012f8:	4b09      	ldr	r3, [pc, #36]	; (8001320 <main+0x540>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d143      	bne.n	8001388 <main+0x5a8>
			  {
				  sprintf(tmpTime,"   %02d:%02d:%02d  AL", aTime.Hours, aTime.Minutes, aTime.Seconds);
 8001300:	4b15      	ldr	r3, [pc, #84]	; (8001358 <main+0x578>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	461a      	mov	r2, r3
 8001306:	4b14      	ldr	r3, [pc, #80]	; (8001358 <main+0x578>)
 8001308:	785b      	ldrb	r3, [r3, #1]
 800130a:	4619      	mov	r1, r3
 800130c:	4b12      	ldr	r3, [pc, #72]	; (8001358 <main+0x578>)
 800130e:	789b      	ldrb	r3, [r3, #2]
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	460b      	mov	r3, r1
 8001314:	491b      	ldr	r1, [pc, #108]	; (8001384 <main+0x5a4>)
 8001316:	4807      	ldr	r0, [pc, #28]	; (8001334 <main+0x554>)
 8001318:	f006 f86a 	bl	80073f0 <siprintf>
 800131c:	e10b      	b.n	8001536 <main+0x756>
 800131e:	bf00      	nop
 8001320:	200003e1 	.word	0x200003e1
 8001324:	200003b0 	.word	0x200003b0
 8001328:	20000000 	.word	0x20000000
 800132c:	cccccccd 	.word	0xcccccccd
 8001330:	08007df0 	.word	0x08007df0
 8001334:	200003e4 	.word	0x200003e4
 8001338:	20000449 	.word	0x20000449
 800133c:	20000450 	.word	0x20000450
 8001340:	2000044c 	.word	0x2000044c
 8001344:	20000478 	.word	0x20000478
 8001348:	200003e0 	.word	0x200003e0
 800134c:	200003c4 	.word	0x200003c4
 8001350:	08007e04 	.word	0x08007e04
 8001354:	08007e1c 	.word	0x08007e1c
 8001358:	200003c8 	.word	0x200003c8
 800135c:	2000045c 	.word	0x2000045c
 8001360:	20000458 	.word	0x20000458
 8001364:	2000049c 	.word	0x2000049c
 8001368:	20000454 	.word	0x20000454
 800136c:	200003dc 	.word	0x200003dc
 8001370:	20000468 	.word	0x20000468
 8001374:	08007e30 	.word	0x08007e30
 8001378:	08007e44 	.word	0x08007e44
 800137c:	20000448 	.word	0x20000448
 8001380:	08007e58 	.word	0x08007e58
 8001384:	08007e70 	.word	0x08007e70
			  }
			  else if(setmode==HOUR_T)
 8001388:	4b7f      	ldr	r3, [pc, #508]	; (8001588 <main+0x7a8>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b01      	cmp	r3, #1
 800138e:	d122      	bne.n	80013d6 <main+0x5f6>
			  {
				  sprintf(tmpTime,"%s  %d:%02d:%02d  AL", ampm[aTime.TimeFormat], aTime.Hours%10, aTime.Minutes, aTime.Seconds);
 8001390:	4b7e      	ldr	r3, [pc, #504]	; (800158c <main+0x7ac>)
 8001392:	78db      	ldrb	r3, [r3, #3]
 8001394:	461a      	mov	r2, r3
 8001396:	4613      	mov	r3, r2
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	4413      	add	r3, r2
 800139c:	4a7c      	ldr	r2, [pc, #496]	; (8001590 <main+0x7b0>)
 800139e:	1898      	adds	r0, r3, r2
 80013a0:	4b7a      	ldr	r3, [pc, #488]	; (800158c <main+0x7ac>)
 80013a2:	781a      	ldrb	r2, [r3, #0]
 80013a4:	4b7b      	ldr	r3, [pc, #492]	; (8001594 <main+0x7b4>)
 80013a6:	fba3 1302 	umull	r1, r3, r3, r2
 80013aa:	08d9      	lsrs	r1, r3, #3
 80013ac:	460b      	mov	r3, r1
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	440b      	add	r3, r1
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	4619      	mov	r1, r3
 80013ba:	4b74      	ldr	r3, [pc, #464]	; (800158c <main+0x7ac>)
 80013bc:	785b      	ldrb	r3, [r3, #1]
 80013be:	461a      	mov	r2, r3
 80013c0:	4b72      	ldr	r3, [pc, #456]	; (800158c <main+0x7ac>)
 80013c2:	789b      	ldrb	r3, [r3, #2]
 80013c4:	9301      	str	r3, [sp, #4]
 80013c6:	9200      	str	r2, [sp, #0]
 80013c8:	460b      	mov	r3, r1
 80013ca:	4602      	mov	r2, r0
 80013cc:	4972      	ldr	r1, [pc, #456]	; (8001598 <main+0x7b8>)
 80013ce:	4873      	ldr	r0, [pc, #460]	; (800159c <main+0x7bc>)
 80013d0:	f006 f80e 	bl	80073f0 <siprintf>
 80013d4:	e0af      	b.n	8001536 <main+0x756>
			  }
			  else if(setmode==HOUR_O)
 80013d6:	4b6c      	ldr	r3, [pc, #432]	; (8001588 <main+0x7a8>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d11c      	bne.n	8001418 <main+0x638>
			  {
				  sprintf(tmpTime,"%s %d :%02d:%02d  AL", ampm[aTime.TimeFormat], aTime.Hours/10, aTime.Minutes, aTime.Seconds);
 80013de:	4b6b      	ldr	r3, [pc, #428]	; (800158c <main+0x7ac>)
 80013e0:	78db      	ldrb	r3, [r3, #3]
 80013e2:	461a      	mov	r2, r3
 80013e4:	4613      	mov	r3, r2
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	4413      	add	r3, r2
 80013ea:	4a69      	ldr	r2, [pc, #420]	; (8001590 <main+0x7b0>)
 80013ec:	441a      	add	r2, r3
 80013ee:	4b67      	ldr	r3, [pc, #412]	; (800158c <main+0x7ac>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	4968      	ldr	r1, [pc, #416]	; (8001594 <main+0x7b4>)
 80013f4:	fba1 1303 	umull	r1, r3, r1, r3
 80013f8:	08db      	lsrs	r3, r3, #3
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	4618      	mov	r0, r3
 80013fe:	4b63      	ldr	r3, [pc, #396]	; (800158c <main+0x7ac>)
 8001400:	785b      	ldrb	r3, [r3, #1]
 8001402:	4619      	mov	r1, r3
 8001404:	4b61      	ldr	r3, [pc, #388]	; (800158c <main+0x7ac>)
 8001406:	789b      	ldrb	r3, [r3, #2]
 8001408:	9301      	str	r3, [sp, #4]
 800140a:	9100      	str	r1, [sp, #0]
 800140c:	4603      	mov	r3, r0
 800140e:	4964      	ldr	r1, [pc, #400]	; (80015a0 <main+0x7c0>)
 8001410:	4862      	ldr	r0, [pc, #392]	; (800159c <main+0x7bc>)
 8001412:	f005 ffed 	bl	80073f0 <siprintf>
 8001416:	e08e      	b.n	8001536 <main+0x756>
			  }
			  else if(setmode==MINUTE_T)
 8001418:	4b5b      	ldr	r3, [pc, #364]	; (8001588 <main+0x7a8>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b03      	cmp	r3, #3
 800141e:	d122      	bne.n	8001466 <main+0x686>
			  {
				  sprintf(tmpTime,"%s %02d: %d:%02d  AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes%10, aTime.Seconds);
 8001420:	4b5a      	ldr	r3, [pc, #360]	; (800158c <main+0x7ac>)
 8001422:	78db      	ldrb	r3, [r3, #3]
 8001424:	461a      	mov	r2, r3
 8001426:	4613      	mov	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	4413      	add	r3, r2
 800142c:	4a58      	ldr	r2, [pc, #352]	; (8001590 <main+0x7b0>)
 800142e:	1898      	adds	r0, r3, r2
 8001430:	4b56      	ldr	r3, [pc, #344]	; (800158c <main+0x7ac>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	461c      	mov	r4, r3
 8001436:	4b55      	ldr	r3, [pc, #340]	; (800158c <main+0x7ac>)
 8001438:	785a      	ldrb	r2, [r3, #1]
 800143a:	4b56      	ldr	r3, [pc, #344]	; (8001594 <main+0x7b4>)
 800143c:	fba3 1302 	umull	r1, r3, r3, r2
 8001440:	08d9      	lsrs	r1, r3, #3
 8001442:	460b      	mov	r3, r1
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	440b      	add	r3, r1
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	b2db      	uxtb	r3, r3
 800144e:	461a      	mov	r2, r3
 8001450:	4b4e      	ldr	r3, [pc, #312]	; (800158c <main+0x7ac>)
 8001452:	789b      	ldrb	r3, [r3, #2]
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	9200      	str	r2, [sp, #0]
 8001458:	4623      	mov	r3, r4
 800145a:	4602      	mov	r2, r0
 800145c:	4951      	ldr	r1, [pc, #324]	; (80015a4 <main+0x7c4>)
 800145e:	484f      	ldr	r0, [pc, #316]	; (800159c <main+0x7bc>)
 8001460:	f005 ffc6 	bl	80073f0 <siprintf>
 8001464:	e067      	b.n	8001536 <main+0x756>
			  }
			  else if(setmode==MINUTE_O)
 8001466:	4b48      	ldr	r3, [pc, #288]	; (8001588 <main+0x7a8>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b04      	cmp	r3, #4
 800146c:	d11c      	bne.n	80014a8 <main+0x6c8>
			  {
				  sprintf(tmpTime,"%s %02d:%d :%02d  AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes/10, aTime.Seconds);
 800146e:	4b47      	ldr	r3, [pc, #284]	; (800158c <main+0x7ac>)
 8001470:	78db      	ldrb	r3, [r3, #3]
 8001472:	461a      	mov	r2, r3
 8001474:	4613      	mov	r3, r2
 8001476:	005b      	lsls	r3, r3, #1
 8001478:	4413      	add	r3, r2
 800147a:	4a45      	ldr	r2, [pc, #276]	; (8001590 <main+0x7b0>)
 800147c:	441a      	add	r2, r3
 800147e:	4b43      	ldr	r3, [pc, #268]	; (800158c <main+0x7ac>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	4b41      	ldr	r3, [pc, #260]	; (800158c <main+0x7ac>)
 8001486:	785b      	ldrb	r3, [r3, #1]
 8001488:	4942      	ldr	r1, [pc, #264]	; (8001594 <main+0x7b4>)
 800148a:	fba1 1303 	umull	r1, r3, r1, r3
 800148e:	08db      	lsrs	r3, r3, #3
 8001490:	b2db      	uxtb	r3, r3
 8001492:	4619      	mov	r1, r3
 8001494:	4b3d      	ldr	r3, [pc, #244]	; (800158c <main+0x7ac>)
 8001496:	789b      	ldrb	r3, [r3, #2]
 8001498:	9301      	str	r3, [sp, #4]
 800149a:	9100      	str	r1, [sp, #0]
 800149c:	4603      	mov	r3, r0
 800149e:	4942      	ldr	r1, [pc, #264]	; (80015a8 <main+0x7c8>)
 80014a0:	483e      	ldr	r0, [pc, #248]	; (800159c <main+0x7bc>)
 80014a2:	f005 ffa5 	bl	80073f0 <siprintf>
 80014a6:	e046      	b.n	8001536 <main+0x756>
			  }
			  else if(setmode==SECOND_T)
 80014a8:	4b37      	ldr	r3, [pc, #220]	; (8001588 <main+0x7a8>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b05      	cmp	r3, #5
 80014ae:	d122      	bne.n	80014f6 <main+0x716>
			  {
				  sprintf(tmpTime,"%s %02d:%02d: %d  AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes, aTime.Seconds%10);
 80014b0:	4b36      	ldr	r3, [pc, #216]	; (800158c <main+0x7ac>)
 80014b2:	78db      	ldrb	r3, [r3, #3]
 80014b4:	461a      	mov	r2, r3
 80014b6:	4613      	mov	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	4413      	add	r3, r2
 80014bc:	4a34      	ldr	r2, [pc, #208]	; (8001590 <main+0x7b0>)
 80014be:	1898      	adds	r0, r3, r2
 80014c0:	4b32      	ldr	r3, [pc, #200]	; (800158c <main+0x7ac>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	461d      	mov	r5, r3
 80014c6:	4b31      	ldr	r3, [pc, #196]	; (800158c <main+0x7ac>)
 80014c8:	785b      	ldrb	r3, [r3, #1]
 80014ca:	461c      	mov	r4, r3
 80014cc:	4b2f      	ldr	r3, [pc, #188]	; (800158c <main+0x7ac>)
 80014ce:	789a      	ldrb	r2, [r3, #2]
 80014d0:	4b30      	ldr	r3, [pc, #192]	; (8001594 <main+0x7b4>)
 80014d2:	fba3 1302 	umull	r1, r3, r3, r2
 80014d6:	08d9      	lsrs	r1, r3, #3
 80014d8:	460b      	mov	r3, r1
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	440b      	add	r3, r1
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	9301      	str	r3, [sp, #4]
 80014e6:	9400      	str	r4, [sp, #0]
 80014e8:	462b      	mov	r3, r5
 80014ea:	4602      	mov	r2, r0
 80014ec:	492f      	ldr	r1, [pc, #188]	; (80015ac <main+0x7cc>)
 80014ee:	482b      	ldr	r0, [pc, #172]	; (800159c <main+0x7bc>)
 80014f0:	f005 ff7e 	bl	80073f0 <siprintf>
 80014f4:	e01f      	b.n	8001536 <main+0x756>
			  }
			  else if(setmode==SECOND_O)
 80014f6:	4b24      	ldr	r3, [pc, #144]	; (8001588 <main+0x7a8>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b06      	cmp	r3, #6
 80014fc:	d11b      	bne.n	8001536 <main+0x756>
			  {
				  sprintf(tmpTime,"%s %02d:%02d:%d   AL", ampm[aTime.TimeFormat], aTime.Hours, aTime.Minutes, aTime.Seconds/10);
 80014fe:	4b23      	ldr	r3, [pc, #140]	; (800158c <main+0x7ac>)
 8001500:	78db      	ldrb	r3, [r3, #3]
 8001502:	461a      	mov	r2, r3
 8001504:	4613      	mov	r3, r2
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	4413      	add	r3, r2
 800150a:	4a21      	ldr	r2, [pc, #132]	; (8001590 <main+0x7b0>)
 800150c:	441a      	add	r2, r3
 800150e:	4b1f      	ldr	r3, [pc, #124]	; (800158c <main+0x7ac>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	461c      	mov	r4, r3
 8001514:	4b1d      	ldr	r3, [pc, #116]	; (800158c <main+0x7ac>)
 8001516:	785b      	ldrb	r3, [r3, #1]
 8001518:	4618      	mov	r0, r3
 800151a:	4b1c      	ldr	r3, [pc, #112]	; (800158c <main+0x7ac>)
 800151c:	789b      	ldrb	r3, [r3, #2]
 800151e:	491d      	ldr	r1, [pc, #116]	; (8001594 <main+0x7b4>)
 8001520:	fba1 1303 	umull	r1, r3, r1, r3
 8001524:	08db      	lsrs	r3, r3, #3
 8001526:	b2db      	uxtb	r3, r3
 8001528:	9301      	str	r3, [sp, #4]
 800152a:	9000      	str	r0, [sp, #0]
 800152c:	4623      	mov	r3, r4
 800152e:	4920      	ldr	r1, [pc, #128]	; (80015b0 <main+0x7d0>)
 8001530:	481a      	ldr	r0, [pc, #104]	; (800159c <main+0x7bc>)
 8001532:	f005 ff5d 	bl	80073f0 <siprintf>
			  }
		  }

		  lcd_put_cur(1,0);
 8001536:	2100      	movs	r1, #0
 8001538:	2001      	movs	r0, #1
 800153a:	f7ff fc30 	bl	8000d9e <lcd_put_cur>
		  LCD_SendString(tmpTime);
 800153e:	4817      	ldr	r0, [pc, #92]	; (800159c <main+0x7bc>)
 8001540:	f7ff fc10 	bl	8000d64 <LCD_SendString>

		  if(user_pressed_flag==1)
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <main+0x7d4>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2b01      	cmp	r3, #1
 800154a:	f47f ac77 	bne.w	8000e3c <main+0x5c>
		  {
			  current_tick=HAL_GetTick();
 800154e:	f000 fded 	bl	800212c <HAL_GetTick>
 8001552:	4603      	mov	r3, r0
 8001554:	4a18      	ldr	r2, [pc, #96]	; (80015b8 <main+0x7d8>)
 8001556:	6013      	str	r3, [r2, #0]

			  if(current_tick-old_tick > 1)
 8001558:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <main+0x7d8>)
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b17      	ldr	r3, [pc, #92]	; (80015bc <main+0x7dc>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b01      	cmp	r3, #1
 8001564:	f67f ac6a 	bls.w	8000e3c <main+0x5c>
			  {
				  old_tick=current_tick;
 8001568:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <main+0x7d8>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a13      	ldr	r2, [pc, #76]	; (80015bc <main+0x7dc>)
 800156e:	6013      	str	r3, [r2, #0]
				  user_pressed_flag=0;
 8001570:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <main+0x7d4>)
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
				  pulled_chk = -1;
 8001576:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <main+0x7e0>)
 8001578:	f04f 32ff 	mov.w	r2, #4294967295
 800157c:	601a      	str	r2, [r3, #0]
				  mode=NORMAL;
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <main+0x7e4>)
 8001580:	2201      	movs	r2, #1
 8001582:	701a      	strb	r2, [r3, #0]
	  if(mode==SETTING)
 8001584:	e45a      	b.n	8000e3c <main+0x5c>
 8001586:	bf00      	nop
 8001588:	200003e1 	.word	0x200003e1
 800158c:	200003c8 	.word	0x200003c8
 8001590:	20000000 	.word	0x20000000
 8001594:	cccccccd 	.word	0xcccccccd
 8001598:	08007e88 	.word	0x08007e88
 800159c:	200003e4 	.word	0x200003e4
 80015a0:	08007ea0 	.word	0x08007ea0
 80015a4:	08007eb8 	.word	0x08007eb8
 80015a8:	08007ed0 	.word	0x08007ed0
 80015ac:	08007ee8 	.word	0x08007ee8
 80015b0:	08007f00 	.word	0x08007f00
 80015b4:	20000449 	.word	0x20000449
 80015b8:	20000450 	.word	0x20000450
 80015bc:	2000044c 	.word	0x2000044c
 80015c0:	20000008 	.word	0x20000008
 80015c4:	200003e0 	.word	0x200003e0

080015c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b094      	sub	sp, #80	; 0x50
 80015cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ce:	f107 0320 	add.w	r3, r7, #32
 80015d2:	2230      	movs	r2, #48	; 0x30
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f005 ff2a 	bl	8007430 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015dc:	f107 030c 	add.w	r3, r7, #12
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ec:	2300      	movs	r3, #0
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	4b29      	ldr	r3, [pc, #164]	; (8001698 <SystemClock_Config+0xd0>)
 80015f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f4:	4a28      	ldr	r2, [pc, #160]	; (8001698 <SystemClock_Config+0xd0>)
 80015f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015fa:	6413      	str	r3, [r2, #64]	; 0x40
 80015fc:	4b26      	ldr	r3, [pc, #152]	; (8001698 <SystemClock_Config+0xd0>)
 80015fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001608:	2300      	movs	r3, #0
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	4b23      	ldr	r3, [pc, #140]	; (800169c <SystemClock_Config+0xd4>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a22      	ldr	r2, [pc, #136]	; (800169c <SystemClock_Config+0xd4>)
 8001612:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001616:	6013      	str	r3, [r2, #0]
 8001618:	4b20      	ldr	r3, [pc, #128]	; (800169c <SystemClock_Config+0xd4>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001624:	2305      	movs	r3, #5
 8001626:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001628:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800162c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800162e:	2301      	movs	r3, #1
 8001630:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001632:	2302      	movs	r3, #2
 8001634:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001636:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800163a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800163c:	2304      	movs	r3, #4
 800163e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001640:	23a8      	movs	r3, #168	; 0xa8
 8001642:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001644:	2302      	movs	r3, #2
 8001646:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001648:	2307      	movs	r3, #7
 800164a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800164c:	f107 0320 	add.w	r3, r7, #32
 8001650:	4618      	mov	r0, r3
 8001652:	f003 f941 	bl	80048d8 <HAL_RCC_OscConfig>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800165c:	f000 fa0c 	bl	8001a78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001660:	230f      	movs	r3, #15
 8001662:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001664:	2302      	movs	r3, #2
 8001666:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800166c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001670:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001672:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001676:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	2105      	movs	r1, #5
 800167e:	4618      	mov	r0, r3
 8001680:	f003 fba2 	bl	8004dc8 <HAL_RCC_ClockConfig>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800168a:	f000 f9f5 	bl	8001a78 <Error_Handler>
  }
}
 800168e:	bf00      	nop
 8001690:	3750      	adds	r7, #80	; 0x50
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40023800 	.word	0x40023800
 800169c:	40007000 	.word	0x40007000

080016a0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2100      	movs	r1, #0
 80016a8:	2028      	movs	r0, #40	; 0x28
 80016aa:	f001 fa6c 	bl	8002b86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016ae:	2028      	movs	r0, #40	; 0x28
 80016b0:	f001 fa85 	bl	8002bbe <HAL_NVIC_EnableIRQ>
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <getButton>:

/* USER CODE BEGIN 4 */
_Direction getButton()
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
	if(XY[0] < 300)
 80016bc:	4b10      	ldr	r3, [pc, #64]	; (8001700 <getButton+0x48>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80016c4:	d201      	bcs.n	80016ca <getButton+0x12>
		return RIGHT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e015      	b.n	80016f6 <getButton+0x3e>
	else if(XY[0] > 4000)
 80016ca:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <getButton+0x48>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80016d2:	d901      	bls.n	80016d8 <getButton+0x20>
		return LEFT;
 80016d4:	2304      	movs	r3, #4
 80016d6:	e00e      	b.n	80016f6 <getButton+0x3e>
	else if(XY[1] > 4000)
 80016d8:	4b09      	ldr	r3, [pc, #36]	; (8001700 <getButton+0x48>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80016e0:	d901      	bls.n	80016e6 <getButton+0x2e>
		return UP;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e007      	b.n	80016f6 <getButton+0x3e>
	else if(XY[1] < 300)
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <getButton+0x48>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80016ee:	d201      	bcs.n	80016f4 <getButton+0x3c>
		return DOWN;
 80016f0:	2302      	movs	r3, #2
 80016f2:	e000      	b.n	80016f6 <getButton+0x3e>
	else
	{
		return NONE;
 80016f4:	2300      	movs	r3, #0
	}
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	20000460 	.word	0x20000460

08001704 <move_cur_time>:

void move_cur_time(RTC_TimeTypeDef *Time, _Direction direction)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	460b      	mov	r3, r1
 800170e:	70fb      	strb	r3, [r7, #3]
	switch(direction)
 8001710:	78fb      	ldrb	r3, [r7, #3]
 8001712:	2b04      	cmp	r3, #4
 8001714:	f200 813b 	bhi.w	800198e <move_cur_time+0x28a>
 8001718:	a201      	add	r2, pc, #4	; (adr r2, 8001720 <move_cur_time+0x1c>)
 800171a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800171e:	bf00      	nop
 8001720:	08001979 	.word	0x08001979
 8001724:	0800176b 	.word	0x0800176b
 8001728:	08001879 	.word	0x08001879
 800172c:	08001735 	.word	0x08001735
 8001730:	08001753 	.word	0x08001753
	{
	case RIGHT:
		setmode++;
 8001734:	4b92      	ldr	r3, [pc, #584]	; (8001980 <move_cur_time+0x27c>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	3301      	adds	r3, #1
 800173a:	b2da      	uxtb	r2, r3
 800173c:	4b90      	ldr	r3, [pc, #576]	; (8001980 <move_cur_time+0x27c>)
 800173e:	701a      	strb	r2, [r3, #0]
		if(setmode > SECOND_O) setmode = SECOND_O;
 8001740:	4b8f      	ldr	r3, [pc, #572]	; (8001980 <move_cur_time+0x27c>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b06      	cmp	r3, #6
 8001746:	f240 8119 	bls.w	800197c <move_cur_time+0x278>
 800174a:	4b8d      	ldr	r3, [pc, #564]	; (8001980 <move_cur_time+0x27c>)
 800174c:	2206      	movs	r2, #6
 800174e:	701a      	strb	r2, [r3, #0]
		break;
 8001750:	e114      	b.n	800197c <move_cur_time+0x278>
	case LEFT:
		if(setmode > AMPM) setmode--;
 8001752:	4b8b      	ldr	r3, [pc, #556]	; (8001980 <move_cur_time+0x27c>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b00      	cmp	r3, #0
 8001758:	f000 8114 	beq.w	8001984 <move_cur_time+0x280>
 800175c:	4b88      	ldr	r3, [pc, #544]	; (8001980 <move_cur_time+0x27c>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	3b01      	subs	r3, #1
 8001762:	b2da      	uxtb	r2, r3
 8001764:	4b86      	ldr	r3, [pc, #536]	; (8001980 <move_cur_time+0x27c>)
 8001766:	701a      	strb	r2, [r3, #0]
		break;
 8001768:	e10c      	b.n	8001984 <move_cur_time+0x280>
	case UP:
		if(setmode==AMPM)
 800176a:	4b85      	ldr	r3, [pc, #532]	; (8001980 <move_cur_time+0x27c>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d107      	bne.n	8001782 <move_cur_time+0x7e>
		{
			Time->TimeFormat ^= 1;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	78db      	ldrb	r3, [r3, #3]
 8001776:	f083 0301 	eor.w	r3, r3, #1
 800177a:	b2da      	uxtb	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	70da      	strb	r2, [r3, #3]
		else if(setmode==SECOND_O)
		{
			Time->Seconds++;
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 0;
		}
		break;
 8001780:	e102      	b.n	8001988 <move_cur_time+0x284>
		else if(setmode==HOUR_T)
 8001782:	4b7f      	ldr	r3, [pc, #508]	; (8001980 <move_cur_time+0x27c>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b01      	cmp	r3, #1
 8001788:	d112      	bne.n	80017b0 <move_cur_time+0xac>
			Time->Hours+=10;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	330a      	adds	r3, #10
 8001790:	b2da      	uxtb	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	701a      	strb	r2, [r3, #0]
			if(!IS_RTC_HOUR12(Time->Hours)) Time->Hours = 1;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d004      	beq.n	80017a8 <move_cur_time+0xa4>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	2b0c      	cmp	r3, #12
 80017a4:	f240 80f0 	bls.w	8001988 <move_cur_time+0x284>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
		break;
 80017ae:	e0eb      	b.n	8001988 <move_cur_time+0x284>
		else if(setmode==HOUR_O)
 80017b0:	4b73      	ldr	r3, [pc, #460]	; (8001980 <move_cur_time+0x27c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d112      	bne.n	80017de <move_cur_time+0xda>
			Time->Hours++;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	3301      	adds	r3, #1
 80017be:	b2da      	uxtb	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	701a      	strb	r2, [r3, #0]
			if(!IS_RTC_HOUR12(Time->Hours)) Time->Hours = 1;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d004      	beq.n	80017d6 <move_cur_time+0xd2>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b0c      	cmp	r3, #12
 80017d2:	f240 80d9 	bls.w	8001988 <move_cur_time+0x284>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2201      	movs	r2, #1
 80017da:	701a      	strb	r2, [r3, #0]
		break;
 80017dc:	e0d4      	b.n	8001988 <move_cur_time+0x284>
		else if(setmode==MINUTE_T)
 80017de:	4b68      	ldr	r3, [pc, #416]	; (8001980 <move_cur_time+0x27c>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d10e      	bne.n	8001804 <move_cur_time+0x100>
			Time->Minutes+=10;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	785b      	ldrb	r3, [r3, #1]
 80017ea:	330a      	adds	r3, #10
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	705a      	strb	r2, [r3, #1]
			if(!IS_RTC_MINUTES(Time->Minutes)) Time->Minutes = 0;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	785b      	ldrb	r3, [r3, #1]
 80017f6:	2b3b      	cmp	r3, #59	; 0x3b
 80017f8:	f240 80c6 	bls.w	8001988 <move_cur_time+0x284>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	705a      	strb	r2, [r3, #1]
		break;
 8001802:	e0c1      	b.n	8001988 <move_cur_time+0x284>
		else if(setmode==MINUTE_O)
 8001804:	4b5e      	ldr	r3, [pc, #376]	; (8001980 <move_cur_time+0x27c>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b04      	cmp	r3, #4
 800180a:	d10e      	bne.n	800182a <move_cur_time+0x126>
			Time->Minutes++;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	785b      	ldrb	r3, [r3, #1]
 8001810:	3301      	adds	r3, #1
 8001812:	b2da      	uxtb	r2, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	705a      	strb	r2, [r3, #1]
			if(!IS_RTC_MINUTES(Time->Minutes)) Time->Minutes = 0;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	785b      	ldrb	r3, [r3, #1]
 800181c:	2b3b      	cmp	r3, #59	; 0x3b
 800181e:	f240 80b3 	bls.w	8001988 <move_cur_time+0x284>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	705a      	strb	r2, [r3, #1]
		break;
 8001828:	e0ae      	b.n	8001988 <move_cur_time+0x284>
		else if(setmode==SECOND_T)
 800182a:	4b55      	ldr	r3, [pc, #340]	; (8001980 <move_cur_time+0x27c>)
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b05      	cmp	r3, #5
 8001830:	d10e      	bne.n	8001850 <move_cur_time+0x14c>
			Time->Seconds+=10;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	789b      	ldrb	r3, [r3, #2]
 8001836:	330a      	adds	r3, #10
 8001838:	b2da      	uxtb	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	709a      	strb	r2, [r3, #2]
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 0;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	789b      	ldrb	r3, [r3, #2]
 8001842:	2b3b      	cmp	r3, #59	; 0x3b
 8001844:	f240 80a0 	bls.w	8001988 <move_cur_time+0x284>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2200      	movs	r2, #0
 800184c:	709a      	strb	r2, [r3, #2]
		break;
 800184e:	e09b      	b.n	8001988 <move_cur_time+0x284>
		else if(setmode==SECOND_O)
 8001850:	4b4b      	ldr	r3, [pc, #300]	; (8001980 <move_cur_time+0x27c>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	2b06      	cmp	r3, #6
 8001856:	f040 8097 	bne.w	8001988 <move_cur_time+0x284>
			Time->Seconds++;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	789b      	ldrb	r3, [r3, #2]
 800185e:	3301      	adds	r3, #1
 8001860:	b2da      	uxtb	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	709a      	strb	r2, [r3, #2]
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 0;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	789b      	ldrb	r3, [r3, #2]
 800186a:	2b3b      	cmp	r3, #59	; 0x3b
 800186c:	f240 808c 	bls.w	8001988 <move_cur_time+0x284>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	709a      	strb	r2, [r3, #2]
		break;
 8001876:	e087      	b.n	8001988 <move_cur_time+0x284>
	case DOWN:
		if(setmode==AMPM)
 8001878:	4b41      	ldr	r3, [pc, #260]	; (8001980 <move_cur_time+0x27c>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d107      	bne.n	8001890 <move_cur_time+0x18c>
		{
			Time->TimeFormat ^= 1;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	78db      	ldrb	r3, [r3, #3]
 8001884:	f083 0301 	eor.w	r3, r3, #1
 8001888:	b2da      	uxtb	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	70da      	strb	r2, [r3, #3]
		else if(setmode==SECOND_O)
		{
			Time->Seconds--;
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 59;
		}
		break;
 800188e:	e07d      	b.n	800198c <move_cur_time+0x288>
		else if(setmode==HOUR_T)
 8001890:	4b3b      	ldr	r3, [pc, #236]	; (8001980 <move_cur_time+0x27c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d111      	bne.n	80018bc <move_cur_time+0x1b8>
			Time->Hours-=10;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	3b0a      	subs	r3, #10
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	701a      	strb	r2, [r3, #0]
			if(!IS_RTC_HOUR12(Time->Hours)) Time->Hours = 12;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <move_cur_time+0x1b0>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b0c      	cmp	r3, #12
 80018b2:	d96b      	bls.n	800198c <move_cur_time+0x288>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	220c      	movs	r2, #12
 80018b8:	701a      	strb	r2, [r3, #0]
		break;
 80018ba:	e067      	b.n	800198c <move_cur_time+0x288>
		else if(setmode==HOUR_O)
 80018bc:	4b30      	ldr	r3, [pc, #192]	; (8001980 <move_cur_time+0x27c>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d111      	bne.n	80018e8 <move_cur_time+0x1e4>
			Time->Hours--;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	3b01      	subs	r3, #1
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	701a      	strb	r2, [r3, #0]
			if(!IS_RTC_HOUR12(Time->Hours)) Time->Hours = 12;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d003      	beq.n	80018e0 <move_cur_time+0x1dc>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b0c      	cmp	r3, #12
 80018de:	d955      	bls.n	800198c <move_cur_time+0x288>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	220c      	movs	r2, #12
 80018e4:	701a      	strb	r2, [r3, #0]
		break;
 80018e6:	e051      	b.n	800198c <move_cur_time+0x288>
		else if(setmode==MINUTE_T)
 80018e8:	4b25      	ldr	r3, [pc, #148]	; (8001980 <move_cur_time+0x27c>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d10d      	bne.n	800190c <move_cur_time+0x208>
			Time->Minutes-=10;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	785b      	ldrb	r3, [r3, #1]
 80018f4:	3b0a      	subs	r3, #10
 80018f6:	b2da      	uxtb	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	705a      	strb	r2, [r3, #1]
			if(!IS_RTC_MINUTES(Time->Minutes)) Time->Minutes = 59;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	785b      	ldrb	r3, [r3, #1]
 8001900:	2b3b      	cmp	r3, #59	; 0x3b
 8001902:	d943      	bls.n	800198c <move_cur_time+0x288>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	223b      	movs	r2, #59	; 0x3b
 8001908:	705a      	strb	r2, [r3, #1]
		break;
 800190a:	e03f      	b.n	800198c <move_cur_time+0x288>
		else if(setmode==MINUTE_O)
 800190c:	4b1c      	ldr	r3, [pc, #112]	; (8001980 <move_cur_time+0x27c>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b04      	cmp	r3, #4
 8001912:	d10d      	bne.n	8001930 <move_cur_time+0x22c>
			Time->Minutes--;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	785b      	ldrb	r3, [r3, #1]
 8001918:	3b01      	subs	r3, #1
 800191a:	b2da      	uxtb	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	705a      	strb	r2, [r3, #1]
			if(!IS_RTC_MINUTES(Time->Minutes)) Time->Minutes = 59;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	785b      	ldrb	r3, [r3, #1]
 8001924:	2b3b      	cmp	r3, #59	; 0x3b
 8001926:	d931      	bls.n	800198c <move_cur_time+0x288>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	223b      	movs	r2, #59	; 0x3b
 800192c:	705a      	strb	r2, [r3, #1]
		break;
 800192e:	e02d      	b.n	800198c <move_cur_time+0x288>
		else if(setmode==SECOND_T)
 8001930:	4b13      	ldr	r3, [pc, #76]	; (8001980 <move_cur_time+0x27c>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b05      	cmp	r3, #5
 8001936:	d10d      	bne.n	8001954 <move_cur_time+0x250>
			Time->Seconds-=10;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	789b      	ldrb	r3, [r3, #2]
 800193c:	3b0a      	subs	r3, #10
 800193e:	b2da      	uxtb	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	709a      	strb	r2, [r3, #2]
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 59;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	789b      	ldrb	r3, [r3, #2]
 8001948:	2b3b      	cmp	r3, #59	; 0x3b
 800194a:	d91f      	bls.n	800198c <move_cur_time+0x288>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	223b      	movs	r2, #59	; 0x3b
 8001950:	709a      	strb	r2, [r3, #2]
		break;
 8001952:	e01b      	b.n	800198c <move_cur_time+0x288>
		else if(setmode==SECOND_O)
 8001954:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <move_cur_time+0x27c>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b06      	cmp	r3, #6
 800195a:	d117      	bne.n	800198c <move_cur_time+0x288>
			Time->Seconds--;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	789b      	ldrb	r3, [r3, #2]
 8001960:	3b01      	subs	r3, #1
 8001962:	b2da      	uxtb	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	709a      	strb	r2, [r3, #2]
			if(!IS_RTC_SECONDS(Time->Seconds)) Time->Seconds = 59;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	789b      	ldrb	r3, [r3, #2]
 800196c:	2b3b      	cmp	r3, #59	; 0x3b
 800196e:	d90d      	bls.n	800198c <move_cur_time+0x288>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	223b      	movs	r2, #59	; 0x3b
 8001974:	709a      	strb	r2, [r3, #2]
		break;
 8001976:	e009      	b.n	800198c <move_cur_time+0x288>
	case NONE:
		break;
 8001978:	bf00      	nop
 800197a:	e008      	b.n	800198e <move_cur_time+0x28a>
		break;
 800197c:	bf00      	nop
 800197e:	e006      	b.n	800198e <move_cur_time+0x28a>
 8001980:	200003e1 	.word	0x200003e1
		break;
 8001984:	bf00      	nop
 8001986:	e002      	b.n	800198e <move_cur_time+0x28a>
		break;
 8001988:	bf00      	nop
 800198a:	e000      	b.n	800198e <move_cur_time+0x28a>
		break;
 800198c:	bf00      	nop
	}
}
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop

0800199c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 80019a6:	88fb      	ldrh	r3, [r7, #6]
 80019a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80019ac:	d14c      	bne.n	8001a48 <HAL_GPIO_EXTI_Callback+0xac>
	{
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 80019ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b2:	4827      	ldr	r0, [pc, #156]	; (8001a50 <HAL_GPIO_EXTI_Callback+0xb4>)
 80019b4:	f002 f962 	bl	8003c7c <HAL_GPIO_ReadPin>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d020      	beq.n	8001a00 <HAL_GPIO_EXTI_Callback+0x64>
		{
			user_pulled_flag = 0;
 80019be:	4b25      	ldr	r3, [pc, #148]	; (8001a54 <HAL_GPIO_EXTI_Callback+0xb8>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
			user_pressed_flag = 1;
 80019c4:	4b24      	ldr	r3, [pc, #144]	; (8001a58 <HAL_GPIO_EXTI_Callback+0xbc>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	701a      	strb	r2, [r3, #0]
			old_tick=HAL_GetTick();
 80019ca:	f000 fbaf 	bl	800212c <HAL_GetTick>
 80019ce:	4603      	mov	r3, r0
 80019d0:	4a22      	ldr	r2, [pc, #136]	; (8001a5c <HAL_GPIO_EXTI_Callback+0xc0>)
 80019d2:	6013      	str	r3, [r2, #0]
			current_tick=HAL_GetTick();
 80019d4:	f000 fbaa 	bl	800212c <HAL_GetTick>
 80019d8:	4603      	mov	r3, r0
 80019da:	4a21      	ldr	r2, [pc, #132]	; (8001a60 <HAL_GPIO_EXTI_Callback+0xc4>)
 80019dc:	6013      	str	r3, [r2, #0]

			if (mode == NORMAL)
 80019de:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <HAL_GPIO_EXTI_Callback+0xc8>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d130      	bne.n	8001a48 <HAL_GPIO_EXTI_Callback+0xac>
			{
				interval_chk[0] = HAL_GetTick();
 80019e6:	f000 fba1 	bl	800212c <HAL_GetTick>
 80019ea:	4603      	mov	r3, r0
 80019ec:	4a1e      	ldr	r2, [pc, #120]	; (8001a68 <HAL_GPIO_EXTI_Callback+0xcc>)
 80019ee:	6013      	str	r3, [r2, #0]

				interval = interval_chk[0] - interval_chk[1];
 80019f0:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <HAL_GPIO_EXTI_Callback+0xcc>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <HAL_GPIO_EXTI_Callback+0xcc>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	4a1c      	ldr	r2, [pc, #112]	; (8001a6c <HAL_GPIO_EXTI_Callback+0xd0>)
 80019fc:	6013      	str	r3, [r2, #0]
					double_click = 1;
				}
			}
		}
	}
}
 80019fe:	e023      	b.n	8001a48 <HAL_GPIO_EXTI_Callback+0xac>
			user_pulled_flag = 1;
 8001a00:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	701a      	strb	r2, [r3, #0]
			user_pressed_flag = 0;
 8001a06:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
			if (mode == NORMAL)
 8001a0c:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d119      	bne.n	8001a48 <HAL_GPIO_EXTI_Callback+0xac>
				interval_chk[1] = HAL_GetTick();
 8001a14:	f000 fb8a 	bl	800212c <HAL_GetTick>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	4a13      	ldr	r2, [pc, #76]	; (8001a68 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001a1c:	6053      	str	r3, [r2, #4]
				pulled_chk++;
 8001a1e:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	3301      	adds	r3, #1
 8001a24:	4a12      	ldr	r2, [pc, #72]	; (8001a70 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001a26:	6013      	str	r3, [r2, #0]
				if(interval > 0 && interval < 300 && pulled_chk > 1)
 8001a28:	4b10      	ldr	r3, [pc, #64]	; (8001a6c <HAL_GPIO_EXTI_Callback+0xd0>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d00b      	beq.n	8001a48 <HAL_GPIO_EXTI_Callback+0xac>
 8001a30:	4b0e      	ldr	r3, [pc, #56]	; (8001a6c <HAL_GPIO_EXTI_Callback+0xd0>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001a38:	d206      	bcs.n	8001a48 <HAL_GPIO_EXTI_Callback+0xac>
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	dd02      	ble.n	8001a48 <HAL_GPIO_EXTI_Callback+0xac>
					double_click = 1;
 8001a42:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001a44:	2201      	movs	r2, #1
 8001a46:	701a      	strb	r2, [r3, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40020800 	.word	0x40020800
 8001a54:	2000044a 	.word	0x2000044a
 8001a58:	20000449 	.word	0x20000449
 8001a5c:	2000044c 	.word	0x2000044c
 8001a60:	20000450 	.word	0x20000450
 8001a64:	200003e0 	.word	0x200003e0
 8001a68:	20000470 	.word	0x20000470
 8001a6c:	2000046c 	.word	0x2000046c
 8001a70:	20000008 	.word	0x20000008
 8001a74:	20000468 	.word	0x20000468

08001a78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a7c:	b672      	cpsid	i
}
 8001a7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a80:	e7fe      	b.n	8001a80 <Error_Handler+0x8>
	...

08001a84 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <MX_RTC_Init+0x44>)
 8001a8a:	4a10      	ldr	r2, [pc, #64]	; (8001acc <MX_RTC_Init+0x48>)
 8001a8c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <MX_RTC_Init+0x44>)
 8001a90:	2240      	movs	r2, #64	; 0x40
 8001a92:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <MX_RTC_Init+0x44>)
 8001a96:	227f      	movs	r2, #127	; 0x7f
 8001a98:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <MX_RTC_Init+0x44>)
 8001a9c:	22ff      	movs	r2, #255	; 0xff
 8001a9e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <MX_RTC_Init+0x44>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001aa6:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <MX_RTC_Init+0x44>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001aac:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <MX_RTC_Init+0x44>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001ab2:	4805      	ldr	r0, [pc, #20]	; (8001ac8 <MX_RTC_Init+0x44>)
 8001ab4:	f003 fd68 	bl	8005588 <HAL_RTC_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001abe:	f7ff ffdb 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000478 	.word	0x20000478
 8001acc:	40002800 	.word	0x40002800

08001ad0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08e      	sub	sp, #56	; 0x38
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ad8:	f107 0308 	add.w	r3, r7, #8
 8001adc:	2230      	movs	r2, #48	; 0x30
 8001ade:	2100      	movs	r1, #0
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f005 fca5 	bl	8007430 <memset>
  if(rtcHandle->Instance==RTC)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a0c      	ldr	r2, [pc, #48]	; (8001b1c <HAL_RTC_MspInit+0x4c>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d111      	bne.n	8001b14 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001af0:	2320      	movs	r3, #32
 8001af2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001af4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001af8:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001afa:	f107 0308 	add.w	r3, r7, #8
 8001afe:	4618      	mov	r0, r3
 8001b00:	f003 fb82 	bl	8005208 <HAL_RCCEx_PeriphCLKConfig>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001b0a:	f7ff ffb5 	bl	8001a78 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b0e:	4b04      	ldr	r3, [pc, #16]	; (8001b20 <HAL_RTC_MspInit+0x50>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001b14:	bf00      	nop
 8001b16:	3738      	adds	r7, #56	; 0x38
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40002800 	.word	0x40002800
 8001b20:	42470e3c 	.word	0x42470e3c

08001b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	607b      	str	r3, [r7, #4]
 8001b2e:	4b10      	ldr	r3, [pc, #64]	; (8001b70 <HAL_MspInit+0x4c>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b32:	4a0f      	ldr	r2, [pc, #60]	; (8001b70 <HAL_MspInit+0x4c>)
 8001b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b38:	6453      	str	r3, [r2, #68]	; 0x44
 8001b3a:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <HAL_MspInit+0x4c>)
 8001b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b42:	607b      	str	r3, [r7, #4]
 8001b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	603b      	str	r3, [r7, #0]
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <HAL_MspInit+0x4c>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	4a08      	ldr	r2, [pc, #32]	; (8001b70 <HAL_MspInit+0x4c>)
 8001b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b54:	6413      	str	r3, [r2, #64]	; 0x40
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <HAL_MspInit+0x4c>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b5e:	603b      	str	r3, [r7, #0]
 8001b60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	40023800 	.word	0x40023800

08001b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <NMI_Handler+0x4>

08001b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7e:	e7fe      	b.n	8001b7e <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <MemManage_Handler+0x4>

08001b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8a:	e7fe      	b.n	8001b8a <BusFault_Handler+0x4>

08001b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b90:	e7fe      	b.n	8001b90 <UsageFault_Handler+0x4>

08001b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bc0:	f000 faa0 	bl	8002104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001bcc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bd0:	f002 f886 	bl	8003ce0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <DMA2_Stream0_IRQHandler+0x10>)
 8001bde:	f001 f90f 	bl	8002e00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200000cc 	.word	0x200000cc

08001bec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf4:	4a14      	ldr	r2, [pc, #80]	; (8001c48 <_sbrk+0x5c>)
 8001bf6:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <_sbrk+0x60>)
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c00:	4b13      	ldr	r3, [pc, #76]	; (8001c50 <_sbrk+0x64>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d102      	bne.n	8001c0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c08:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <_sbrk+0x64>)
 8001c0a:	4a12      	ldr	r2, [pc, #72]	; (8001c54 <_sbrk+0x68>)
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0e:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <_sbrk+0x64>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d207      	bcs.n	8001c2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c1c:	f005 fc10 	bl	8007440 <__errno>
 8001c20:	4603      	mov	r3, r0
 8001c22:	220c      	movs	r2, #12
 8001c24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2a:	e009      	b.n	8001c40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c2c:	4b08      	ldr	r3, [pc, #32]	; (8001c50 <_sbrk+0x64>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c32:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <_sbrk+0x64>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	4a05      	ldr	r2, [pc, #20]	; (8001c50 <_sbrk+0x64>)
 8001c3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20030000 	.word	0x20030000
 8001c4c:	00000400 	.word	0x00000400
 8001c50:	20000498 	.word	0x20000498
 8001c54:	20000b80 	.word	0x20000b80

08001c58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c5c:	4b06      	ldr	r3, [pc, #24]	; (8001c78 <SystemInit+0x20>)
 8001c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c62:	4a05      	ldr	r2, [pc, #20]	; (8001c78 <SystemInit+0x20>)
 8001c64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b08e      	sub	sp, #56	; 0x38
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	609a      	str	r2, [r3, #8]
 8001c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c90:	f107 0320 	add.w	r3, r7, #32
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c9a:	1d3b      	adds	r3, r7, #4
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
 8001ca8:	615a      	str	r2, [r3, #20]
 8001caa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cac:	4b2d      	ldr	r3, [pc, #180]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001cae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cb2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001cb4:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001cb6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001cba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbc:	4b29      	ldr	r3, [pc, #164]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 180-1;
 8001cc2:	4b28      	ldr	r3, [pc, #160]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001cc4:	22b3      	movs	r2, #179	; 0xb3
 8001cc6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc8:	4b26      	ldr	r3, [pc, #152]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cce:	4b25      	ldr	r3, [pc, #148]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cd4:	4823      	ldr	r0, [pc, #140]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001cd6:	f003 fed1 	bl	8005a7c <HAL_TIM_Base_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001ce0:	f7ff feca 	bl	8001a78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ce4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cee:	4619      	mov	r1, r3
 8001cf0:	481c      	ldr	r0, [pc, #112]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001cf2:	f004 f965 	bl	8005fc0 <HAL_TIM_ConfigClockSource>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001cfc:	f7ff febc 	bl	8001a78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d00:	4818      	ldr	r0, [pc, #96]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001d02:	f003 ff0a 	bl	8005b1a <HAL_TIM_PWM_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001d0c:	f7ff feb4 	bl	8001a78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d10:	2300      	movs	r3, #0
 8001d12:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d18:	f107 0320 	add.w	r3, r7, #32
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4811      	ldr	r0, [pc, #68]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001d20:	f004 fd26 	bl	8006770 <HAL_TIMEx_MasterConfigSynchronization>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001d2a:	f7ff fea5 	bl	8001a78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d2e:	2360      	movs	r3, #96	; 0x60
 8001d30:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 90;
 8001d32:	235a      	movs	r3, #90	; 0x5a
 8001d34:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d3e:	1d3b      	adds	r3, r7, #4
 8001d40:	2200      	movs	r2, #0
 8001d42:	4619      	mov	r1, r3
 8001d44:	4807      	ldr	r0, [pc, #28]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001d46:	f004 f879 	bl	8005e3c <HAL_TIM_PWM_ConfigChannel>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001d50:	f7ff fe92 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d54:	4803      	ldr	r0, [pc, #12]	; (8001d64 <MX_TIM2_Init+0xe8>)
 8001d56:	f000 f827 	bl	8001da8 <HAL_TIM_MspPostInit>

}
 8001d5a:	bf00      	nop
 8001d5c:	3738      	adds	r7, #56	; 0x38
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	2000049c 	.word	0x2000049c

08001d68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d78:	d10d      	bne.n	8001d96 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <HAL_TIM_Base_MspInit+0x3c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	4a08      	ldr	r2, [pc, #32]	; (8001da4 <HAL_TIM_Base_MspInit+0x3c>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8a:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <HAL_TIM_Base_MspInit+0x3c>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d96:	bf00      	nop
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800

08001da8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b088      	sub	sp, #32
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 030c 	add.w	r3, r7, #12
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dc8:	d11d      	bne.n	8001e06 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	4b10      	ldr	r3, [pc, #64]	; (8001e10 <HAL_TIM_MspPostInit+0x68>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a0f      	ldr	r2, [pc, #60]	; (8001e10 <HAL_TIM_MspPostInit+0x68>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b0d      	ldr	r3, [pc, #52]	; (8001e10 <HAL_TIM_MspPostInit+0x68>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	60bb      	str	r3, [r7, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001de6:	2320      	movs	r3, #32
 8001de8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001df6:	2301      	movs	r3, #1
 8001df8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfa:	f107 030c 	add.w	r3, r7, #12
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4804      	ldr	r0, [pc, #16]	; (8001e14 <HAL_TIM_MspPostInit+0x6c>)
 8001e02:	f001 fd8f 	bl	8003924 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e06:	bf00      	nop
 8001e08:	3720      	adds	r7, #32
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023800 	.word	0x40023800
 8001e14:	40020000 	.word	0x40020000

08001e18 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e1e:	4a12      	ldr	r2, [pc, #72]	; (8001e68 <MX_USART3_UART_Init+0x50>)
 8001e20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e22:	4b10      	ldr	r3, [pc, #64]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e30:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e36:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e3c:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e3e:	220c      	movs	r2, #12
 8001e40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e42:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e48:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e4e:	4805      	ldr	r0, [pc, #20]	; (8001e64 <MX_USART3_UART_Init+0x4c>)
 8001e50:	f004 fd0a 	bl	8006868 <HAL_UART_Init>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001e5a:	f7ff fe0d 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	200004e4 	.word	0x200004e4
 8001e68:	40004800 	.word	0x40004800

08001e6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08a      	sub	sp, #40	; 0x28
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a19      	ldr	r2, [pc, #100]	; (8001ef0 <HAL_UART_MspInit+0x84>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d12c      	bne.n	8001ee8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <HAL_UART_MspInit+0x88>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	4a17      	ldr	r2, [pc, #92]	; (8001ef4 <HAL_UART_MspInit+0x88>)
 8001e98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <HAL_UART_MspInit+0x88>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	4b11      	ldr	r3, [pc, #68]	; (8001ef4 <HAL_UART_MspInit+0x88>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	4a10      	ldr	r2, [pc, #64]	; (8001ef4 <HAL_UART_MspInit+0x88>)
 8001eb4:	f043 0308 	orr.w	r3, r3, #8
 8001eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eba:	4b0e      	ldr	r3, [pc, #56]	; (8001ef4 <HAL_UART_MspInit+0x88>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	f003 0308 	and.w	r3, r3, #8
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001ec6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ed8:	2307      	movs	r3, #7
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <HAL_UART_MspInit+0x8c>)
 8001ee4:	f001 fd1e 	bl	8003924 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001ee8:	bf00      	nop
 8001eea:	3728      	adds	r7, #40	; 0x28
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40004800 	.word	0x40004800
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40020c00 	.word	0x40020c00

08001efc <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001f00:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f02:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001f06:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001f08:	4b12      	ldr	r3, [pc, #72]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f0a:	2204      	movs	r2, #4
 8001f0c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001f0e:	4b11      	ldr	r3, [pc, #68]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f10:	2202      	movs	r2, #2
 8001f12:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001f14:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f1c:	2202      	movs	r2, #2
 8001f1e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001f26:	4b0b      	ldr	r3, [pc, #44]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001f32:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f34:	2201      	movs	r2, #1
 8001f36:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001f3e:	4805      	ldr	r0, [pc, #20]	; (8001f54 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f40:	f002 fbac 	bl	800469c <HAL_PCD_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001f4a:	f7ff fd95 	bl	8001a78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000528 	.word	0x20000528

08001f58 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	; 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f78:	d13f      	bne.n	8001ffa <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	4b21      	ldr	r3, [pc, #132]	; (8002004 <HAL_PCD_MspInit+0xac>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	4a20      	ldr	r2, [pc, #128]	; (8002004 <HAL_PCD_MspInit+0xac>)
 8001f84:	f043 0301 	orr.w	r3, r3, #1
 8001f88:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8a:	4b1e      	ldr	r3, [pc, #120]	; (8002004 <HAL_PCD_MspInit+0xac>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001f96:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fa8:	230a      	movs	r3, #10
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4815      	ldr	r0, [pc, #84]	; (8002008 <HAL_PCD_MspInit+0xb0>)
 8001fb4:	f001 fcb6 	bl	8003924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001fb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4619      	mov	r1, r3
 8001fcc:	480e      	ldr	r0, [pc, #56]	; (8002008 <HAL_PCD_MspInit+0xb0>)
 8001fce:	f001 fca9 	bl	8003924 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001fd2:	4b0c      	ldr	r3, [pc, #48]	; (8002004 <HAL_PCD_MspInit+0xac>)
 8001fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fd6:	4a0b      	ldr	r2, [pc, #44]	; (8002004 <HAL_PCD_MspInit+0xac>)
 8001fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fdc:	6353      	str	r3, [r2, #52]	; 0x34
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	4b08      	ldr	r3, [pc, #32]	; (8002004 <HAL_PCD_MspInit+0xac>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	4a07      	ldr	r2, [pc, #28]	; (8002004 <HAL_PCD_MspInit+0xac>)
 8001fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fec:	6453      	str	r3, [r2, #68]	; 0x44
 8001fee:	4b05      	ldr	r3, [pc, #20]	; (8002004 <HAL_PCD_MspInit+0xac>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001ffa:	bf00      	nop
 8001ffc:	3728      	adds	r7, #40	; 0x28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800
 8002008:	40020000 	.word	0x40020000

0800200c <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 

  ldr   sp, =_estack       /* set stack pointer */
 800200c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002044 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002010:	480d      	ldr	r0, [pc, #52]	; (8002048 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002012:	490e      	ldr	r1, [pc, #56]	; (800204c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002014:	4a0e      	ldr	r2, [pc, #56]	; (8002050 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002018:	e002      	b.n	8002020 <LoopCopyDataInit>

0800201a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800201a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800201c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800201e:	3304      	adds	r3, #4

08002020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002024:	d3f9      	bcc.n	800201a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002026:	4a0b      	ldr	r2, [pc, #44]	; (8002054 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002028:	4c0b      	ldr	r4, [pc, #44]	; (8002058 <LoopFillZerobss+0x26>)
  movs r3, #0
 800202a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800202c:	e001      	b.n	8002032 <LoopFillZerobss>

0800202e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800202e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002030:	3204      	adds	r2, #4

08002032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002034:	d3fb      	bcc.n	800202e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002036:	f7ff fe0f 	bl	8001c58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800203a:	f005 fa07 	bl	800744c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800203e:	f7fe fecf 	bl	8000de0 <main>
  bx  lr    
 8002042:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002044:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800204c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002050:	08007f7c 	.word	0x08007f7c
  ldr r2, =_sbss
 8002054:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002058:	20000b80 	.word	0x20000b80

0800205c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800205c:	e7fe      	b.n	800205c <ADC_IRQHandler>
	...

08002060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002064:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <HAL_Init+0x40>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a0d      	ldr	r2, [pc, #52]	; (80020a0 <HAL_Init+0x40>)
 800206a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800206e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002070:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <HAL_Init+0x40>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a0a      	ldr	r2, [pc, #40]	; (80020a0 <HAL_Init+0x40>)
 8002076:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800207a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800207c:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <HAL_Init+0x40>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a07      	ldr	r2, [pc, #28]	; (80020a0 <HAL_Init+0x40>)
 8002082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002086:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002088:	2003      	movs	r0, #3
 800208a:	f000 fd71 	bl	8002b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208e:	2000      	movs	r0, #0
 8002090:	f000 f808 	bl	80020a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002094:	f7ff fd46 	bl	8001b24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40023c00 	.word	0x40023c00

080020a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_InitTick+0x54>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4b12      	ldr	r3, [pc, #72]	; (80020fc <HAL_InitTick+0x58>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	4619      	mov	r1, r3
 80020b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80020be:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 fd89 	bl	8002bda <HAL_SYSTICK_Config>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e00e      	b.n	80020f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b0f      	cmp	r3, #15
 80020d6:	d80a      	bhi.n	80020ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d8:	2200      	movs	r2, #0
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	f04f 30ff 	mov.w	r0, #4294967295
 80020e0:	f000 fd51 	bl	8002b86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e4:	4a06      	ldr	r2, [pc, #24]	; (8002100 <HAL_InitTick+0x5c>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e000      	b.n	80020f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	2000000c 	.word	0x2000000c
 80020fc:	20000014 	.word	0x20000014
 8002100:	20000010 	.word	0x20000010

08002104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002108:	4b06      	ldr	r3, [pc, #24]	; (8002124 <HAL_IncTick+0x20>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	4b06      	ldr	r3, [pc, #24]	; (8002128 <HAL_IncTick+0x24>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4413      	add	r3, r2
 8002114:	4a04      	ldr	r2, [pc, #16]	; (8002128 <HAL_IncTick+0x24>)
 8002116:	6013      	str	r3, [r2, #0]
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	20000014 	.word	0x20000014
 8002128:	20000a34 	.word	0x20000a34

0800212c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return uwTick;
 8002130:	4b03      	ldr	r3, [pc, #12]	; (8002140 <HAL_GetTick+0x14>)
 8002132:	681b      	ldr	r3, [r3, #0]
}
 8002134:	4618      	mov	r0, r3
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	20000a34 	.word	0x20000a34

08002144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800214c:	f7ff ffee 	bl	800212c <HAL_GetTick>
 8002150:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800215c:	d005      	beq.n	800216a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800215e:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <HAL_Delay+0x44>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	461a      	mov	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4413      	add	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800216a:	bf00      	nop
 800216c:	f7ff ffde 	bl	800212c <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	429a      	cmp	r2, r3
 800217a:	d8f7      	bhi.n	800216c <HAL_Delay+0x28>
  {
  }
}
 800217c:	bf00      	nop
 800217e:	bf00      	nop
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20000014 	.word	0x20000014

0800218c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002194:	2300      	movs	r3, #0
 8002196:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e033      	b.n	800220a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d109      	bne.n	80021be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7fe fa4e 	bl	800064c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	f003 0310 	and.w	r3, r3, #16
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d118      	bne.n	80021fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021d2:	f023 0302 	bic.w	r3, r3, #2
 80021d6:	f043 0202 	orr.w	r2, r3, #2
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 fa78 	bl	80026d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ee:	f023 0303 	bic.w	r3, r3, #3
 80021f2:	f043 0201 	orr.w	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	641a      	str	r2, [r3, #64]	; 0x40
 80021fa:	e001      	b.n	8002200 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002208:	7bfb      	ldrb	r3, [r7, #15]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002220:	2300      	movs	r3, #0
 8002222:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800222a:	2b01      	cmp	r3, #1
 800222c:	d101      	bne.n	8002232 <HAL_ADC_Start_DMA+0x1e>
 800222e:	2302      	movs	r3, #2
 8002230:	e0e9      	b.n	8002406 <HAL_ADC_Start_DMA+0x1f2>
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2201      	movs	r2, #1
 8002236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	2b01      	cmp	r3, #1
 8002246:	d018      	beq.n	800227a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0201 	orr.w	r2, r2, #1
 8002256:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002258:	4b6d      	ldr	r3, [pc, #436]	; (8002410 <HAL_ADC_Start_DMA+0x1fc>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a6d      	ldr	r2, [pc, #436]	; (8002414 <HAL_ADC_Start_DMA+0x200>)
 800225e:	fba2 2303 	umull	r2, r3, r2, r3
 8002262:	0c9a      	lsrs	r2, r3, #18
 8002264:	4613      	mov	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	4413      	add	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800226c:	e002      	b.n	8002274 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	3b01      	subs	r3, #1
 8002272:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1f9      	bne.n	800226e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002288:	d107      	bne.n	800229a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002298:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	f040 80a1 	bne.w	80023ec <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022b2:	f023 0301 	bic.w	r3, r3, #1
 80022b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d007      	beq.n	80022dc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022d4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022e8:	d106      	bne.n	80022f8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ee:	f023 0206 	bic.w	r2, r3, #6
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	645a      	str	r2, [r3, #68]	; 0x44
 80022f6:	e002      	b.n	80022fe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002306:	4b44      	ldr	r3, [pc, #272]	; (8002418 <HAL_ADC_Start_DMA+0x204>)
 8002308:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800230e:	4a43      	ldr	r2, [pc, #268]	; (800241c <HAL_ADC_Start_DMA+0x208>)
 8002310:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002316:	4a42      	ldr	r2, [pc, #264]	; (8002420 <HAL_ADC_Start_DMA+0x20c>)
 8002318:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800231e:	4a41      	ldr	r2, [pc, #260]	; (8002424 <HAL_ADC_Start_DMA+0x210>)
 8002320:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800232a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	685a      	ldr	r2, [r3, #4]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800233a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689a      	ldr	r2, [r3, #8]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800234a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	334c      	adds	r3, #76	; 0x4c
 8002356:	4619      	mov	r1, r3
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f000 fcf8 	bl	8002d50 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f003 031f 	and.w	r3, r3, #31
 8002368:	2b00      	cmp	r3, #0
 800236a:	d12a      	bne.n	80023c2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a2d      	ldr	r2, [pc, #180]	; (8002428 <HAL_ADC_Start_DMA+0x214>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d015      	beq.n	80023a2 <HAL_ADC_Start_DMA+0x18e>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a2c      	ldr	r2, [pc, #176]	; (800242c <HAL_ADC_Start_DMA+0x218>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d105      	bne.n	800238c <HAL_ADC_Start_DMA+0x178>
 8002380:	4b25      	ldr	r3, [pc, #148]	; (8002418 <HAL_ADC_Start_DMA+0x204>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00a      	beq.n	80023a2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a27      	ldr	r2, [pc, #156]	; (8002430 <HAL_ADC_Start_DMA+0x21c>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d136      	bne.n	8002404 <HAL_ADC_Start_DMA+0x1f0>
 8002396:	4b20      	ldr	r3, [pc, #128]	; (8002418 <HAL_ADC_Start_DMA+0x204>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 0310 	and.w	r3, r3, #16
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d130      	bne.n	8002404 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d129      	bne.n	8002404 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023be:	609a      	str	r2, [r3, #8]
 80023c0:	e020      	b.n	8002404 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a18      	ldr	r2, [pc, #96]	; (8002428 <HAL_ADC_Start_DMA+0x214>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d11b      	bne.n	8002404 <HAL_ADC_Start_DMA+0x1f0>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d114      	bne.n	8002404 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80023e8:	609a      	str	r2, [r3, #8]
 80023ea:	e00b      	b.n	8002404 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	f043 0210 	orr.w	r2, r3, #16
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fc:	f043 0201 	orr.w	r2, r3, #1
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000000c 	.word	0x2000000c
 8002414:	431bde83 	.word	0x431bde83
 8002418:	40012300 	.word	0x40012300
 800241c:	080028cd 	.word	0x080028cd
 8002420:	08002987 	.word	0x08002987
 8002424:	080029a3 	.word	0x080029a3
 8002428:	40012000 	.word	0x40012000
 800242c:	40012100 	.word	0x40012100
 8002430:	40012200 	.word	0x40012200

08002434 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x1c>
 8002488:	2302      	movs	r3, #2
 800248a:	e113      	b.n	80026b4 <HAL_ADC_ConfigChannel+0x244>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b09      	cmp	r3, #9
 800249a:	d925      	bls.n	80024e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68d9      	ldr	r1, [r3, #12]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	4613      	mov	r3, r2
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	3b1e      	subs	r3, #30
 80024b2:	2207      	movs	r2, #7
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43da      	mvns	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	400a      	ands	r2, r1
 80024c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68d9      	ldr	r1, [r3, #12]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	4618      	mov	r0, r3
 80024d4:	4603      	mov	r3, r0
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4403      	add	r3, r0
 80024da:	3b1e      	subs	r3, #30
 80024dc:	409a      	lsls	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	60da      	str	r2, [r3, #12]
 80024e6:	e022      	b.n	800252e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6919      	ldr	r1, [r3, #16]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	461a      	mov	r2, r3
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	2207      	movs	r2, #7
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43da      	mvns	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	400a      	ands	r2, r1
 800250a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	6919      	ldr	r1, [r3, #16]
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	b29b      	uxth	r3, r3
 800251c:	4618      	mov	r0, r3
 800251e:	4603      	mov	r3, r0
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	4403      	add	r3, r0
 8002524:	409a      	lsls	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b06      	cmp	r3, #6
 8002534:	d824      	bhi.n	8002580 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	3b05      	subs	r3, #5
 8002548:	221f      	movs	r2, #31
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	400a      	ands	r2, r1
 8002556:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3b05      	subs	r3, #5
 8002572:	fa00 f203 	lsl.w	r2, r0, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	635a      	str	r2, [r3, #52]	; 0x34
 800257e:	e04c      	b.n	800261a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b0c      	cmp	r3, #12
 8002586:	d824      	bhi.n	80025d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	3b23      	subs	r3, #35	; 0x23
 800259a:	221f      	movs	r2, #31
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43da      	mvns	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	400a      	ands	r2, r1
 80025a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	4618      	mov	r0, r3
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	4613      	mov	r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	3b23      	subs	r3, #35	; 0x23
 80025c4:	fa00 f203 	lsl.w	r2, r0, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	631a      	str	r2, [r3, #48]	; 0x30
 80025d0:	e023      	b.n	800261a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	3b41      	subs	r3, #65	; 0x41
 80025e4:	221f      	movs	r2, #31
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	400a      	ands	r2, r1
 80025f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	b29b      	uxth	r3, r3
 8002600:	4618      	mov	r0, r3
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	4613      	mov	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	3b41      	subs	r3, #65	; 0x41
 800260e:	fa00 f203 	lsl.w	r2, r0, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800261a:	4b29      	ldr	r3, [pc, #164]	; (80026c0 <HAL_ADC_ConfigChannel+0x250>)
 800261c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a28      	ldr	r2, [pc, #160]	; (80026c4 <HAL_ADC_ConfigChannel+0x254>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d10f      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x1d8>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b12      	cmp	r3, #18
 800262e:	d10b      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a1d      	ldr	r2, [pc, #116]	; (80026c4 <HAL_ADC_ConfigChannel+0x254>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d12b      	bne.n	80026aa <HAL_ADC_ConfigChannel+0x23a>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a1c      	ldr	r2, [pc, #112]	; (80026c8 <HAL_ADC_ConfigChannel+0x258>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d003      	beq.n	8002664 <HAL_ADC_ConfigChannel+0x1f4>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2b11      	cmp	r3, #17
 8002662:	d122      	bne.n	80026aa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a11      	ldr	r2, [pc, #68]	; (80026c8 <HAL_ADC_ConfigChannel+0x258>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d111      	bne.n	80026aa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002686:	4b11      	ldr	r3, [pc, #68]	; (80026cc <HAL_ADC_ConfigChannel+0x25c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a11      	ldr	r2, [pc, #68]	; (80026d0 <HAL_ADC_ConfigChannel+0x260>)
 800268c:	fba2 2303 	umull	r2, r3, r2, r3
 8002690:	0c9a      	lsrs	r2, r3, #18
 8002692:	4613      	mov	r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4413      	add	r3, r2
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800269c:	e002      	b.n	80026a4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	3b01      	subs	r3, #1
 80026a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d1f9      	bne.n	800269e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	40012300 	.word	0x40012300
 80026c4:	40012000 	.word	0x40012000
 80026c8:	10000012 	.word	0x10000012
 80026cc:	2000000c 	.word	0x2000000c
 80026d0:	431bde83 	.word	0x431bde83

080026d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026dc:	4b79      	ldr	r3, [pc, #484]	; (80028c4 <ADC_Init+0x1f0>)
 80026de:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	431a      	orrs	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002708:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6859      	ldr	r1, [r3, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	021a      	lsls	r2, r3, #8
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800272c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	6859      	ldr	r1, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689a      	ldr	r2, [r3, #8]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800274e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6899      	ldr	r1, [r3, #8]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68da      	ldr	r2, [r3, #12]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	430a      	orrs	r2, r1
 8002760:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002766:	4a58      	ldr	r2, [pc, #352]	; (80028c8 <ADC_Init+0x1f4>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d022      	beq.n	80027b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800277a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6899      	ldr	r1, [r3, #8]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800279c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6899      	ldr	r1, [r3, #8]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	e00f      	b.n	80027d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80027c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80027d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 0202 	bic.w	r2, r2, #2
 80027e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6899      	ldr	r1, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	7e1b      	ldrb	r3, [r3, #24]
 80027ec:	005a      	lsls	r2, r3, #1
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d01b      	beq.n	8002838 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800280e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800281e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6859      	ldr	r1, [r3, #4]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282a:	3b01      	subs	r3, #1
 800282c:	035a      	lsls	r2, r3, #13
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	e007      	b.n	8002848 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002846:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002856:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	3b01      	subs	r3, #1
 8002864:	051a      	lsls	r2, r3, #20
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800287c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6899      	ldr	r1, [r3, #8]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800288a:	025a      	lsls	r2, r3, #9
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	430a      	orrs	r2, r1
 8002892:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6899      	ldr	r1, [r3, #8]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	029a      	lsls	r2, r3, #10
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	430a      	orrs	r2, r1
 80028b6:	609a      	str	r2, [r3, #8]
}
 80028b8:	bf00      	nop
 80028ba:	3714      	adds	r7, #20
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	40012300 	.word	0x40012300
 80028c8:	0f000001 	.word	0x0f000001

080028cc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028d8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d13c      	bne.n	8002960 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d12b      	bne.n	8002958 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002904:	2b00      	cmp	r3, #0
 8002906:	d127      	bne.n	8002958 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002912:	2b00      	cmp	r3, #0
 8002914:	d006      	beq.n	8002924 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002920:	2b00      	cmp	r3, #0
 8002922:	d119      	bne.n	8002958 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0220 	bic.w	r2, r2, #32
 8002932:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002944:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d105      	bne.n	8002958 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	f043 0201 	orr.w	r2, r3, #1
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f7ff fd6b 	bl	8002434 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800295e:	e00e      	b.n	800297e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	f003 0310 	and.w	r3, r3, #16
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f7ff fd75 	bl	800245c <HAL_ADC_ErrorCallback>
}
 8002972:	e004      	b.n	800297e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	4798      	blx	r3
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b084      	sub	sp, #16
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002992:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f7ff fd57 	bl	8002448 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800299a:	bf00      	nop
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b084      	sub	sp, #16
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ae:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2240      	movs	r2, #64	; 0x40
 80029b4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ba:	f043 0204 	orr.w	r2, r3, #4
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80029c2:	68f8      	ldr	r0, [r7, #12]
 80029c4:	f7ff fd4a 	bl	800245c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029c8:	bf00      	nop
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <__NVIC_SetPriorityGrouping+0x44>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029ec:	4013      	ands	r3, r2
 80029ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a02:	4a04      	ldr	r2, [pc, #16]	; (8002a14 <__NVIC_SetPriorityGrouping+0x44>)
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	60d3      	str	r3, [r2, #12]
}
 8002a08:	bf00      	nop
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	e000ed00 	.word	0xe000ed00

08002a18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a1c:	4b04      	ldr	r3, [pc, #16]	; (8002a30 <__NVIC_GetPriorityGrouping+0x18>)
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	0a1b      	lsrs	r3, r3, #8
 8002a22:	f003 0307 	and.w	r3, r3, #7
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr
 8002a30:	e000ed00 	.word	0xe000ed00

08002a34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	db0b      	blt.n	8002a5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a46:	79fb      	ldrb	r3, [r7, #7]
 8002a48:	f003 021f 	and.w	r2, r3, #31
 8002a4c:	4907      	ldr	r1, [pc, #28]	; (8002a6c <__NVIC_EnableIRQ+0x38>)
 8002a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a52:	095b      	lsrs	r3, r3, #5
 8002a54:	2001      	movs	r0, #1
 8002a56:	fa00 f202 	lsl.w	r2, r0, r2
 8002a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	e000e100 	.word	0xe000e100

08002a70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4603      	mov	r3, r0
 8002a78:	6039      	str	r1, [r7, #0]
 8002a7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	db0a      	blt.n	8002a9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	490c      	ldr	r1, [pc, #48]	; (8002abc <__NVIC_SetPriority+0x4c>)
 8002a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8e:	0112      	lsls	r2, r2, #4
 8002a90:	b2d2      	uxtb	r2, r2
 8002a92:	440b      	add	r3, r1
 8002a94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a98:	e00a      	b.n	8002ab0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	4908      	ldr	r1, [pc, #32]	; (8002ac0 <__NVIC_SetPriority+0x50>)
 8002aa0:	79fb      	ldrb	r3, [r7, #7]
 8002aa2:	f003 030f 	and.w	r3, r3, #15
 8002aa6:	3b04      	subs	r3, #4
 8002aa8:	0112      	lsls	r2, r2, #4
 8002aaa:	b2d2      	uxtb	r2, r2
 8002aac:	440b      	add	r3, r1
 8002aae:	761a      	strb	r2, [r3, #24]
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	e000e100 	.word	0xe000e100
 8002ac0:	e000ed00 	.word	0xe000ed00

08002ac4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b089      	sub	sp, #36	; 0x24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	60b9      	str	r1, [r7, #8]
 8002ace:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	f1c3 0307 	rsb	r3, r3, #7
 8002ade:	2b04      	cmp	r3, #4
 8002ae0:	bf28      	it	cs
 8002ae2:	2304      	movcs	r3, #4
 8002ae4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	3304      	adds	r3, #4
 8002aea:	2b06      	cmp	r3, #6
 8002aec:	d902      	bls.n	8002af4 <NVIC_EncodePriority+0x30>
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	3b03      	subs	r3, #3
 8002af2:	e000      	b.n	8002af6 <NVIC_EncodePriority+0x32>
 8002af4:	2300      	movs	r3, #0
 8002af6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af8:	f04f 32ff 	mov.w	r2, #4294967295
 8002afc:	69bb      	ldr	r3, [r7, #24]
 8002afe:	fa02 f303 	lsl.w	r3, r2, r3
 8002b02:	43da      	mvns	r2, r3
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	401a      	ands	r2, r3
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	fa01 f303 	lsl.w	r3, r1, r3
 8002b16:	43d9      	mvns	r1, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b1c:	4313      	orrs	r3, r2
         );
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3724      	adds	r7, #36	; 0x24
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3b01      	subs	r3, #1
 8002b38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b3c:	d301      	bcc.n	8002b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e00f      	b.n	8002b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b42:	4a0a      	ldr	r2, [pc, #40]	; (8002b6c <SysTick_Config+0x40>)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b4a:	210f      	movs	r1, #15
 8002b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b50:	f7ff ff8e 	bl	8002a70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b54:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <SysTick_Config+0x40>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b5a:	4b04      	ldr	r3, [pc, #16]	; (8002b6c <SysTick_Config+0x40>)
 8002b5c:	2207      	movs	r2, #7
 8002b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	e000e010 	.word	0xe000e010

08002b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff ff29 	bl	80029d0 <__NVIC_SetPriorityGrouping>
}
 8002b7e:	bf00      	nop
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b086      	sub	sp, #24
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	607a      	str	r2, [r7, #4]
 8002b92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b98:	f7ff ff3e 	bl	8002a18 <__NVIC_GetPriorityGrouping>
 8002b9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	68b9      	ldr	r1, [r7, #8]
 8002ba2:	6978      	ldr	r0, [r7, #20]
 8002ba4:	f7ff ff8e 	bl	8002ac4 <NVIC_EncodePriority>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bae:	4611      	mov	r1, r2
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff ff5d 	bl	8002a70 <__NVIC_SetPriority>
}
 8002bb6:	bf00      	nop
 8002bb8:	3718      	adds	r7, #24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b082      	sub	sp, #8
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7ff ff31 	bl	8002a34 <__NVIC_EnableIRQ>
}
 8002bd2:	bf00      	nop
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7ff ffa2 	bl	8002b2c <SysTick_Config>
 8002be8:	4603      	mov	r3, r0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
	...

08002bf4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c00:	f7ff fa94 	bl	800212c <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d101      	bne.n	8002c10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e099      	b.n	8002d44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2202      	movs	r2, #2
 8002c14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f022 0201 	bic.w	r2, r2, #1
 8002c2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c30:	e00f      	b.n	8002c52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c32:	f7ff fa7b 	bl	800212c <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b05      	cmp	r3, #5
 8002c3e:	d908      	bls.n	8002c52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2220      	movs	r2, #32
 8002c44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2203      	movs	r2, #3
 8002c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e078      	b.n	8002d44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0301 	and.w	r3, r3, #1
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1e8      	bne.n	8002c32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	4b38      	ldr	r3, [pc, #224]	; (8002d4c <HAL_DMA_Init+0x158>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	699b      	ldr	r3, [r3, #24]
 8002c90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d107      	bne.n	8002cbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	697a      	ldr	r2, [r7, #20]
 8002cc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	f023 0307 	bic.w	r3, r3, #7
 8002cd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d117      	bne.n	8002d16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00e      	beq.n	8002d16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f000 fa6f 	bl	80031dc <DMA_CheckFifoParam>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d008      	beq.n	8002d16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2240      	movs	r2, #64	; 0x40
 8002d08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002d12:	2301      	movs	r3, #1
 8002d14:	e016      	b.n	8002d44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 fa26 	bl	8003170 <DMA_CalcBaseAndBitshift>
 8002d24:	4603      	mov	r3, r0
 8002d26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d2c:	223f      	movs	r2, #63	; 0x3f
 8002d2e:	409a      	lsls	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3718      	adds	r7, #24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	f010803f 	.word	0xf010803f

08002d50 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	607a      	str	r2, [r7, #4]
 8002d5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d66:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d101      	bne.n	8002d76 <HAL_DMA_Start_IT+0x26>
 8002d72:	2302      	movs	r3, #2
 8002d74:	e040      	b.n	8002df8 <HAL_DMA_Start_IT+0xa8>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d12f      	bne.n	8002dea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2202      	movs	r2, #2
 8002d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	68b9      	ldr	r1, [r7, #8]
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f000 f9b8 	bl	8003114 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002da8:	223f      	movs	r2, #63	; 0x3f
 8002daa:	409a      	lsls	r2, r3
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0216 	orr.w	r2, r2, #22
 8002dbe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d007      	beq.n	8002dd8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f042 0208 	orr.w	r2, r2, #8
 8002dd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	e005      	b.n	8002df6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002df2:	2302      	movs	r3, #2
 8002df4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e0c:	4b8e      	ldr	r3, [pc, #568]	; (8003048 <HAL_DMA_IRQHandler+0x248>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a8e      	ldr	r2, [pc, #568]	; (800304c <HAL_DMA_IRQHandler+0x24c>)
 8002e12:	fba2 2303 	umull	r2, r3, r2, r3
 8002e16:	0a9b      	lsrs	r3, r3, #10
 8002e18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e2a:	2208      	movs	r2, #8
 8002e2c:	409a      	lsls	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	4013      	ands	r3, r2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d01a      	beq.n	8002e6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0304 	and.w	r3, r3, #4
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d013      	beq.n	8002e6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0204 	bic.w	r2, r2, #4
 8002e52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e58:	2208      	movs	r2, #8
 8002e5a:	409a      	lsls	r2, r3
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e64:	f043 0201 	orr.w	r2, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e70:	2201      	movs	r2, #1
 8002e72:	409a      	lsls	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d012      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00b      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e8e:	2201      	movs	r2, #1
 8002e90:	409a      	lsls	r2, r3
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e9a:	f043 0202 	orr.w	r2, r3, #2
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea6:	2204      	movs	r2, #4
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	4013      	ands	r3, r2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d012      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00b      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec4:	2204      	movs	r2, #4
 8002ec6:	409a      	lsls	r2, r3
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed0:	f043 0204 	orr.w	r2, r3, #4
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002edc:	2210      	movs	r2, #16
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d043      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d03c      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efa:	2210      	movs	r2, #16
 8002efc:	409a      	lsls	r2, r3
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d018      	beq.n	8002f42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d108      	bne.n	8002f30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d024      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	4798      	blx	r3
 8002f2e:	e01f      	b.n	8002f70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d01b      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	4798      	blx	r3
 8002f40:	e016      	b.n	8002f70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d107      	bne.n	8002f60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0208 	bic.w	r2, r2, #8
 8002f5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f74:	2220      	movs	r2, #32
 8002f76:	409a      	lsls	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 808f 	beq.w	80030a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0310 	and.w	r3, r3, #16
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8087 	beq.w	80030a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f96:	2220      	movs	r2, #32
 8002f98:	409a      	lsls	r2, r3
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b05      	cmp	r3, #5
 8002fa8:	d136      	bne.n	8003018 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0216 	bic.w	r2, r2, #22
 8002fb8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	695a      	ldr	r2, [r3, #20]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fc8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d103      	bne.n	8002fda <HAL_DMA_IRQHandler+0x1da>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d007      	beq.n	8002fea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0208 	bic.w	r2, r2, #8
 8002fe8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fee:	223f      	movs	r2, #63	; 0x3f
 8002ff0:	409a      	lsls	r2, r3
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800300a:	2b00      	cmp	r3, #0
 800300c:	d07e      	beq.n	800310c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	4798      	blx	r3
        }
        return;
 8003016:	e079      	b.n	800310c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d01d      	beq.n	8003062 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10d      	bne.n	8003050 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003038:	2b00      	cmp	r3, #0
 800303a:	d031      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	4798      	blx	r3
 8003044:	e02c      	b.n	80030a0 <HAL_DMA_IRQHandler+0x2a0>
 8003046:	bf00      	nop
 8003048:	2000000c 	.word	0x2000000c
 800304c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003054:	2b00      	cmp	r3, #0
 8003056:	d023      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	4798      	blx	r3
 8003060:	e01e      	b.n	80030a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306c:	2b00      	cmp	r3, #0
 800306e:	d10f      	bne.n	8003090 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0210 	bic.w	r2, r2, #16
 800307e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d032      	beq.n	800310e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d022      	beq.n	80030fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2205      	movs	r2, #5
 80030b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0201 	bic.w	r2, r2, #1
 80030ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	3301      	adds	r3, #1
 80030d0:	60bb      	str	r3, [r7, #8]
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d307      	bcc.n	80030e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1f2      	bne.n	80030cc <HAL_DMA_IRQHandler+0x2cc>
 80030e6:	e000      	b.n	80030ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d005      	beq.n	800310e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	4798      	blx	r3
 800310a:	e000      	b.n	800310e <HAL_DMA_IRQHandler+0x30e>
        return;
 800310c:	bf00      	nop
    }
  }
}
 800310e:	3718      	adds	r7, #24
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
 8003120:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003130:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	2b40      	cmp	r3, #64	; 0x40
 8003140:	d108      	bne.n	8003154 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003152:	e007      	b.n	8003164 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68ba      	ldr	r2, [r7, #8]
 800315a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	60da      	str	r2, [r3, #12]
}
 8003164:	bf00      	nop
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	b2db      	uxtb	r3, r3
 800317e:	3b10      	subs	r3, #16
 8003180:	4a14      	ldr	r2, [pc, #80]	; (80031d4 <DMA_CalcBaseAndBitshift+0x64>)
 8003182:	fba2 2303 	umull	r2, r3, r2, r3
 8003186:	091b      	lsrs	r3, r3, #4
 8003188:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800318a:	4a13      	ldr	r2, [pc, #76]	; (80031d8 <DMA_CalcBaseAndBitshift+0x68>)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4413      	add	r3, r2
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	461a      	mov	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2b03      	cmp	r3, #3
 800319c:	d909      	bls.n	80031b2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031a6:	f023 0303 	bic.w	r3, r3, #3
 80031aa:	1d1a      	adds	r2, r3, #4
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	659a      	str	r2, [r3, #88]	; 0x58
 80031b0:	e007      	b.n	80031c2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031ba:	f023 0303 	bic.w	r3, r3, #3
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3714      	adds	r7, #20
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	aaaaaaab 	.word	0xaaaaaaab
 80031d8:	08007f30 	.word	0x08007f30

080031dc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e4:	2300      	movs	r3, #0
 80031e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d11f      	bne.n	8003236 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	d856      	bhi.n	80032aa <DMA_CheckFifoParam+0xce>
 80031fc:	a201      	add	r2, pc, #4	; (adr r2, 8003204 <DMA_CheckFifoParam+0x28>)
 80031fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003202:	bf00      	nop
 8003204:	08003215 	.word	0x08003215
 8003208:	08003227 	.word	0x08003227
 800320c:	08003215 	.word	0x08003215
 8003210:	080032ab 	.word	0x080032ab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003218:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d046      	beq.n	80032ae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003224:	e043      	b.n	80032ae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800322a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800322e:	d140      	bne.n	80032b2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003234:	e03d      	b.n	80032b2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800323e:	d121      	bne.n	8003284 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2b03      	cmp	r3, #3
 8003244:	d837      	bhi.n	80032b6 <DMA_CheckFifoParam+0xda>
 8003246:	a201      	add	r2, pc, #4	; (adr r2, 800324c <DMA_CheckFifoParam+0x70>)
 8003248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324c:	0800325d 	.word	0x0800325d
 8003250:	08003263 	.word	0x08003263
 8003254:	0800325d 	.word	0x0800325d
 8003258:	08003275 	.word	0x08003275
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
      break;
 8003260:	e030      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003266:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d025      	beq.n	80032ba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003272:	e022      	b.n	80032ba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003278:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800327c:	d11f      	bne.n	80032be <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003282:	e01c      	b.n	80032be <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b02      	cmp	r3, #2
 8003288:	d903      	bls.n	8003292 <DMA_CheckFifoParam+0xb6>
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2b03      	cmp	r3, #3
 800328e:	d003      	beq.n	8003298 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003290:	e018      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	73fb      	strb	r3, [r7, #15]
      break;
 8003296:	e015      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00e      	beq.n	80032c2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	73fb      	strb	r3, [r7, #15]
      break;
 80032a8:	e00b      	b.n	80032c2 <DMA_CheckFifoParam+0xe6>
      break;
 80032aa:	bf00      	nop
 80032ac:	e00a      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
      break;
 80032ae:	bf00      	nop
 80032b0:	e008      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
      break;
 80032b2:	bf00      	nop
 80032b4:	e006      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
      break;
 80032b6:	bf00      	nop
 80032b8:	e004      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
      break;
 80032ba:	bf00      	nop
 80032bc:	e002      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
      break;   
 80032be:	bf00      	nop
 80032c0:	e000      	b.n	80032c4 <DMA_CheckFifoParam+0xe8>
      break;
 80032c2:	bf00      	nop
    }
  } 
  
  return status; 
 80032c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop

080032d4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d101      	bne.n	80032e6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e06c      	b.n	80033c0 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d106      	bne.n	80032fe <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2223      	movs	r2, #35	; 0x23
 80032f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f7fd faa9 	bl	8000850 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	60bb      	str	r3, [r7, #8]
 8003302:	4b31      	ldr	r3, [pc, #196]	; (80033c8 <HAL_ETH_Init+0xf4>)
 8003304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003306:	4a30      	ldr	r2, [pc, #192]	; (80033c8 <HAL_ETH_Init+0xf4>)
 8003308:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800330c:	6453      	str	r3, [r2, #68]	; 0x44
 800330e:	4b2e      	ldr	r3, [pc, #184]	; (80033c8 <HAL_ETH_Init+0xf4>)
 8003310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003312:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003316:	60bb      	str	r3, [r7, #8]
 8003318:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800331a:	4b2c      	ldr	r3, [pc, #176]	; (80033cc <HAL_ETH_Init+0xf8>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	4a2b      	ldr	r2, [pc, #172]	; (80033cc <HAL_ETH_Init+0xf8>)
 8003320:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003324:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003326:	4b29      	ldr	r3, [pc, #164]	; (80033cc <HAL_ETH_Init+0xf8>)
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	4927      	ldr	r1, [pc, #156]	; (80033cc <HAL_ETH_Init+0xf8>)
 8003330:	4313      	orrs	r3, r2
 8003332:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003334:	4b25      	ldr	r3, [pc, #148]	; (80033cc <HAL_ETH_Init+0xf8>)
 8003336:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	f043 0301 	orr.w	r3, r3, #1
 800334a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800334e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003350:	f7fe feec 	bl	800212c <HAL_GetTick>
 8003354:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003356:	e011      	b.n	800337c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003358:	f7fe fee8 	bl	800212c <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003366:	d909      	bls.n	800337c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2204      	movs	r2, #4
 800336c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	22e0      	movs	r2, #224	; 0xe0
 8003374:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e021      	b.n	80033c0 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0301 	and.w	r3, r3, #1
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1e4      	bne.n	8003358 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f958 	bl	8003644 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 f9ff 	bl	8003798 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 fa55 	bl	800384a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	461a      	mov	r2, r3
 80033a6:	2100      	movs	r1, #0
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 f9bd 	bl	8003728 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2210      	movs	r2, #16
 80033ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40023800 	.word	0x40023800
 80033cc:	40013800 	.word	0x40013800

080033d0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	4b51      	ldr	r3, [pc, #324]	; (800352c <ETH_SetMACConfig+0x15c>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	7c1b      	ldrb	r3, [r3, #16]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d102      	bne.n	80033f8 <ETH_SetMACConfig+0x28>
 80033f2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80033f6:	e000      	b.n	80033fa <ETH_SetMACConfig+0x2a>
 80033f8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	7c5b      	ldrb	r3, [r3, #17]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d102      	bne.n	8003408 <ETH_SetMACConfig+0x38>
 8003402:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003406:	e000      	b.n	800340a <ETH_SetMACConfig+0x3a>
 8003408:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800340a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003410:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	7fdb      	ldrb	r3, [r3, #31]
 8003416:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003418:	431a      	orrs	r2, r3
                        macconf->Speed |
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800341e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003420:	683a      	ldr	r2, [r7, #0]
 8003422:	7f92      	ldrb	r2, [r2, #30]
 8003424:	2a00      	cmp	r2, #0
 8003426:	d102      	bne.n	800342e <ETH_SetMACConfig+0x5e>
 8003428:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800342c:	e000      	b.n	8003430 <ETH_SetMACConfig+0x60>
 800342e:	2200      	movs	r2, #0
                        macconf->Speed |
 8003430:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	7f1b      	ldrb	r3, [r3, #28]
 8003436:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003438:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800343e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	791b      	ldrb	r3, [r3, #4]
 8003444:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003446:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800344e:	2a00      	cmp	r2, #0
 8003450:	d102      	bne.n	8003458 <ETH_SetMACConfig+0x88>
 8003452:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003456:	e000      	b.n	800345a <ETH_SetMACConfig+0x8a>
 8003458:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800345a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	7bdb      	ldrb	r3, [r3, #15]
 8003460:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003462:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003468:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003470:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003472:	4313      	orrs	r3, r2
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	4313      	orrs	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800348a:	2001      	movs	r0, #1
 800348c:	f7fe fe5a 	bl	8002144 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	f64f 7341 	movw	r3, #65345	; 0xff41
 80034a6:	4013      	ands	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034ae:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80034b6:	2a00      	cmp	r2, #0
 80034b8:	d101      	bne.n	80034be <ETH_SetMACConfig+0xee>
 80034ba:	2280      	movs	r2, #128	; 0x80
 80034bc:	e000      	b.n	80034c0 <ETH_SetMACConfig+0xf0>
 80034be:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80034c0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80034c6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80034ce:	2a01      	cmp	r2, #1
 80034d0:	d101      	bne.n	80034d6 <ETH_SetMACConfig+0x106>
 80034d2:	2208      	movs	r2, #8
 80034d4:	e000      	b.n	80034d8 <ETH_SetMACConfig+0x108>
 80034d6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80034d8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80034e0:	2a01      	cmp	r2, #1
 80034e2:	d101      	bne.n	80034e8 <ETH_SetMACConfig+0x118>
 80034e4:	2204      	movs	r2, #4
 80034e6:	e000      	b.n	80034ea <ETH_SetMACConfig+0x11a>
 80034e8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80034ea:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80034f2:	2a01      	cmp	r2, #1
 80034f4:	d101      	bne.n	80034fa <ETH_SetMACConfig+0x12a>
 80034f6:	2202      	movs	r2, #2
 80034f8:	e000      	b.n	80034fc <ETH_SetMACConfig+0x12c>
 80034fa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80034fc:	4313      	orrs	r3, r2
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	4313      	orrs	r3, r2
 8003502:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003514:	2001      	movs	r0, #1
 8003516:	f7fe fe15 	bl	8002144 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	619a      	str	r2, [r3, #24]
}
 8003522:	bf00      	nop
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	ff20810f 	.word	0xff20810f

08003530 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	4b3d      	ldr	r3, [pc, #244]	; (8003640 <ETH_SetDMAConfig+0x110>)
 800354a:	4013      	ands	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	7b1b      	ldrb	r3, [r3, #12]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d102      	bne.n	800355c <ETH_SetDMAConfig+0x2c>
 8003556:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800355a:	e000      	b.n	800355e <ETH_SetDMAConfig+0x2e>
 800355c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	7b5b      	ldrb	r3, [r3, #13]
 8003562:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003564:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003566:	683a      	ldr	r2, [r7, #0]
 8003568:	7f52      	ldrb	r2, [r2, #29]
 800356a:	2a00      	cmp	r2, #0
 800356c:	d102      	bne.n	8003574 <ETH_SetDMAConfig+0x44>
 800356e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003572:	e000      	b.n	8003576 <ETH_SetDMAConfig+0x46>
 8003574:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003576:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	7b9b      	ldrb	r3, [r3, #14]
 800357c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800357e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003584:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	7f1b      	ldrb	r3, [r3, #28]
 800358a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800358c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	7f9b      	ldrb	r3, [r3, #30]
 8003592:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003594:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800359a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80035a2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80035a4:	4313      	orrs	r3, r2
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035b4:	461a      	mov	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035c6:	2001      	movs	r0, #1
 80035c8:	f7fe fdbc 	bl	8002144 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035d4:	461a      	mov	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	791b      	ldrb	r3, [r3, #4]
 80035de:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80035e4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80035ea:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80035f0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80035f8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80035fa:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003600:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003602:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003608:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6812      	ldr	r2, [r2, #0]
 800360e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003612:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003616:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003624:	2001      	movs	r0, #1
 8003626:	f7fe fd8d 	bl	8002144 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003632:	461a      	mov	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6013      	str	r3, [r2, #0]
}
 8003638:	bf00      	nop
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	f8de3f23 	.word	0xf8de3f23

08003644 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b0a6      	sub	sp, #152	; 0x98
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800364c:	2301      	movs	r3, #1
 800364e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8003652:	2301      	movs	r3, #1
 8003654:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003658:	2300      	movs	r3, #0
 800365a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800365c:	2300      	movs	r3, #0
 800365e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003662:	2301      	movs	r3, #1
 8003664:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003668:	2300      	movs	r3, #0
 800366a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800366e:	2301      	movs	r3, #1
 8003670:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003674:	2300      	movs	r3, #0
 8003676:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800367a:	2300      	movs	r3, #0
 800367c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003680:	2300      	movs	r3, #0
 8003682:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003684:	2300      	movs	r3, #0
 8003686:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800368a:	2300      	movs	r3, #0
 800368c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800368e:	2300      	movs	r3, #0
 8003690:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003694:	2300      	movs	r3, #0
 8003696:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800369a:	2300      	movs	r3, #0
 800369c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80036a0:	2300      	movs	r3, #0
 80036a2:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80036a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80036aa:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80036ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80036b2:	2300      	movs	r3, #0
 80036b4:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80036b8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80036bc:	4619      	mov	r1, r3
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7ff fe86 	bl	80033d0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80036c4:	2301      	movs	r3, #1
 80036c6:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80036c8:	2301      	movs	r3, #1
 80036ca:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80036cc:	2301      	movs	r3, #1
 80036ce:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80036d2:	2301      	movs	r3, #1
 80036d4:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80036d6:	2300      	movs	r3, #0
 80036d8:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80036da:	2300      	movs	r3, #0
 80036dc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80036e0:	2300      	movs	r3, #0
 80036e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80036e6:	2300      	movs	r3, #0
 80036e8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80036f0:	2301      	movs	r3, #1
 80036f2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80036f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036f8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80036fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80036fe:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003700:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003704:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003706:	2301      	movs	r3, #1
 8003708:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800370c:	2300      	movs	r3, #0
 800370e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003710:	2300      	movs	r3, #0
 8003712:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003714:	f107 0308 	add.w	r3, r7, #8
 8003718:	4619      	mov	r1, r3
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7ff ff08 	bl	8003530 <ETH_SetDMAConfig>
}
 8003720:	bf00      	nop
 8003722:	3798      	adds	r7, #152	; 0x98
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003728:	b480      	push	{r7}
 800372a:	b087      	sub	sp, #28
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3305      	adds	r3, #5
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	021b      	lsls	r3, r3, #8
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	3204      	adds	r2, #4
 8003740:	7812      	ldrb	r2, [r2, #0]
 8003742:	4313      	orrs	r3, r2
 8003744:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	4b11      	ldr	r3, [pc, #68]	; (8003790 <ETH_MACAddressConfig+0x68>)
 800374a:	4413      	add	r3, r2
 800374c:	461a      	mov	r2, r3
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	3303      	adds	r3, #3
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	061a      	lsls	r2, r3, #24
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	3302      	adds	r3, #2
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	041b      	lsls	r3, r3, #16
 8003762:	431a      	orrs	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3301      	adds	r3, #1
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	021b      	lsls	r3, r3, #8
 800376c:	4313      	orrs	r3, r2
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	7812      	ldrb	r2, [r2, #0]
 8003772:	4313      	orrs	r3, r2
 8003774:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003776:	68ba      	ldr	r2, [r7, #8]
 8003778:	4b06      	ldr	r3, [pc, #24]	; (8003794 <ETH_MACAddressConfig+0x6c>)
 800377a:	4413      	add	r3, r2
 800377c:	461a      	mov	r2, r3
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	6013      	str	r3, [r2, #0]
}
 8003782:	bf00      	nop
 8003784:	371c      	adds	r7, #28
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40028040 	.word	0x40028040
 8003794:	40028044 	.word	0x40028044

08003798 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80037a0:	2300      	movs	r3, #0
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	e03e      	b.n	8003824 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	68d9      	ldr	r1, [r3, #12]
 80037aa:	68fa      	ldr	r2, [r7, #12]
 80037ac:	4613      	mov	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	440b      	add	r3, r1
 80037b6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	2200      	movs	r2, #0
 80037c2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	2200      	movs	r2, #0
 80037c8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2200      	movs	r2, #0
 80037ce:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80037d0:	68b9      	ldr	r1, [r7, #8]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68fa      	ldr	r2, [r7, #12]
 80037d6:	3206      	adds	r2, #6
 80037d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d80c      	bhi.n	8003808 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68d9      	ldr	r1, [r3, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	1c5a      	adds	r2, r3, #1
 80037f6:	4613      	mov	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4413      	add	r3, r2
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	440b      	add	r3, r1
 8003800:	461a      	mov	r2, r3
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	e004      	b.n	8003812 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	461a      	mov	r2, r3
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	3301      	adds	r3, #1
 8003822:	60fb      	str	r3, [r7, #12]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2b03      	cmp	r3, #3
 8003828:	d9bd      	bls.n	80037a6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68da      	ldr	r2, [r3, #12]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800383c:	611a      	str	r2, [r3, #16]
}
 800383e:	bf00      	nop
 8003840:	3714      	adds	r7, #20
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800384a:	b480      	push	{r7}
 800384c:	b085      	sub	sp, #20
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003852:	2300      	movs	r3, #0
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	e046      	b.n	80038e6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6919      	ldr	r1, [r3, #16]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	4613      	mov	r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	4413      	add	r3, r2
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	440b      	add	r3, r1
 8003868:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2200      	movs	r2, #0
 8003874:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	2200      	movs	r2, #0
 800387a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2200      	movs	r2, #0
 8003880:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2200      	movs	r2, #0
 8003886:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	2200      	movs	r2, #0
 800388c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003894:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800389c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80038aa:	68b9      	ldr	r1, [r7, #8]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	3212      	adds	r2, #18
 80038b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d80c      	bhi.n	80038d6 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6919      	ldr	r1, [r3, #16]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	4613      	mov	r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	4413      	add	r3, r2
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	440b      	add	r3, r1
 80038ce:	461a      	mov	r2, r3
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	60da      	str	r2, [r3, #12]
 80038d4:	e004      	b.n	80038e0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	461a      	mov	r2, r3
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	3301      	adds	r3, #1
 80038e4:	60fb      	str	r3, [r7, #12]
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d9b5      	bls.n	8003858 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691a      	ldr	r2, [r3, #16]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003916:	60da      	str	r2, [r3, #12]
}
 8003918:	bf00      	nop
 800391a:	3714      	adds	r7, #20
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr

08003924 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003924:	b480      	push	{r7}
 8003926:	b089      	sub	sp, #36	; 0x24
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800392e:	2300      	movs	r3, #0
 8003930:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003932:	2300      	movs	r3, #0
 8003934:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003936:	2300      	movs	r3, #0
 8003938:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
 800393e:	e177      	b.n	8003c30 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003940:	2201      	movs	r2, #1
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	4013      	ands	r3, r2
 8003952:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	429a      	cmp	r2, r3
 800395a:	f040 8166 	bne.w	8003c2a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f003 0303 	and.w	r3, r3, #3
 8003966:	2b01      	cmp	r3, #1
 8003968:	d005      	beq.n	8003976 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003972:	2b02      	cmp	r3, #2
 8003974:	d130      	bne.n	80039d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	2203      	movs	r2, #3
 8003982:	fa02 f303 	lsl.w	r3, r2, r3
 8003986:	43db      	mvns	r3, r3
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	4013      	ands	r3, r2
 800398c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4313      	orrs	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039ac:	2201      	movs	r2, #1
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	43db      	mvns	r3, r3
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4013      	ands	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	091b      	lsrs	r3, r3, #4
 80039c2:	f003 0201 	and.w	r2, r3, #1
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f003 0303 	and.w	r3, r3, #3
 80039e0:	2b03      	cmp	r3, #3
 80039e2:	d017      	beq.n	8003a14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	2203      	movs	r2, #3
 80039f0:	fa02 f303 	lsl.w	r3, r2, r3
 80039f4:	43db      	mvns	r3, r3
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	4013      	ands	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f003 0303 	and.w	r3, r3, #3
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d123      	bne.n	8003a68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	08da      	lsrs	r2, r3, #3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3208      	adds	r2, #8
 8003a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	220f      	movs	r2, #15
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	691a      	ldr	r2, [r3, #16]
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	08da      	lsrs	r2, r3, #3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3208      	adds	r2, #8
 8003a62:	69b9      	ldr	r1, [r7, #24]
 8003a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	2203      	movs	r2, #3
 8003a74:	fa02 f303 	lsl.w	r3, r2, r3
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f003 0203 	and.w	r2, r3, #3
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f000 80c0 	beq.w	8003c2a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	4b66      	ldr	r3, [pc, #408]	; (8003c48 <HAL_GPIO_Init+0x324>)
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab2:	4a65      	ldr	r2, [pc, #404]	; (8003c48 <HAL_GPIO_Init+0x324>)
 8003ab4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8003aba:	4b63      	ldr	r3, [pc, #396]	; (8003c48 <HAL_GPIO_Init+0x324>)
 8003abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ac6:	4a61      	ldr	r2, [pc, #388]	; (8003c4c <HAL_GPIO_Init+0x328>)
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	089b      	lsrs	r3, r3, #2
 8003acc:	3302      	adds	r3, #2
 8003ace:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	220f      	movs	r2, #15
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a58      	ldr	r2, [pc, #352]	; (8003c50 <HAL_GPIO_Init+0x32c>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d037      	beq.n	8003b62 <HAL_GPIO_Init+0x23e>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a57      	ldr	r2, [pc, #348]	; (8003c54 <HAL_GPIO_Init+0x330>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d031      	beq.n	8003b5e <HAL_GPIO_Init+0x23a>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a56      	ldr	r2, [pc, #344]	; (8003c58 <HAL_GPIO_Init+0x334>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d02b      	beq.n	8003b5a <HAL_GPIO_Init+0x236>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a55      	ldr	r2, [pc, #340]	; (8003c5c <HAL_GPIO_Init+0x338>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d025      	beq.n	8003b56 <HAL_GPIO_Init+0x232>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a54      	ldr	r2, [pc, #336]	; (8003c60 <HAL_GPIO_Init+0x33c>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d01f      	beq.n	8003b52 <HAL_GPIO_Init+0x22e>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a53      	ldr	r2, [pc, #332]	; (8003c64 <HAL_GPIO_Init+0x340>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d019      	beq.n	8003b4e <HAL_GPIO_Init+0x22a>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a52      	ldr	r2, [pc, #328]	; (8003c68 <HAL_GPIO_Init+0x344>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d013      	beq.n	8003b4a <HAL_GPIO_Init+0x226>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a51      	ldr	r2, [pc, #324]	; (8003c6c <HAL_GPIO_Init+0x348>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d00d      	beq.n	8003b46 <HAL_GPIO_Init+0x222>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a50      	ldr	r2, [pc, #320]	; (8003c70 <HAL_GPIO_Init+0x34c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d007      	beq.n	8003b42 <HAL_GPIO_Init+0x21e>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a4f      	ldr	r2, [pc, #316]	; (8003c74 <HAL_GPIO_Init+0x350>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d101      	bne.n	8003b3e <HAL_GPIO_Init+0x21a>
 8003b3a:	2309      	movs	r3, #9
 8003b3c:	e012      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b3e:	230a      	movs	r3, #10
 8003b40:	e010      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b42:	2308      	movs	r3, #8
 8003b44:	e00e      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b46:	2307      	movs	r3, #7
 8003b48:	e00c      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b4a:	2306      	movs	r3, #6
 8003b4c:	e00a      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b4e:	2305      	movs	r3, #5
 8003b50:	e008      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b52:	2304      	movs	r3, #4
 8003b54:	e006      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b56:	2303      	movs	r3, #3
 8003b58:	e004      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e002      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e000      	b.n	8003b64 <HAL_GPIO_Init+0x240>
 8003b62:	2300      	movs	r3, #0
 8003b64:	69fa      	ldr	r2, [r7, #28]
 8003b66:	f002 0203 	and.w	r2, r2, #3
 8003b6a:	0092      	lsls	r2, r2, #2
 8003b6c:	4093      	lsls	r3, r2
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b74:	4935      	ldr	r1, [pc, #212]	; (8003c4c <HAL_GPIO_Init+0x328>)
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	089b      	lsrs	r3, r3, #2
 8003b7a:	3302      	adds	r3, #2
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b82:	4b3d      	ldr	r3, [pc, #244]	; (8003c78 <HAL_GPIO_Init+0x354>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ba6:	4a34      	ldr	r2, [pc, #208]	; (8003c78 <HAL_GPIO_Init+0x354>)
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bac:	4b32      	ldr	r3, [pc, #200]	; (8003c78 <HAL_GPIO_Init+0x354>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bd0:	4a29      	ldr	r2, [pc, #164]	; (8003c78 <HAL_GPIO_Init+0x354>)
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bd6:	4b28      	ldr	r3, [pc, #160]	; (8003c78 <HAL_GPIO_Init+0x354>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	43db      	mvns	r3, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4013      	ands	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003bf2:	69ba      	ldr	r2, [r7, #24]
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bfa:	4a1f      	ldr	r2, [pc, #124]	; (8003c78 <HAL_GPIO_Init+0x354>)
 8003bfc:	69bb      	ldr	r3, [r7, #24]
 8003bfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c00:	4b1d      	ldr	r3, [pc, #116]	; (8003c78 <HAL_GPIO_Init+0x354>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	69ba      	ldr	r2, [r7, #24]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d003      	beq.n	8003c24 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	4313      	orrs	r3, r2
 8003c22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c24:	4a14      	ldr	r2, [pc, #80]	; (8003c78 <HAL_GPIO_Init+0x354>)
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	61fb      	str	r3, [r7, #28]
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	2b0f      	cmp	r3, #15
 8003c34:	f67f ae84 	bls.w	8003940 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c38:	bf00      	nop
 8003c3a:	bf00      	nop
 8003c3c:	3724      	adds	r7, #36	; 0x24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop
 8003c48:	40023800 	.word	0x40023800
 8003c4c:	40013800 	.word	0x40013800
 8003c50:	40020000 	.word	0x40020000
 8003c54:	40020400 	.word	0x40020400
 8003c58:	40020800 	.word	0x40020800
 8003c5c:	40020c00 	.word	0x40020c00
 8003c60:	40021000 	.word	0x40021000
 8003c64:	40021400 	.word	0x40021400
 8003c68:	40021800 	.word	0x40021800
 8003c6c:	40021c00 	.word	0x40021c00
 8003c70:	40022000 	.word	0x40022000
 8003c74:	40022400 	.word	0x40022400
 8003c78:	40013c00 	.word	0x40013c00

08003c7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	460b      	mov	r3, r1
 8003c86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	691a      	ldr	r2, [r3, #16]
 8003c8c:	887b      	ldrh	r3, [r7, #2]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d002      	beq.n	8003c9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c94:	2301      	movs	r3, #1
 8003c96:	73fb      	strb	r3, [r7, #15]
 8003c98:	e001      	b.n	8003c9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3714      	adds	r7, #20
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	807b      	strh	r3, [r7, #2]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cbc:	787b      	ldrb	r3, [r7, #1]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cc2:	887a      	ldrh	r2, [r7, #2]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cc8:	e003      	b.n	8003cd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cca:	887b      	ldrh	r3, [r7, #2]
 8003ccc:	041a      	lsls	r2, r3, #16
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	619a      	str	r2, [r3, #24]
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
	...

08003ce0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cea:	4b08      	ldr	r3, [pc, #32]	; (8003d0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cec:	695a      	ldr	r2, [r3, #20]
 8003cee:	88fb      	ldrh	r3, [r7, #6]
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d006      	beq.n	8003d04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cf6:	4a05      	ldr	r2, [pc, #20]	; (8003d0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cf8:	88fb      	ldrh	r3, [r7, #6]
 8003cfa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cfc:	88fb      	ldrh	r3, [r7, #6]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fd fe4c 	bl	800199c <HAL_GPIO_EXTI_Callback>
  }
}
 8003d04:	bf00      	nop
 8003d06:	3708      	adds	r7, #8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	40013c00 	.word	0x40013c00

08003d10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e12b      	b.n	8003f7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d106      	bne.n	8003d3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7fc ff4a 	bl	8000bd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2224      	movs	r2, #36	; 0x24
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0201 	bic.w	r2, r2, #1
 8003d52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d74:	f001 fa20 	bl	80051b8 <HAL_RCC_GetPCLK1Freq>
 8003d78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	4a81      	ldr	r2, [pc, #516]	; (8003f84 <HAL_I2C_Init+0x274>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d807      	bhi.n	8003d94 <HAL_I2C_Init+0x84>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	4a80      	ldr	r2, [pc, #512]	; (8003f88 <HAL_I2C_Init+0x278>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	bf94      	ite	ls
 8003d8c:	2301      	movls	r3, #1
 8003d8e:	2300      	movhi	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	e006      	b.n	8003da2 <HAL_I2C_Init+0x92>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	4a7d      	ldr	r2, [pc, #500]	; (8003f8c <HAL_I2C_Init+0x27c>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	bf94      	ite	ls
 8003d9c:	2301      	movls	r3, #1
 8003d9e:	2300      	movhi	r3, #0
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e0e7      	b.n	8003f7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	4a78      	ldr	r2, [pc, #480]	; (8003f90 <HAL_I2C_Init+0x280>)
 8003dae:	fba2 2303 	umull	r2, r3, r2, r3
 8003db2:	0c9b      	lsrs	r3, r3, #18
 8003db4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68ba      	ldr	r2, [r7, #8]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	4a6a      	ldr	r2, [pc, #424]	; (8003f84 <HAL_I2C_Init+0x274>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d802      	bhi.n	8003de4 <HAL_I2C_Init+0xd4>
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	3301      	adds	r3, #1
 8003de2:	e009      	b.n	8003df8 <HAL_I2C_Init+0xe8>
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003dea:	fb02 f303 	mul.w	r3, r2, r3
 8003dee:	4a69      	ldr	r2, [pc, #420]	; (8003f94 <HAL_I2C_Init+0x284>)
 8003df0:	fba2 2303 	umull	r2, r3, r2, r3
 8003df4:	099b      	lsrs	r3, r3, #6
 8003df6:	3301      	adds	r3, #1
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	6812      	ldr	r2, [r2, #0]
 8003dfc:	430b      	orrs	r3, r1
 8003dfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e0a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	495c      	ldr	r1, [pc, #368]	; (8003f84 <HAL_I2C_Init+0x274>)
 8003e14:	428b      	cmp	r3, r1
 8003e16:	d819      	bhi.n	8003e4c <HAL_I2C_Init+0x13c>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	1e59      	subs	r1, r3, #1
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	005b      	lsls	r3, r3, #1
 8003e22:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e26:	1c59      	adds	r1, r3, #1
 8003e28:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003e2c:	400b      	ands	r3, r1
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00a      	beq.n	8003e48 <HAL_I2C_Init+0x138>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	1e59      	subs	r1, r3, #1
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e40:	3301      	adds	r3, #1
 8003e42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e46:	e051      	b.n	8003eec <HAL_I2C_Init+0x1dc>
 8003e48:	2304      	movs	r3, #4
 8003e4a:	e04f      	b.n	8003eec <HAL_I2C_Init+0x1dc>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d111      	bne.n	8003e78 <HAL_I2C_Init+0x168>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	1e58      	subs	r0, r3, #1
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6859      	ldr	r1, [r3, #4]
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	440b      	add	r3, r1
 8003e62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e66:	3301      	adds	r3, #1
 8003e68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	bf0c      	ite	eq
 8003e70:	2301      	moveq	r3, #1
 8003e72:	2300      	movne	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	e012      	b.n	8003e9e <HAL_I2C_Init+0x18e>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	1e58      	subs	r0, r3, #1
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6859      	ldr	r1, [r3, #4]
 8003e80:	460b      	mov	r3, r1
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	440b      	add	r3, r1
 8003e86:	0099      	lsls	r1, r3, #2
 8003e88:	440b      	add	r3, r1
 8003e8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e8e:	3301      	adds	r3, #1
 8003e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	bf0c      	ite	eq
 8003e98:	2301      	moveq	r3, #1
 8003e9a:	2300      	movne	r3, #0
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_I2C_Init+0x196>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e022      	b.n	8003eec <HAL_I2C_Init+0x1dc>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10e      	bne.n	8003ecc <HAL_I2C_Init+0x1bc>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	1e58      	subs	r0, r3, #1
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6859      	ldr	r1, [r3, #4]
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	440b      	add	r3, r1
 8003ebc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ec6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eca:	e00f      	b.n	8003eec <HAL_I2C_Init+0x1dc>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	1e58      	subs	r0, r3, #1
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6859      	ldr	r1, [r3, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	0099      	lsls	r1, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ee8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003eec:	6879      	ldr	r1, [r7, #4]
 8003eee:	6809      	ldr	r1, [r1, #0]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	69da      	ldr	r2, [r3, #28]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a1b      	ldr	r3, [r3, #32]
 8003f06:	431a      	orrs	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f1a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6911      	ldr	r1, [r2, #16]
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	68d2      	ldr	r2, [r2, #12]
 8003f26:	4311      	orrs	r1, r2
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6812      	ldr	r2, [r2, #0]
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	695a      	ldr	r2, [r3, #20]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	431a      	orrs	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f042 0201 	orr.w	r2, r2, #1
 8003f5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2220      	movs	r2, #32
 8003f66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	000186a0 	.word	0x000186a0
 8003f88:	001e847f 	.word	0x001e847f
 8003f8c:	003d08ff 	.word	0x003d08ff
 8003f90:	431bde83 	.word	0x431bde83
 8003f94:	10624dd3 	.word	0x10624dd3

08003f98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b088      	sub	sp, #32
 8003f9c:	af02      	add	r7, sp, #8
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	607a      	str	r2, [r7, #4]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	817b      	strh	r3, [r7, #10]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fac:	f7fe f8be 	bl	800212c <HAL_GetTick>
 8003fb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b20      	cmp	r3, #32
 8003fbc:	f040 80e0 	bne.w	8004180 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	2319      	movs	r3, #25
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	4970      	ldr	r1, [pc, #448]	; (800418c <HAL_I2C_Master_Transmit+0x1f4>)
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 f964 	bl	8004298 <I2C_WaitOnFlagUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003fd6:	2302      	movs	r3, #2
 8003fd8:	e0d3      	b.n	8004182 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <HAL_I2C_Master_Transmit+0x50>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	e0cc      	b.n	8004182 <HAL_I2C_Master_Transmit+0x1ea>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d007      	beq.n	800400e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0201 	orr.w	r2, r2, #1
 800400c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800401c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2221      	movs	r2, #33	; 0x21
 8004022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2210      	movs	r2, #16
 800402a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	893a      	ldrh	r2, [r7, #8]
 800403e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004044:	b29a      	uxth	r2, r3
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	4a50      	ldr	r2, [pc, #320]	; (8004190 <HAL_I2C_Master_Transmit+0x1f8>)
 800404e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004050:	8979      	ldrh	r1, [r7, #10]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	6a3a      	ldr	r2, [r7, #32]
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 f89c 	bl	8004194 <I2C_MasterRequestWrite>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e08d      	b.n	8004182 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004066:	2300      	movs	r3, #0
 8004068:	613b      	str	r3, [r7, #16]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	613b      	str	r3, [r7, #16]
 800407a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800407c:	e066      	b.n	800414c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	6a39      	ldr	r1, [r7, #32]
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f9de 	bl	8004444 <I2C_WaitOnTXEFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00d      	beq.n	80040aa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004092:	2b04      	cmp	r3, #4
 8004094:	d107      	bne.n	80040a6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e06b      	b.n	8004182 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	781a      	ldrb	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	1c5a      	adds	r2, r3, #1
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	3b01      	subs	r3, #1
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	f003 0304 	and.w	r3, r3, #4
 80040e4:	2b04      	cmp	r3, #4
 80040e6:	d11b      	bne.n	8004120 <HAL_I2C_Master_Transmit+0x188>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d017      	beq.n	8004120 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f4:	781a      	ldrb	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004100:	1c5a      	adds	r2, r3, #1
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410a:	b29b      	uxth	r3, r3
 800410c:	3b01      	subs	r3, #1
 800410e:	b29a      	uxth	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	6a39      	ldr	r1, [r7, #32]
 8004124:	68f8      	ldr	r0, [r7, #12]
 8004126:	f000 f9ce 	bl	80044c6 <I2C_WaitOnBTFFlagUntilTimeout>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00d      	beq.n	800414c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004134:	2b04      	cmp	r3, #4
 8004136:	d107      	bne.n	8004148 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004146:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e01a      	b.n	8004182 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004150:	2b00      	cmp	r3, #0
 8004152:	d194      	bne.n	800407e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	e000      	b.n	8004182 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004180:	2302      	movs	r3, #2
  }
}
 8004182:	4618      	mov	r0, r3
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	00100002 	.word	0x00100002
 8004190:	ffff0000 	.word	0xffff0000

08004194 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af02      	add	r7, sp, #8
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	607a      	str	r2, [r7, #4]
 800419e:	603b      	str	r3, [r7, #0]
 80041a0:	460b      	mov	r3, r1
 80041a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d006      	beq.n	80041be <I2C_MasterRequestWrite+0x2a>
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d003      	beq.n	80041be <I2C_MasterRequestWrite+0x2a>
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80041bc:	d108      	bne.n	80041d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	e00b      	b.n	80041e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d4:	2b12      	cmp	r3, #18
 80041d6:	d107      	bne.n	80041e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f000 f84f 	bl	8004298 <I2C_WaitOnFlagUntilTimeout>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00d      	beq.n	800421c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800420a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800420e:	d103      	bne.n	8004218 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004216:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e035      	b.n	8004288 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	691b      	ldr	r3, [r3, #16]
 8004220:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004224:	d108      	bne.n	8004238 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004226:	897b      	ldrh	r3, [r7, #10]
 8004228:	b2db      	uxtb	r3, r3
 800422a:	461a      	mov	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004234:	611a      	str	r2, [r3, #16]
 8004236:	e01b      	b.n	8004270 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004238:	897b      	ldrh	r3, [r7, #10]
 800423a:	11db      	asrs	r3, r3, #7
 800423c:	b2db      	uxtb	r3, r3
 800423e:	f003 0306 	and.w	r3, r3, #6
 8004242:	b2db      	uxtb	r3, r3
 8004244:	f063 030f 	orn	r3, r3, #15
 8004248:	b2da      	uxtb	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	490e      	ldr	r1, [pc, #56]	; (8004290 <I2C_MasterRequestWrite+0xfc>)
 8004256:	68f8      	ldr	r0, [r7, #12]
 8004258:	f000 f875 	bl	8004346 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e010      	b.n	8004288 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004266:	897b      	ldrh	r3, [r7, #10]
 8004268:	b2da      	uxtb	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	4907      	ldr	r1, [pc, #28]	; (8004294 <I2C_MasterRequestWrite+0x100>)
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 f865 	bl	8004346 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d001      	beq.n	8004286 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e000      	b.n	8004288 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3718      	adds	r7, #24
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	00010008 	.word	0x00010008
 8004294:	00010002 	.word	0x00010002

08004298 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	4613      	mov	r3, r2
 80042a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042a8:	e025      	b.n	80042f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b0:	d021      	beq.n	80042f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b2:	f7fd ff3b 	bl	800212c <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d302      	bcc.n	80042c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d116      	bne.n	80042f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2220      	movs	r2, #32
 80042d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e2:	f043 0220 	orr.w	r2, r3, #32
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e023      	b.n	800433e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	0c1b      	lsrs	r3, r3, #16
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d10d      	bne.n	800431c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	43da      	mvns	r2, r3
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	4013      	ands	r3, r2
 800430c:	b29b      	uxth	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	bf0c      	ite	eq
 8004312:	2301      	moveq	r3, #1
 8004314:	2300      	movne	r3, #0
 8004316:	b2db      	uxtb	r3, r3
 8004318:	461a      	mov	r2, r3
 800431a:	e00c      	b.n	8004336 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	43da      	mvns	r2, r3
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	4013      	ands	r3, r2
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	bf0c      	ite	eq
 800432e:	2301      	moveq	r3, #1
 8004330:	2300      	movne	r3, #0
 8004332:	b2db      	uxtb	r3, r3
 8004334:	461a      	mov	r2, r3
 8004336:	79fb      	ldrb	r3, [r7, #7]
 8004338:	429a      	cmp	r2, r3
 800433a:	d0b6      	beq.n	80042aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800433c:	2300      	movs	r3, #0
}
 800433e:	4618      	mov	r0, r3
 8004340:	3710      	adds	r7, #16
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b084      	sub	sp, #16
 800434a:	af00      	add	r7, sp, #0
 800434c:	60f8      	str	r0, [r7, #12]
 800434e:	60b9      	str	r1, [r7, #8]
 8004350:	607a      	str	r2, [r7, #4]
 8004352:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004354:	e051      	b.n	80043fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004364:	d123      	bne.n	80043ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004374:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800437e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2220      	movs	r2, #32
 800438a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	f043 0204 	orr.w	r2, r3, #4
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e046      	b.n	800443c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b4:	d021      	beq.n	80043fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b6:	f7fd feb9 	bl	800212c <HAL_GetTick>
 80043ba:	4602      	mov	r2, r0
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d302      	bcc.n	80043cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d116      	bne.n	80043fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2220      	movs	r2, #32
 80043d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e6:	f043 0220 	orr.w	r2, r3, #32
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e020      	b.n	800443c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	0c1b      	lsrs	r3, r3, #16
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b01      	cmp	r3, #1
 8004402:	d10c      	bne.n	800441e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	43da      	mvns	r2, r3
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	4013      	ands	r3, r2
 8004410:	b29b      	uxth	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	bf14      	ite	ne
 8004416:	2301      	movne	r3, #1
 8004418:	2300      	moveq	r3, #0
 800441a:	b2db      	uxtb	r3, r3
 800441c:	e00b      	b.n	8004436 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	43da      	mvns	r2, r3
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	4013      	ands	r3, r2
 800442a:	b29b      	uxth	r3, r3
 800442c:	2b00      	cmp	r3, #0
 800442e:	bf14      	ite	ne
 8004430:	2301      	movne	r3, #1
 8004432:	2300      	moveq	r3, #0
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	d18d      	bne.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800443a:	2300      	movs	r3, #0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004450:	e02d      	b.n	80044ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 f878 	bl	8004548 <I2C_IsAcknowledgeFailed>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e02d      	b.n	80044be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004468:	d021      	beq.n	80044ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800446a:	f7fd fe5f 	bl	800212c <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	68ba      	ldr	r2, [r7, #8]
 8004476:	429a      	cmp	r2, r3
 8004478:	d302      	bcc.n	8004480 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d116      	bne.n	80044ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2220      	movs	r2, #32
 800448a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449a:	f043 0220 	orr.w	r2, r3, #32
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e007      	b.n	80044be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b8:	2b80      	cmp	r3, #128	; 0x80
 80044ba:	d1ca      	bne.n	8004452 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}

080044c6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	b084      	sub	sp, #16
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	60f8      	str	r0, [r7, #12]
 80044ce:	60b9      	str	r1, [r7, #8]
 80044d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044d2:	e02d      	b.n	8004530 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044d4:	68f8      	ldr	r0, [r7, #12]
 80044d6:	f000 f837 	bl	8004548 <I2C_IsAcknowledgeFailed>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d001      	beq.n	80044e4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e02d      	b.n	8004540 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ea:	d021      	beq.n	8004530 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ec:	f7fd fe1e 	bl	800212c <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d302      	bcc.n	8004502 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d116      	bne.n	8004530 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2220      	movs	r2, #32
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451c:	f043 0220 	orr.w	r2, r3, #32
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e007      	b.n	8004540 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b04      	cmp	r3, #4
 800453c:	d1ca      	bne.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	4618      	mov	r0, r3
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}

08004548 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800455a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800455e:	d11b      	bne.n	8004598 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004568:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2220      	movs	r2, #32
 8004574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004584:	f043 0204 	orr.w	r2, r3, #4
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e000      	b.n	800459a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045a6:	b480      	push	{r7}
 80045a8:	b083      	sub	sp, #12
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
 80045ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	2b20      	cmp	r3, #32
 80045ba:	d129      	bne.n	8004610 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2224      	movs	r2, #36	; 0x24
 80045c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0201 	bic.w	r2, r2, #1
 80045d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 0210 	bic.w	r2, r2, #16
 80045e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	683a      	ldr	r2, [r7, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f042 0201 	orr.w	r2, r2, #1
 8004602:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2220      	movs	r2, #32
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800460c:	2300      	movs	r3, #0
 800460e:	e000      	b.n	8004612 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004610:	2302      	movs	r3, #2
  }
}
 8004612:	4618      	mov	r0, r3
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr

0800461e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800461e:	b480      	push	{r7}
 8004620:	b085      	sub	sp, #20
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
 8004626:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004628:	2300      	movs	r3, #0
 800462a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b20      	cmp	r3, #32
 8004636:	d12a      	bne.n	800468e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2224      	movs	r2, #36	; 0x24
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f022 0201 	bic.w	r2, r2, #1
 800464e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004656:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004658:	89fb      	ldrh	r3, [r7, #14]
 800465a:	f023 030f 	bic.w	r3, r3, #15
 800465e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	b29a      	uxth	r2, r3
 8004664:	89fb      	ldrh	r3, [r7, #14]
 8004666:	4313      	orrs	r3, r2
 8004668:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	89fa      	ldrh	r2, [r7, #14]
 8004670:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f042 0201 	orr.w	r2, r2, #1
 8004680:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2220      	movs	r2, #32
 8004686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	e000      	b.n	8004690 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800468e:	2302      	movs	r3, #2
  }
}
 8004690:	4618      	mov	r0, r3
 8004692:	3714      	adds	r7, #20
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800469c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800469e:	b08f      	sub	sp, #60	; 0x3c
 80046a0:	af0a      	add	r7, sp, #40	; 0x28
 80046a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e10f      	b.n	80048ce <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d106      	bne.n	80046ce <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f7fd fc45 	bl	8001f58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2203      	movs	r2, #3
 80046d2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d102      	bne.n	80046e8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f002 fbde 	bl	8006eae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	603b      	str	r3, [r7, #0]
 80046f8:	687e      	ldr	r6, [r7, #4]
 80046fa:	466d      	mov	r5, sp
 80046fc:	f106 0410 	add.w	r4, r6, #16
 8004700:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004702:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004704:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004706:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004708:	e894 0003 	ldmia.w	r4, {r0, r1}
 800470c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004710:	1d33      	adds	r3, r6, #4
 8004712:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004714:	6838      	ldr	r0, [r7, #0]
 8004716:	f002 fb69 	bl	8006dec <USB_CoreInit>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d005      	beq.n	800472c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2202      	movs	r2, #2
 8004724:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e0d0      	b.n	80048ce <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2100      	movs	r1, #0
 8004732:	4618      	mov	r0, r3
 8004734:	f002 fbcc 	bl	8006ed0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004738:	2300      	movs	r3, #0
 800473a:	73fb      	strb	r3, [r7, #15]
 800473c:	e04a      	b.n	80047d4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800473e:	7bfa      	ldrb	r2, [r7, #15]
 8004740:	6879      	ldr	r1, [r7, #4]
 8004742:	4613      	mov	r3, r2
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	4413      	add	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	440b      	add	r3, r1
 800474c:	333d      	adds	r3, #61	; 0x3d
 800474e:	2201      	movs	r2, #1
 8004750:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004752:	7bfa      	ldrb	r2, [r7, #15]
 8004754:	6879      	ldr	r1, [r7, #4]
 8004756:	4613      	mov	r3, r2
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	4413      	add	r3, r2
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	440b      	add	r3, r1
 8004760:	333c      	adds	r3, #60	; 0x3c
 8004762:	7bfa      	ldrb	r2, [r7, #15]
 8004764:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004766:	7bfa      	ldrb	r2, [r7, #15]
 8004768:	7bfb      	ldrb	r3, [r7, #15]
 800476a:	b298      	uxth	r0, r3
 800476c:	6879      	ldr	r1, [r7, #4]
 800476e:	4613      	mov	r3, r2
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	4413      	add	r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	440b      	add	r3, r1
 8004778:	3344      	adds	r3, #68	; 0x44
 800477a:	4602      	mov	r2, r0
 800477c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800477e:	7bfa      	ldrb	r2, [r7, #15]
 8004780:	6879      	ldr	r1, [r7, #4]
 8004782:	4613      	mov	r3, r2
 8004784:	00db      	lsls	r3, r3, #3
 8004786:	4413      	add	r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	440b      	add	r3, r1
 800478c:	3340      	adds	r3, #64	; 0x40
 800478e:	2200      	movs	r2, #0
 8004790:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004792:	7bfa      	ldrb	r2, [r7, #15]
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	4613      	mov	r3, r2
 8004798:	00db      	lsls	r3, r3, #3
 800479a:	4413      	add	r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	440b      	add	r3, r1
 80047a0:	3348      	adds	r3, #72	; 0x48
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80047a6:	7bfa      	ldrb	r2, [r7, #15]
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4613      	mov	r3, r2
 80047ac:	00db      	lsls	r3, r3, #3
 80047ae:	4413      	add	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	334c      	adds	r3, #76	; 0x4c
 80047b6:	2200      	movs	r2, #0
 80047b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80047ba:	7bfa      	ldrb	r2, [r7, #15]
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	4413      	add	r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	3354      	adds	r3, #84	; 0x54
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047ce:	7bfb      	ldrb	r3, [r7, #15]
 80047d0:	3301      	adds	r3, #1
 80047d2:	73fb      	strb	r3, [r7, #15]
 80047d4:	7bfa      	ldrb	r2, [r7, #15]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d3af      	bcc.n	800473e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047de:	2300      	movs	r3, #0
 80047e0:	73fb      	strb	r3, [r7, #15]
 80047e2:	e044      	b.n	800486e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80047e4:	7bfa      	ldrb	r2, [r7, #15]
 80047e6:	6879      	ldr	r1, [r7, #4]
 80047e8:	4613      	mov	r3, r2
 80047ea:	00db      	lsls	r3, r3, #3
 80047ec:	4413      	add	r3, r2
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	440b      	add	r3, r1
 80047f2:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80047f6:	2200      	movs	r2, #0
 80047f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80047fa:	7bfa      	ldrb	r2, [r7, #15]
 80047fc:	6879      	ldr	r1, [r7, #4]
 80047fe:	4613      	mov	r3, r2
 8004800:	00db      	lsls	r3, r3, #3
 8004802:	4413      	add	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	440b      	add	r3, r1
 8004808:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800480c:	7bfa      	ldrb	r2, [r7, #15]
 800480e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004810:	7bfa      	ldrb	r2, [r7, #15]
 8004812:	6879      	ldr	r1, [r7, #4]
 8004814:	4613      	mov	r3, r2
 8004816:	00db      	lsls	r3, r3, #3
 8004818:	4413      	add	r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	440b      	add	r3, r1
 800481e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004822:	2200      	movs	r2, #0
 8004824:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004826:	7bfa      	ldrb	r2, [r7, #15]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	00db      	lsls	r3, r3, #3
 800482e:	4413      	add	r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800483c:	7bfa      	ldrb	r2, [r7, #15]
 800483e:	6879      	ldr	r1, [r7, #4]
 8004840:	4613      	mov	r3, r2
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	4413      	add	r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800484e:	2200      	movs	r2, #0
 8004850:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004852:	7bfa      	ldrb	r2, [r7, #15]
 8004854:	6879      	ldr	r1, [r7, #4]
 8004856:	4613      	mov	r3, r2
 8004858:	00db      	lsls	r3, r3, #3
 800485a:	4413      	add	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	440b      	add	r3, r1
 8004860:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004868:	7bfb      	ldrb	r3, [r7, #15]
 800486a:	3301      	adds	r3, #1
 800486c:	73fb      	strb	r3, [r7, #15]
 800486e:	7bfa      	ldrb	r2, [r7, #15]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	429a      	cmp	r2, r3
 8004876:	d3b5      	bcc.n	80047e4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	603b      	str	r3, [r7, #0]
 800487e:	687e      	ldr	r6, [r7, #4]
 8004880:	466d      	mov	r5, sp
 8004882:	f106 0410 	add.w	r4, r6, #16
 8004886:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004888:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800488a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800488c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800488e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004892:	e885 0003 	stmia.w	r5, {r0, r1}
 8004896:	1d33      	adds	r3, r6, #4
 8004898:	cb0e      	ldmia	r3, {r1, r2, r3}
 800489a:	6838      	ldr	r0, [r7, #0]
 800489c:	f002 fb64 	bl	8006f68 <USB_DevInit>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2202      	movs	r2, #2
 80048aa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e00d      	b.n	80048ce <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f002 fd2f 	bl	800732a <USB_DevDisconnect>

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3714      	adds	r7, #20
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080048d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d101      	bne.n	80048ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e267      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d075      	beq.n	80049e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80048f6:	4b88      	ldr	r3, [pc, #544]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 030c 	and.w	r3, r3, #12
 80048fe:	2b04      	cmp	r3, #4
 8004900:	d00c      	beq.n	800491c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004902:	4b85      	ldr	r3, [pc, #532]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800490a:	2b08      	cmp	r3, #8
 800490c:	d112      	bne.n	8004934 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800490e:	4b82      	ldr	r3, [pc, #520]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004916:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800491a:	d10b      	bne.n	8004934 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800491c:	4b7e      	ldr	r3, [pc, #504]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d05b      	beq.n	80049e0 <HAL_RCC_OscConfig+0x108>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d157      	bne.n	80049e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e242      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800493c:	d106      	bne.n	800494c <HAL_RCC_OscConfig+0x74>
 800493e:	4b76      	ldr	r3, [pc, #472]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a75      	ldr	r2, [pc, #468]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004948:	6013      	str	r3, [r2, #0]
 800494a:	e01d      	b.n	8004988 <HAL_RCC_OscConfig+0xb0>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004954:	d10c      	bne.n	8004970 <HAL_RCC_OscConfig+0x98>
 8004956:	4b70      	ldr	r3, [pc, #448]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a6f      	ldr	r2, [pc, #444]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 800495c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004960:	6013      	str	r3, [r2, #0]
 8004962:	4b6d      	ldr	r3, [pc, #436]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a6c      	ldr	r2, [pc, #432]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004968:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800496c:	6013      	str	r3, [r2, #0]
 800496e:	e00b      	b.n	8004988 <HAL_RCC_OscConfig+0xb0>
 8004970:	4b69      	ldr	r3, [pc, #420]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a68      	ldr	r2, [pc, #416]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004976:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800497a:	6013      	str	r3, [r2, #0]
 800497c:	4b66      	ldr	r3, [pc, #408]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a65      	ldr	r2, [pc, #404]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004982:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004986:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d013      	beq.n	80049b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004990:	f7fd fbcc 	bl	800212c <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004996:	e008      	b.n	80049aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004998:	f7fd fbc8 	bl	800212c <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b64      	cmp	r3, #100	; 0x64
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e207      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049aa:	4b5b      	ldr	r3, [pc, #364]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d0f0      	beq.n	8004998 <HAL_RCC_OscConfig+0xc0>
 80049b6:	e014      	b.n	80049e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b8:	f7fd fbb8 	bl	800212c <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049c0:	f7fd fbb4 	bl	800212c <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b64      	cmp	r3, #100	; 0x64
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e1f3      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049d2:	4b51      	ldr	r3, [pc, #324]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1f0      	bne.n	80049c0 <HAL_RCC_OscConfig+0xe8>
 80049de:	e000      	b.n	80049e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d063      	beq.n	8004ab6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80049ee:	4b4a      	ldr	r3, [pc, #296]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 030c 	and.w	r3, r3, #12
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00b      	beq.n	8004a12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049fa:	4b47      	ldr	r3, [pc, #284]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a02:	2b08      	cmp	r3, #8
 8004a04:	d11c      	bne.n	8004a40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a06:	4b44      	ldr	r3, [pc, #272]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d116      	bne.n	8004a40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a12:	4b41      	ldr	r3, [pc, #260]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 0302 	and.w	r3, r3, #2
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d005      	beq.n	8004a2a <HAL_RCC_OscConfig+0x152>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d001      	beq.n	8004a2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e1c7      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a2a:	4b3b      	ldr	r3, [pc, #236]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	4937      	ldr	r1, [pc, #220]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a3e:	e03a      	b.n	8004ab6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d020      	beq.n	8004a8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a48:	4b34      	ldr	r3, [pc, #208]	; (8004b1c <HAL_RCC_OscConfig+0x244>)
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4e:	f7fd fb6d 	bl	800212c <HAL_GetTick>
 8004a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a54:	e008      	b.n	8004a68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a56:	f7fd fb69 	bl	800212c <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e1a8      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a68:	4b2b      	ldr	r3, [pc, #172]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d0f0      	beq.n	8004a56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a74:	4b28      	ldr	r3, [pc, #160]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	00db      	lsls	r3, r3, #3
 8004a82:	4925      	ldr	r1, [pc, #148]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	600b      	str	r3, [r1, #0]
 8004a88:	e015      	b.n	8004ab6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a8a:	4b24      	ldr	r3, [pc, #144]	; (8004b1c <HAL_RCC_OscConfig+0x244>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a90:	f7fd fb4c 	bl	800212c <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a98:	f7fd fb48 	bl	800212c <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e187      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aaa:	4b1b      	ldr	r3, [pc, #108]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1f0      	bne.n	8004a98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0308 	and.w	r3, r3, #8
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d036      	beq.n	8004b30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d016      	beq.n	8004af8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aca:	4b15      	ldr	r3, [pc, #84]	; (8004b20 <HAL_RCC_OscConfig+0x248>)
 8004acc:	2201      	movs	r2, #1
 8004ace:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad0:	f7fd fb2c 	bl	800212c <HAL_GetTick>
 8004ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ad6:	e008      	b.n	8004aea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ad8:	f7fd fb28 	bl	800212c <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e167      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aea:	4b0b      	ldr	r3, [pc, #44]	; (8004b18 <HAL_RCC_OscConfig+0x240>)
 8004aec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d0f0      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x200>
 8004af6:	e01b      	b.n	8004b30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004af8:	4b09      	ldr	r3, [pc, #36]	; (8004b20 <HAL_RCC_OscConfig+0x248>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004afe:	f7fd fb15 	bl	800212c <HAL_GetTick>
 8004b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b04:	e00e      	b.n	8004b24 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b06:	f7fd fb11 	bl	800212c <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d907      	bls.n	8004b24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e150      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	42470000 	.word	0x42470000
 8004b20:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b24:	4b88      	ldr	r3, [pc, #544]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004b26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b28:	f003 0302 	and.w	r3, r3, #2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1ea      	bne.n	8004b06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0304 	and.w	r3, r3, #4
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 8097 	beq.w	8004c6c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b42:	4b81      	ldr	r3, [pc, #516]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10f      	bne.n	8004b6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60bb      	str	r3, [r7, #8]
 8004b52:	4b7d      	ldr	r3, [pc, #500]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b56:	4a7c      	ldr	r2, [pc, #496]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004b58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8004b5e:	4b7a      	ldr	r3, [pc, #488]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b66:	60bb      	str	r3, [r7, #8]
 8004b68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b6e:	4b77      	ldr	r3, [pc, #476]	; (8004d4c <HAL_RCC_OscConfig+0x474>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d118      	bne.n	8004bac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b7a:	4b74      	ldr	r3, [pc, #464]	; (8004d4c <HAL_RCC_OscConfig+0x474>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a73      	ldr	r2, [pc, #460]	; (8004d4c <HAL_RCC_OscConfig+0x474>)
 8004b80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b86:	f7fd fad1 	bl	800212c <HAL_GetTick>
 8004b8a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b8c:	e008      	b.n	8004ba0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b8e:	f7fd facd 	bl	800212c <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e10c      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ba0:	4b6a      	ldr	r3, [pc, #424]	; (8004d4c <HAL_RCC_OscConfig+0x474>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0f0      	beq.n	8004b8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d106      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x2ea>
 8004bb4:	4b64      	ldr	r3, [pc, #400]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bb8:	4a63      	ldr	r2, [pc, #396]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bba:	f043 0301 	orr.w	r3, r3, #1
 8004bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8004bc0:	e01c      	b.n	8004bfc <HAL_RCC_OscConfig+0x324>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	2b05      	cmp	r3, #5
 8004bc8:	d10c      	bne.n	8004be4 <HAL_RCC_OscConfig+0x30c>
 8004bca:	4b5f      	ldr	r3, [pc, #380]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bce:	4a5e      	ldr	r2, [pc, #376]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bd0:	f043 0304 	orr.w	r3, r3, #4
 8004bd4:	6713      	str	r3, [r2, #112]	; 0x70
 8004bd6:	4b5c      	ldr	r3, [pc, #368]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bda:	4a5b      	ldr	r2, [pc, #364]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bdc:	f043 0301 	orr.w	r3, r3, #1
 8004be0:	6713      	str	r3, [r2, #112]	; 0x70
 8004be2:	e00b      	b.n	8004bfc <HAL_RCC_OscConfig+0x324>
 8004be4:	4b58      	ldr	r3, [pc, #352]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004be8:	4a57      	ldr	r2, [pc, #348]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bea:	f023 0301 	bic.w	r3, r3, #1
 8004bee:	6713      	str	r3, [r2, #112]	; 0x70
 8004bf0:	4b55      	ldr	r3, [pc, #340]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf4:	4a54      	ldr	r2, [pc, #336]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004bf6:	f023 0304 	bic.w	r3, r3, #4
 8004bfa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d015      	beq.n	8004c30 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c04:	f7fd fa92 	bl	800212c <HAL_GetTick>
 8004c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c0a:	e00a      	b.n	8004c22 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c0c:	f7fd fa8e 	bl	800212c <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e0cb      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c22:	4b49      	ldr	r3, [pc, #292]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d0ee      	beq.n	8004c0c <HAL_RCC_OscConfig+0x334>
 8004c2e:	e014      	b.n	8004c5a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c30:	f7fd fa7c 	bl	800212c <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c36:	e00a      	b.n	8004c4e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c38:	f7fd fa78 	bl	800212c <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e0b5      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c4e:	4b3e      	ldr	r3, [pc, #248]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1ee      	bne.n	8004c38 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c5a:	7dfb      	ldrb	r3, [r7, #23]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d105      	bne.n	8004c6c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c60:	4b39      	ldr	r3, [pc, #228]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c64:	4a38      	ldr	r2, [pc, #224]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004c66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c6a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 80a1 	beq.w	8004db8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c76:	4b34      	ldr	r3, [pc, #208]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 030c 	and.w	r3, r3, #12
 8004c7e:	2b08      	cmp	r3, #8
 8004c80:	d05c      	beq.n	8004d3c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	699b      	ldr	r3, [r3, #24]
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d141      	bne.n	8004d0e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c8a:	4b31      	ldr	r3, [pc, #196]	; (8004d50 <HAL_RCC_OscConfig+0x478>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c90:	f7fd fa4c 	bl	800212c <HAL_GetTick>
 8004c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c96:	e008      	b.n	8004caa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c98:	f7fd fa48 	bl	800212c <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e087      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004caa:	4b27      	ldr	r3, [pc, #156]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1f0      	bne.n	8004c98 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	69da      	ldr	r2, [r3, #28]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc4:	019b      	lsls	r3, r3, #6
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ccc:	085b      	lsrs	r3, r3, #1
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	041b      	lsls	r3, r3, #16
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd8:	061b      	lsls	r3, r3, #24
 8004cda:	491b      	ldr	r1, [pc, #108]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ce0:	4b1b      	ldr	r3, [pc, #108]	; (8004d50 <HAL_RCC_OscConfig+0x478>)
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce6:	f7fd fa21 	bl	800212c <HAL_GetTick>
 8004cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cec:	e008      	b.n	8004d00 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004cee:	f7fd fa1d 	bl	800212c <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e05c      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d00:	4b11      	ldr	r3, [pc, #68]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d0f0      	beq.n	8004cee <HAL_RCC_OscConfig+0x416>
 8004d0c:	e054      	b.n	8004db8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d0e:	4b10      	ldr	r3, [pc, #64]	; (8004d50 <HAL_RCC_OscConfig+0x478>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d14:	f7fd fa0a 	bl	800212c <HAL_GetTick>
 8004d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d1a:	e008      	b.n	8004d2e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d1c:	f7fd fa06 	bl	800212c <HAL_GetTick>
 8004d20:	4602      	mov	r2, r0
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d901      	bls.n	8004d2e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d2a:	2303      	movs	r3, #3
 8004d2c:	e045      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d2e:	4b06      	ldr	r3, [pc, #24]	; (8004d48 <HAL_RCC_OscConfig+0x470>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1f0      	bne.n	8004d1c <HAL_RCC_OscConfig+0x444>
 8004d3a:	e03d      	b.n	8004db8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d107      	bne.n	8004d54 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e038      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	40007000 	.word	0x40007000
 8004d50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d54:	4b1b      	ldr	r3, [pc, #108]	; (8004dc4 <HAL_RCC_OscConfig+0x4ec>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d028      	beq.n	8004db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d121      	bne.n	8004db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d11a      	bne.n	8004db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d84:	4013      	ands	r3, r2
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d111      	bne.n	8004db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9a:	085b      	lsrs	r3, r3, #1
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d107      	bne.n	8004db4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d001      	beq.n	8004db8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e000      	b.n	8004dba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3718      	adds	r7, #24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	40023800 	.word	0x40023800

08004dc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e0cc      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ddc:	4b68      	ldr	r3, [pc, #416]	; (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 030f 	and.w	r3, r3, #15
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d90c      	bls.n	8004e04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dea:	4b65      	ldr	r3, [pc, #404]	; (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004dec:	683a      	ldr	r2, [r7, #0]
 8004dee:	b2d2      	uxtb	r2, r2
 8004df0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004df2:	4b63      	ldr	r3, [pc, #396]	; (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d001      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e0b8      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d020      	beq.n	8004e52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0304 	and.w	r3, r3, #4
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d005      	beq.n	8004e28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e1c:	4b59      	ldr	r3, [pc, #356]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	4a58      	ldr	r2, [pc, #352]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0308 	and.w	r3, r3, #8
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d005      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e34:	4b53      	ldr	r3, [pc, #332]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	4a52      	ldr	r2, [pc, #328]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004e3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e40:	4b50      	ldr	r3, [pc, #320]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	494d      	ldr	r1, [pc, #308]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d044      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d107      	bne.n	8004e76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e66:	4b47      	ldr	r3, [pc, #284]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d119      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e07f      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d003      	beq.n	8004e86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e82:	2b03      	cmp	r3, #3
 8004e84:	d107      	bne.n	8004e96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e86:	4b3f      	ldr	r3, [pc, #252]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d109      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e06f      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e96:	4b3b      	ldr	r3, [pc, #236]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e067      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ea6:	4b37      	ldr	r3, [pc, #220]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f023 0203 	bic.w	r2, r3, #3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	4934      	ldr	r1, [pc, #208]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004eb8:	f7fd f938 	bl	800212c <HAL_GetTick>
 8004ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ebe:	e00a      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ec0:	f7fd f934 	bl	800212c <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e04f      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ed6:	4b2b      	ldr	r3, [pc, #172]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 020c 	and.w	r2, r3, #12
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d1eb      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ee8:	4b25      	ldr	r3, [pc, #148]	; (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 030f 	and.w	r3, r3, #15
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d20c      	bcs.n	8004f10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ef6:	4b22      	ldr	r3, [pc, #136]	; (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	b2d2      	uxtb	r2, r2
 8004efc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004efe:	4b20      	ldr	r3, [pc, #128]	; (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 030f 	and.w	r3, r3, #15
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d001      	beq.n	8004f10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e032      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d008      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f1c:	4b19      	ldr	r3, [pc, #100]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	4916      	ldr	r1, [pc, #88]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0308 	and.w	r3, r3, #8
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d009      	beq.n	8004f4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f3a:	4b12      	ldr	r3, [pc, #72]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	490e      	ldr	r1, [pc, #56]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f4e:	f000 f821 	bl	8004f94 <HAL_RCC_GetSysClockFreq>
 8004f52:	4602      	mov	r2, r0
 8004f54:	4b0b      	ldr	r3, [pc, #44]	; (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	091b      	lsrs	r3, r3, #4
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	490a      	ldr	r1, [pc, #40]	; (8004f88 <HAL_RCC_ClockConfig+0x1c0>)
 8004f60:	5ccb      	ldrb	r3, [r1, r3]
 8004f62:	fa22 f303 	lsr.w	r3, r2, r3
 8004f66:	4a09      	ldr	r2, [pc, #36]	; (8004f8c <HAL_RCC_ClockConfig+0x1c4>)
 8004f68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004f6a:	4b09      	ldr	r3, [pc, #36]	; (8004f90 <HAL_RCC_ClockConfig+0x1c8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fd f898 	bl	80020a4 <HAL_InitTick>

  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	40023c00 	.word	0x40023c00
 8004f84:	40023800 	.word	0x40023800
 8004f88:	08007f18 	.word	0x08007f18
 8004f8c:	2000000c 	.word	0x2000000c
 8004f90:	20000010 	.word	0x20000010

08004f94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f98:	b094      	sub	sp, #80	; 0x50
 8004f9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	647b      	str	r3, [r7, #68]	; 0x44
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fac:	4b79      	ldr	r3, [pc, #484]	; (8005194 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f003 030c 	and.w	r3, r3, #12
 8004fb4:	2b08      	cmp	r3, #8
 8004fb6:	d00d      	beq.n	8004fd4 <HAL_RCC_GetSysClockFreq+0x40>
 8004fb8:	2b08      	cmp	r3, #8
 8004fba:	f200 80e1 	bhi.w	8005180 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x34>
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	d003      	beq.n	8004fce <HAL_RCC_GetSysClockFreq+0x3a>
 8004fc6:	e0db      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fc8:	4b73      	ldr	r3, [pc, #460]	; (8005198 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fca:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004fcc:	e0db      	b.n	8005186 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fce:	4b73      	ldr	r3, [pc, #460]	; (800519c <HAL_RCC_GetSysClockFreq+0x208>)
 8004fd0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fd2:	e0d8      	b.n	8005186 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fd4:	4b6f      	ldr	r3, [pc, #444]	; (8005194 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fdc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fde:	4b6d      	ldr	r3, [pc, #436]	; (8005194 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d063      	beq.n	80050b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fea:	4b6a      	ldr	r3, [pc, #424]	; (8005194 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	099b      	lsrs	r3, r3, #6
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ff4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ffc:	633b      	str	r3, [r7, #48]	; 0x30
 8004ffe:	2300      	movs	r3, #0
 8005000:	637b      	str	r3, [r7, #52]	; 0x34
 8005002:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005006:	4622      	mov	r2, r4
 8005008:	462b      	mov	r3, r5
 800500a:	f04f 0000 	mov.w	r0, #0
 800500e:	f04f 0100 	mov.w	r1, #0
 8005012:	0159      	lsls	r1, r3, #5
 8005014:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005018:	0150      	lsls	r0, r2, #5
 800501a:	4602      	mov	r2, r0
 800501c:	460b      	mov	r3, r1
 800501e:	4621      	mov	r1, r4
 8005020:	1a51      	subs	r1, r2, r1
 8005022:	6139      	str	r1, [r7, #16]
 8005024:	4629      	mov	r1, r5
 8005026:	eb63 0301 	sbc.w	r3, r3, r1
 800502a:	617b      	str	r3, [r7, #20]
 800502c:	f04f 0200 	mov.w	r2, #0
 8005030:	f04f 0300 	mov.w	r3, #0
 8005034:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005038:	4659      	mov	r1, fp
 800503a:	018b      	lsls	r3, r1, #6
 800503c:	4651      	mov	r1, sl
 800503e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005042:	4651      	mov	r1, sl
 8005044:	018a      	lsls	r2, r1, #6
 8005046:	4651      	mov	r1, sl
 8005048:	ebb2 0801 	subs.w	r8, r2, r1
 800504c:	4659      	mov	r1, fp
 800504e:	eb63 0901 	sbc.w	r9, r3, r1
 8005052:	f04f 0200 	mov.w	r2, #0
 8005056:	f04f 0300 	mov.w	r3, #0
 800505a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800505e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005062:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005066:	4690      	mov	r8, r2
 8005068:	4699      	mov	r9, r3
 800506a:	4623      	mov	r3, r4
 800506c:	eb18 0303 	adds.w	r3, r8, r3
 8005070:	60bb      	str	r3, [r7, #8]
 8005072:	462b      	mov	r3, r5
 8005074:	eb49 0303 	adc.w	r3, r9, r3
 8005078:	60fb      	str	r3, [r7, #12]
 800507a:	f04f 0200 	mov.w	r2, #0
 800507e:	f04f 0300 	mov.w	r3, #0
 8005082:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005086:	4629      	mov	r1, r5
 8005088:	024b      	lsls	r3, r1, #9
 800508a:	4621      	mov	r1, r4
 800508c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005090:	4621      	mov	r1, r4
 8005092:	024a      	lsls	r2, r1, #9
 8005094:	4610      	mov	r0, r2
 8005096:	4619      	mov	r1, r3
 8005098:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800509a:	2200      	movs	r2, #0
 800509c:	62bb      	str	r3, [r7, #40]	; 0x28
 800509e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80050a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80050a4:	f7fb f8f4 	bl	8000290 <__aeabi_uldivmod>
 80050a8:	4602      	mov	r2, r0
 80050aa:	460b      	mov	r3, r1
 80050ac:	4613      	mov	r3, r2
 80050ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050b0:	e058      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050b2:	4b38      	ldr	r3, [pc, #224]	; (8005194 <HAL_RCC_GetSysClockFreq+0x200>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	099b      	lsrs	r3, r3, #6
 80050b8:	2200      	movs	r2, #0
 80050ba:	4618      	mov	r0, r3
 80050bc:	4611      	mov	r1, r2
 80050be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80050c2:	623b      	str	r3, [r7, #32]
 80050c4:	2300      	movs	r3, #0
 80050c6:	627b      	str	r3, [r7, #36]	; 0x24
 80050c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80050cc:	4642      	mov	r2, r8
 80050ce:	464b      	mov	r3, r9
 80050d0:	f04f 0000 	mov.w	r0, #0
 80050d4:	f04f 0100 	mov.w	r1, #0
 80050d8:	0159      	lsls	r1, r3, #5
 80050da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050de:	0150      	lsls	r0, r2, #5
 80050e0:	4602      	mov	r2, r0
 80050e2:	460b      	mov	r3, r1
 80050e4:	4641      	mov	r1, r8
 80050e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80050ea:	4649      	mov	r1, r9
 80050ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80050f0:	f04f 0200 	mov.w	r2, #0
 80050f4:	f04f 0300 	mov.w	r3, #0
 80050f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005100:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005104:	ebb2 040a 	subs.w	r4, r2, sl
 8005108:	eb63 050b 	sbc.w	r5, r3, fp
 800510c:	f04f 0200 	mov.w	r2, #0
 8005110:	f04f 0300 	mov.w	r3, #0
 8005114:	00eb      	lsls	r3, r5, #3
 8005116:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800511a:	00e2      	lsls	r2, r4, #3
 800511c:	4614      	mov	r4, r2
 800511e:	461d      	mov	r5, r3
 8005120:	4643      	mov	r3, r8
 8005122:	18e3      	adds	r3, r4, r3
 8005124:	603b      	str	r3, [r7, #0]
 8005126:	464b      	mov	r3, r9
 8005128:	eb45 0303 	adc.w	r3, r5, r3
 800512c:	607b      	str	r3, [r7, #4]
 800512e:	f04f 0200 	mov.w	r2, #0
 8005132:	f04f 0300 	mov.w	r3, #0
 8005136:	e9d7 4500 	ldrd	r4, r5, [r7]
 800513a:	4629      	mov	r1, r5
 800513c:	028b      	lsls	r3, r1, #10
 800513e:	4621      	mov	r1, r4
 8005140:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005144:	4621      	mov	r1, r4
 8005146:	028a      	lsls	r2, r1, #10
 8005148:	4610      	mov	r0, r2
 800514a:	4619      	mov	r1, r3
 800514c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800514e:	2200      	movs	r2, #0
 8005150:	61bb      	str	r3, [r7, #24]
 8005152:	61fa      	str	r2, [r7, #28]
 8005154:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005158:	f7fb f89a 	bl	8000290 <__aeabi_uldivmod>
 800515c:	4602      	mov	r2, r0
 800515e:	460b      	mov	r3, r1
 8005160:	4613      	mov	r3, r2
 8005162:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005164:	4b0b      	ldr	r3, [pc, #44]	; (8005194 <HAL_RCC_GetSysClockFreq+0x200>)
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	0c1b      	lsrs	r3, r3, #16
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	3301      	adds	r3, #1
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005174:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005176:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005178:	fbb2 f3f3 	udiv	r3, r2, r3
 800517c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800517e:	e002      	b.n	8005186 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005180:	4b05      	ldr	r3, [pc, #20]	; (8005198 <HAL_RCC_GetSysClockFreq+0x204>)
 8005182:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005184:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005186:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005188:	4618      	mov	r0, r3
 800518a:	3750      	adds	r7, #80	; 0x50
 800518c:	46bd      	mov	sp, r7
 800518e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005192:	bf00      	nop
 8005194:	40023800 	.word	0x40023800
 8005198:	00f42400 	.word	0x00f42400
 800519c:	007a1200 	.word	0x007a1200

080051a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051a0:	b480      	push	{r7}
 80051a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051a4:	4b03      	ldr	r3, [pc, #12]	; (80051b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80051a6:	681b      	ldr	r3, [r3, #0]
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	2000000c 	.word	0x2000000c

080051b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80051bc:	f7ff fff0 	bl	80051a0 <HAL_RCC_GetHCLKFreq>
 80051c0:	4602      	mov	r2, r0
 80051c2:	4b05      	ldr	r3, [pc, #20]	; (80051d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	0a9b      	lsrs	r3, r3, #10
 80051c8:	f003 0307 	and.w	r3, r3, #7
 80051cc:	4903      	ldr	r1, [pc, #12]	; (80051dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80051ce:	5ccb      	ldrb	r3, [r1, r3]
 80051d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	40023800 	.word	0x40023800
 80051dc:	08007f28 	.word	0x08007f28

080051e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80051e4:	f7ff ffdc 	bl	80051a0 <HAL_RCC_GetHCLKFreq>
 80051e8:	4602      	mov	r2, r0
 80051ea:	4b05      	ldr	r3, [pc, #20]	; (8005200 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	0b5b      	lsrs	r3, r3, #13
 80051f0:	f003 0307 	and.w	r3, r3, #7
 80051f4:	4903      	ldr	r1, [pc, #12]	; (8005204 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051f6:	5ccb      	ldrb	r3, [r1, r3]
 80051f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	40023800 	.word	0x40023800
 8005204:	08007f28 	.word	0x08007f28

08005208 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0301 	and.w	r3, r3, #1
 8005220:	2b00      	cmp	r3, #0
 8005222:	d10b      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800522c:	2b00      	cmp	r3, #0
 800522e:	d105      	bne.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005238:	2b00      	cmp	r3, #0
 800523a:	d075      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800523c:	4b91      	ldr	r3, [pc, #580]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005242:	f7fc ff73 	bl	800212c <HAL_GetTick>
 8005246:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005248:	e008      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800524a:	f7fc ff6f 	bl	800212c <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	2b02      	cmp	r3, #2
 8005256:	d901      	bls.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e189      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800525c:	4b8a      	ldr	r3, [pc, #552]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1f0      	bne.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b00      	cmp	r3, #0
 8005272:	d009      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	019a      	lsls	r2, r3, #6
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	071b      	lsls	r3, r3, #28
 8005280:	4981      	ldr	r1, [pc, #516]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005282:	4313      	orrs	r3, r2
 8005284:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	d01f      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005294:	4b7c      	ldr	r3, [pc, #496]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005296:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800529a:	0f1b      	lsrs	r3, r3, #28
 800529c:	f003 0307 	and.w	r3, r3, #7
 80052a0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	019a      	lsls	r2, r3, #6
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	061b      	lsls	r3, r3, #24
 80052ae:	431a      	orrs	r2, r3
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	071b      	lsls	r3, r3, #28
 80052b4:	4974      	ldr	r1, [pc, #464]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80052bc:	4b72      	ldr	r3, [pc, #456]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052c2:	f023 021f 	bic.w	r2, r3, #31
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69db      	ldr	r3, [r3, #28]
 80052ca:	3b01      	subs	r3, #1
 80052cc:	496e      	ldr	r1, [pc, #440]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052ce:	4313      	orrs	r3, r2
 80052d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d00d      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	019a      	lsls	r2, r3, #6
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	061b      	lsls	r3, r3, #24
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	071b      	lsls	r3, r3, #28
 80052f4:	4964      	ldr	r1, [pc, #400]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80052fc:	4b61      	ldr	r3, [pc, #388]	; (8005484 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80052fe:	2201      	movs	r2, #1
 8005300:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005302:	f7fc ff13 	bl	800212c <HAL_GetTick>
 8005306:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005308:	e008      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800530a:	f7fc ff0f 	bl	800212c <HAL_GetTick>
 800530e:	4602      	mov	r2, r0
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	1ad3      	subs	r3, r2, r3
 8005314:	2b02      	cmp	r3, #2
 8005316:	d901      	bls.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005318:	2303      	movs	r3, #3
 800531a:	e129      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800531c:	4b5a      	ldr	r3, [pc, #360]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005324:	2b00      	cmp	r3, #0
 8005326:	d0f0      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b00      	cmp	r3, #0
 8005332:	d105      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800533c:	2b00      	cmp	r3, #0
 800533e:	d079      	beq.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005340:	4b52      	ldr	r3, [pc, #328]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005346:	f7fc fef1 	bl	800212c <HAL_GetTick>
 800534a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800534c:	e008      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800534e:	f7fc feed 	bl	800212c <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d901      	bls.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e107      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005360:	4b49      	ldr	r3, [pc, #292]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005368:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800536c:	d0ef      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0304 	and.w	r3, r3, #4
 8005376:	2b00      	cmp	r3, #0
 8005378:	d020      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800537a:	4b43      	ldr	r3, [pc, #268]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800537c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005380:	0f1b      	lsrs	r3, r3, #28
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	019a      	lsls	r2, r3, #6
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	061b      	lsls	r3, r3, #24
 8005394:	431a      	orrs	r2, r3
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	071b      	lsls	r3, r3, #28
 800539a:	493b      	ldr	r1, [pc, #236]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80053a2:	4b39      	ldr	r3, [pc, #228]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053a8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	3b01      	subs	r3, #1
 80053b2:	021b      	lsls	r3, r3, #8
 80053b4:	4934      	ldr	r1, [pc, #208]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053b6:	4313      	orrs	r3, r2
 80053b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0308 	and.w	r3, r3, #8
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d01e      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053c8:	4b2f      	ldr	r3, [pc, #188]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ce:	0e1b      	lsrs	r3, r3, #24
 80053d0:	f003 030f 	and.w	r3, r3, #15
 80053d4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	019a      	lsls	r2, r3, #6
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	061b      	lsls	r3, r3, #24
 80053e0:	431a      	orrs	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	071b      	lsls	r3, r3, #28
 80053e8:	4927      	ldr	r1, [pc, #156]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80053f0:	4b25      	ldr	r3, [pc, #148]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fe:	4922      	ldr	r1, [pc, #136]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005400:	4313      	orrs	r3, r2
 8005402:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005406:	4b21      	ldr	r3, [pc, #132]	; (800548c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005408:	2201      	movs	r2, #1
 800540a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800540c:	f7fc fe8e 	bl	800212c <HAL_GetTick>
 8005410:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005412:	e008      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005414:	f7fc fe8a 	bl	800212c <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	2b02      	cmp	r3, #2
 8005420:	d901      	bls.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e0a4      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005426:	4b18      	ldr	r3, [pc, #96]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800542e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005432:	d1ef      	bne.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0320 	and.w	r3, r3, #32
 800543c:	2b00      	cmp	r3, #0
 800543e:	f000 808b 	beq.w	8005558 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005442:	2300      	movs	r3, #0
 8005444:	60fb      	str	r3, [r7, #12]
 8005446:	4b10      	ldr	r3, [pc, #64]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544a:	4a0f      	ldr	r2, [pc, #60]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800544c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005450:	6413      	str	r3, [r2, #64]	; 0x40
 8005452:	4b0d      	ldr	r3, [pc, #52]	; (8005488 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800545a:	60fb      	str	r3, [r7, #12]
 800545c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800545e:	4b0c      	ldr	r3, [pc, #48]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a0b      	ldr	r2, [pc, #44]	; (8005490 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005468:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800546a:	f7fc fe5f 	bl	800212c <HAL_GetTick>
 800546e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005470:	e010      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005472:	f7fc fe5b 	bl	800212c <HAL_GetTick>
 8005476:	4602      	mov	r2, r0
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	1ad3      	subs	r3, r2, r3
 800547c:	2b02      	cmp	r3, #2
 800547e:	d909      	bls.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e075      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005484:	42470068 	.word	0x42470068
 8005488:	40023800 	.word	0x40023800
 800548c:	42470070 	.word	0x42470070
 8005490:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005494:	4b38      	ldr	r3, [pc, #224]	; (8005578 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0e8      	beq.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80054a0:	4b36      	ldr	r3, [pc, #216]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054a8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d02f      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d028      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054be:	4b2f      	ldr	r3, [pc, #188]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054c6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054c8:	4b2d      	ldr	r3, [pc, #180]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80054ca:	2201      	movs	r2, #1
 80054cc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054ce:	4b2c      	ldr	r3, [pc, #176]	; (8005580 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80054d4:	4a29      	ldr	r2, [pc, #164]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80054da:	4b28      	ldr	r3, [pc, #160]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d114      	bne.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80054e6:	f7fc fe21 	bl	800212c <HAL_GetTick>
 80054ea:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054ec:	e00a      	b.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054ee:	f7fc fe1d 	bl	800212c <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d901      	bls.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e035      	b.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005504:	4b1d      	ldr	r3, [pc, #116]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005508:	f003 0302 	and.w	r3, r3, #2
 800550c:	2b00      	cmp	r3, #0
 800550e:	d0ee      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005514:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005518:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800551c:	d10d      	bne.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x332>
 800551e:	4b17      	ldr	r3, [pc, #92]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800552a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800552e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005532:	4912      	ldr	r1, [pc, #72]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005534:	4313      	orrs	r3, r2
 8005536:	608b      	str	r3, [r1, #8]
 8005538:	e005      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800553a:	4b10      	ldr	r3, [pc, #64]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	4a0f      	ldr	r2, [pc, #60]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005540:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005544:	6093      	str	r3, [r2, #8]
 8005546:	4b0d      	ldr	r3, [pc, #52]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005548:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005552:	490a      	ldr	r1, [pc, #40]	; (800557c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005554:	4313      	orrs	r3, r2
 8005556:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0310 	and.w	r3, r3, #16
 8005560:	2b00      	cmp	r3, #0
 8005562:	d004      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800556a:	4b06      	ldr	r3, [pc, #24]	; (8005584 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800556c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40007000 	.word	0x40007000
 800557c:	40023800 	.word	0x40023800
 8005580:	42470e40 	.word	0x42470e40
 8005584:	424711e0 	.word	0x424711e0

08005588 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e066      	b.n	800566c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	7f5b      	ldrb	r3, [r3, #29]
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d105      	bne.n	80055b4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f7fc fa8e 	bl	8001ad0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2202      	movs	r2, #2
 80055b8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	22ca      	movs	r2, #202	; 0xca
 80055c0:	625a      	str	r2, [r3, #36]	; 0x24
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2253      	movs	r2, #83	; 0x53
 80055c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f9c1 	bl	8005952 <RTC_EnterInitMode>
 80055d0:	4603      	mov	r3, r0
 80055d2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80055d4:	7bfb      	ldrb	r3, [r7, #15]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d12c      	bne.n	8005634 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	6812      	ldr	r2, [r2, #0]
 80055e4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80055e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055ec:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6899      	ldr	r1, [r3, #8]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685a      	ldr	r2, [r3, #4]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	431a      	orrs	r2, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	431a      	orrs	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	68d2      	ldr	r2, [r2, #12]
 8005614:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	6919      	ldr	r1, [r3, #16]
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	041a      	lsls	r2, r3, #16
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	430a      	orrs	r2, r1
 8005628:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f9c8 	bl	80059c0 <RTC_ExitInitMode>
 8005630:	4603      	mov	r3, r0
 8005632:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005634:	7bfb      	ldrb	r3, [r7, #15]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d113      	bne.n	8005662 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005648:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	699a      	ldr	r2, [r3, #24]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	430a      	orrs	r2, r1
 800565a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	22ff      	movs	r2, #255	; 0xff
 8005668:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800566a:	7bfb      	ldrb	r3, [r7, #15]
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005674:	b590      	push	{r4, r7, lr}
 8005676:	b087      	sub	sp, #28
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005680:	2300      	movs	r3, #0
 8005682:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	7f1b      	ldrb	r3, [r3, #28]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d101      	bne.n	8005690 <HAL_RTC_SetTime+0x1c>
 800568c:	2302      	movs	r3, #2
 800568e:	e087      	b.n	80057a0 <HAL_RTC_SetTime+0x12c>
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2201      	movs	r2, #1
 8005694:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2202      	movs	r2, #2
 800569a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d126      	bne.n	80056f0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d102      	bne.n	80056b6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	2200      	movs	r2, #0
 80056b4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 f9a5 	bl	8005a0a <RTC_ByteToBcd2>
 80056c0:	4603      	mov	r3, r0
 80056c2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	785b      	ldrb	r3, [r3, #1]
 80056c8:	4618      	mov	r0, r3
 80056ca:	f000 f99e 	bl	8005a0a <RTC_ByteToBcd2>
 80056ce:	4603      	mov	r3, r0
 80056d0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80056d2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	789b      	ldrb	r3, [r3, #2]
 80056d8:	4618      	mov	r0, r3
 80056da:	f000 f996 	bl	8005a0a <RTC_ByteToBcd2>
 80056de:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80056e0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	78db      	ldrb	r3, [r3, #3]
 80056e8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80056ea:	4313      	orrs	r3, r2
 80056ec:	617b      	str	r3, [r7, #20]
 80056ee:	e018      	b.n	8005722 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d102      	bne.n	8005704 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	2200      	movs	r2, #0
 8005702:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	785b      	ldrb	r3, [r3, #1]
 800570e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005710:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005712:	68ba      	ldr	r2, [r7, #8]
 8005714:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005716:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	78db      	ldrb	r3, [r3, #3]
 800571c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800571e:	4313      	orrs	r3, r2
 8005720:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	22ca      	movs	r2, #202	; 0xca
 8005728:	625a      	str	r2, [r3, #36]	; 0x24
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2253      	movs	r2, #83	; 0x53
 8005730:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 f90d 	bl	8005952 <RTC_EnterInitMode>
 8005738:	4603      	mov	r3, r0
 800573a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800573c:	7cfb      	ldrb	r3, [r7, #19]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d120      	bne.n	8005784 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800574c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005750:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005760:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	6899      	ldr	r1, [r3, #8]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	68da      	ldr	r2, [r3, #12]
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	431a      	orrs	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 f920 	bl	80059c0 <RTC_ExitInitMode>
 8005780:	4603      	mov	r3, r0
 8005782:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005784:	7cfb      	ldrb	r3, [r7, #19]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d102      	bne.n	8005790 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2201      	movs	r2, #1
 800578e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	22ff      	movs	r2, #255	; 0xff
 8005796:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	771a      	strb	r2, [r3, #28]

  return status;
 800579e:	7cfb      	ldrb	r3, [r7, #19]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	371c      	adds	r7, #28
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd90      	pop	{r4, r7, pc}

080057a8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b086      	sub	sp, #24
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80057da:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80057de:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	0c1b      	lsrs	r3, r3, #16
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057ea:	b2da      	uxtb	r2, r3
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	0a1b      	lsrs	r3, r3, #8
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057fa:	b2da      	uxtb	r2, r3
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	b2db      	uxtb	r3, r3
 8005804:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005808:	b2da      	uxtb	r2, r3
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	0d9b      	lsrs	r3, r3, #22
 8005812:	b2db      	uxtb	r3, r3
 8005814:	f003 0301 	and.w	r3, r3, #1
 8005818:	b2da      	uxtb	r2, r3
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d11a      	bne.n	800585a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	4618      	mov	r0, r3
 800582a:	f000 f90b 	bl	8005a44 <RTC_Bcd2ToByte>
 800582e:	4603      	mov	r3, r0
 8005830:	461a      	mov	r2, r3
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	785b      	ldrb	r3, [r3, #1]
 800583a:	4618      	mov	r0, r3
 800583c:	f000 f902 	bl	8005a44 <RTC_Bcd2ToByte>
 8005840:	4603      	mov	r3, r0
 8005842:	461a      	mov	r2, r3
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	789b      	ldrb	r3, [r3, #2]
 800584c:	4618      	mov	r0, r3
 800584e:	f000 f8f9 	bl	8005a44 <RTC_Bcd2ToByte>
 8005852:	4603      	mov	r3, r0
 8005854:	461a      	mov	r2, r3
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3718      	adds	r7, #24
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b086      	sub	sp, #24
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005870:	2300      	movs	r3, #0
 8005872:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800587e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005882:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	0c1b      	lsrs	r3, r3, #16
 8005888:	b2da      	uxtb	r2, r3
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	0a1b      	lsrs	r3, r3, #8
 8005892:	b2db      	uxtb	r3, r3
 8005894:	f003 031f 	and.w	r3, r3, #31
 8005898:	b2da      	uxtb	r2, r3
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	0b5b      	lsrs	r3, r3, #13
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	f003 0307 	and.w	r3, r3, #7
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d11a      	bne.n	80058f8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	78db      	ldrb	r3, [r3, #3]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f000 f8bc 	bl	8005a44 <RTC_Bcd2ToByte>
 80058cc:	4603      	mov	r3, r0
 80058ce:	461a      	mov	r2, r3
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	785b      	ldrb	r3, [r3, #1]
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 f8b3 	bl	8005a44 <RTC_Bcd2ToByte>
 80058de:	4603      	mov	r3, r0
 80058e0:	461a      	mov	r2, r3
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	789b      	ldrb	r3, [r3, #2]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 f8aa 	bl	8005a44 <RTC_Bcd2ToByte>
 80058f0:	4603      	mov	r3, r0
 80058f2:	461a      	mov	r2, r3
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3718      	adds	r7, #24
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b084      	sub	sp, #16
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800590a:	2300      	movs	r3, #0
 800590c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68da      	ldr	r2, [r3, #12]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800591c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800591e:	f7fc fc05 	bl	800212c <HAL_GetTick>
 8005922:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005924:	e009      	b.n	800593a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005926:	f7fc fc01 	bl	800212c <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005934:	d901      	bls.n	800593a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e007      	b.n	800594a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	f003 0320 	and.w	r3, r3, #32
 8005944:	2b00      	cmp	r3, #0
 8005946:	d0ee      	beq.n	8005926 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005948:	2300      	movs	r3, #0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005952:	b580      	push	{r7, lr}
 8005954:	b084      	sub	sp, #16
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800595a:	2300      	movs	r3, #0
 800595c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800595e:	2300      	movs	r3, #0
 8005960:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800596c:	2b00      	cmp	r3, #0
 800596e:	d122      	bne.n	80059b6 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68da      	ldr	r2, [r3, #12]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800597e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005980:	f7fc fbd4 	bl	800212c <HAL_GetTick>
 8005984:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005986:	e00c      	b.n	80059a2 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005988:	f7fc fbd0 	bl	800212c <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005996:	d904      	bls.n	80059a2 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2204      	movs	r2, #4
 800599c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d102      	bne.n	80059b6 <RTC_EnterInitMode+0x64>
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d1e8      	bne.n	8005988 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80059b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059c8:	2300      	movs	r3, #0
 80059ca:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68da      	ldr	r2, [r3, #12]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059da:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f003 0320 	and.w	r3, r3, #32
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d10a      	bne.n	8005a00 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f7ff ff89 	bl	8005902 <HAL_RTC_WaitForSynchro>
 80059f0:	4603      	mov	r3, r0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d004      	beq.n	8005a00 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2204      	movs	r2, #4
 80059fa:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b085      	sub	sp, #20
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	4603      	mov	r3, r0
 8005a12:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005a18:	e005      	b.n	8005a26 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005a1a:	7bfb      	ldrb	r3, [r7, #15]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8005a20:	79fb      	ldrb	r3, [r7, #7]
 8005a22:	3b0a      	subs	r3, #10
 8005a24:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005a26:	79fb      	ldrb	r3, [r7, #7]
 8005a28:	2b09      	cmp	r3, #9
 8005a2a:	d8f6      	bhi.n	8005a1a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005a2c:	7bfb      	ldrb	r3, [r7, #15]
 8005a2e:	011b      	lsls	r3, r3, #4
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	79fb      	ldrb	r3, [r7, #7]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	b2db      	uxtb	r3, r3
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8005a52:	79fb      	ldrb	r3, [r7, #7]
 8005a54:	091b      	lsrs	r3, r3, #4
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	461a      	mov	r2, r3
 8005a5a:	0092      	lsls	r2, r2, #2
 8005a5c:	4413      	add	r3, r2
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8005a62:	79fb      	ldrb	r3, [r7, #7]
 8005a64:	f003 030f 	and.w	r3, r3, #15
 8005a68:	b2da      	uxtb	r2, r3
 8005a6a:	7bfb      	ldrb	r3, [r7, #15]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	b2db      	uxtb	r3, r3
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3714      	adds	r7, #20
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b082      	sub	sp, #8
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e041      	b.n	8005b12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d106      	bne.n	8005aa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f7fc f960 	bl	8001d68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2202      	movs	r2, #2
 8005aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	4619      	mov	r1, r3
 8005aba:	4610      	mov	r0, r2
 8005abc:	f000 fb48 	bl	8006150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b082      	sub	sp, #8
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e041      	b.n	8005bb0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d106      	bne.n	8005b46 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f839 	bl	8005bb8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2202      	movs	r2, #2
 8005b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	3304      	adds	r3, #4
 8005b56:	4619      	mov	r1, r3
 8005b58:	4610      	mov	r0, r2
 8005b5a:	f000 faf9 	bl	8006150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2201      	movs	r2, #1
 8005b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2201      	movs	r2, #1
 8005b92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3708      	adds	r7, #8
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d109      	bne.n	8005bf0 <HAL_TIM_PWM_Start+0x24>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	bf14      	ite	ne
 8005be8:	2301      	movne	r3, #1
 8005bea:	2300      	moveq	r3, #0
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	e022      	b.n	8005c36 <HAL_TIM_PWM_Start+0x6a>
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	2b04      	cmp	r3, #4
 8005bf4:	d109      	bne.n	8005c0a <HAL_TIM_PWM_Start+0x3e>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	bf14      	ite	ne
 8005c02:	2301      	movne	r3, #1
 8005c04:	2300      	moveq	r3, #0
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	e015      	b.n	8005c36 <HAL_TIM_PWM_Start+0x6a>
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	2b08      	cmp	r3, #8
 8005c0e:	d109      	bne.n	8005c24 <HAL_TIM_PWM_Start+0x58>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	bf14      	ite	ne
 8005c1c:	2301      	movne	r3, #1
 8005c1e:	2300      	moveq	r3, #0
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	e008      	b.n	8005c36 <HAL_TIM_PWM_Start+0x6a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	bf14      	ite	ne
 8005c30:	2301      	movne	r3, #1
 8005c32:	2300      	moveq	r3, #0
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e07c      	b.n	8005d38 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d104      	bne.n	8005c4e <HAL_TIM_PWM_Start+0x82>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2202      	movs	r2, #2
 8005c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c4c:	e013      	b.n	8005c76 <HAL_TIM_PWM_Start+0xaa>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	2b04      	cmp	r3, #4
 8005c52:	d104      	bne.n	8005c5e <HAL_TIM_PWM_Start+0x92>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2202      	movs	r2, #2
 8005c58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c5c:	e00b      	b.n	8005c76 <HAL_TIM_PWM_Start+0xaa>
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	2b08      	cmp	r3, #8
 8005c62:	d104      	bne.n	8005c6e <HAL_TIM_PWM_Start+0xa2>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2202      	movs	r2, #2
 8005c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c6c:	e003      	b.n	8005c76 <HAL_TIM_PWM_Start+0xaa>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2202      	movs	r2, #2
 8005c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	6839      	ldr	r1, [r7, #0]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fd50 	bl	8006724 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a2d      	ldr	r2, [pc, #180]	; (8005d40 <HAL_TIM_PWM_Start+0x174>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d004      	beq.n	8005c98 <HAL_TIM_PWM_Start+0xcc>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a2c      	ldr	r2, [pc, #176]	; (8005d44 <HAL_TIM_PWM_Start+0x178>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d101      	bne.n	8005c9c <HAL_TIM_PWM_Start+0xd0>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e000      	b.n	8005c9e <HAL_TIM_PWM_Start+0xd2>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d007      	beq.n	8005cb2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cb0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a22      	ldr	r2, [pc, #136]	; (8005d40 <HAL_TIM_PWM_Start+0x174>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d022      	beq.n	8005d02 <HAL_TIM_PWM_Start+0x136>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cc4:	d01d      	beq.n	8005d02 <HAL_TIM_PWM_Start+0x136>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a1f      	ldr	r2, [pc, #124]	; (8005d48 <HAL_TIM_PWM_Start+0x17c>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d018      	beq.n	8005d02 <HAL_TIM_PWM_Start+0x136>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a1d      	ldr	r2, [pc, #116]	; (8005d4c <HAL_TIM_PWM_Start+0x180>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d013      	beq.n	8005d02 <HAL_TIM_PWM_Start+0x136>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a1c      	ldr	r2, [pc, #112]	; (8005d50 <HAL_TIM_PWM_Start+0x184>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d00e      	beq.n	8005d02 <HAL_TIM_PWM_Start+0x136>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a16      	ldr	r2, [pc, #88]	; (8005d44 <HAL_TIM_PWM_Start+0x178>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d009      	beq.n	8005d02 <HAL_TIM_PWM_Start+0x136>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a18      	ldr	r2, [pc, #96]	; (8005d54 <HAL_TIM_PWM_Start+0x188>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d004      	beq.n	8005d02 <HAL_TIM_PWM_Start+0x136>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a16      	ldr	r2, [pc, #88]	; (8005d58 <HAL_TIM_PWM_Start+0x18c>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d111      	bne.n	8005d26 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f003 0307 	and.w	r3, r3, #7
 8005d0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2b06      	cmp	r3, #6
 8005d12:	d010      	beq.n	8005d36 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0201 	orr.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d24:	e007      	b.n	8005d36 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f042 0201 	orr.w	r2, r2, #1
 8005d34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3710      	adds	r7, #16
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	40010000 	.word	0x40010000
 8005d44:	40010400 	.word	0x40010400
 8005d48:	40000400 	.word	0x40000400
 8005d4c:	40000800 	.word	0x40000800
 8005d50:	40000c00 	.word	0x40000c00
 8005d54:	40014000 	.word	0x40014000
 8005d58:	40001800 	.word	0x40001800

08005d5c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	6839      	ldr	r1, [r7, #0]
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 fcd8 	bl	8006724 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a2e      	ldr	r2, [pc, #184]	; (8005e34 <HAL_TIM_PWM_Stop+0xd8>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d004      	beq.n	8005d88 <HAL_TIM_PWM_Stop+0x2c>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a2d      	ldr	r2, [pc, #180]	; (8005e38 <HAL_TIM_PWM_Stop+0xdc>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d101      	bne.n	8005d8c <HAL_TIM_PWM_Stop+0x30>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e000      	b.n	8005d8e <HAL_TIM_PWM_Stop+0x32>
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d017      	beq.n	8005dc2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	6a1a      	ldr	r2, [r3, #32]
 8005d98:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10f      	bne.n	8005dc2 <HAL_TIM_PWM_Stop+0x66>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	6a1a      	ldr	r2, [r3, #32]
 8005da8:	f240 4344 	movw	r3, #1092	; 0x444
 8005dac:	4013      	ands	r3, r2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d107      	bne.n	8005dc2 <HAL_TIM_PWM_Stop+0x66>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dc0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	6a1a      	ldr	r2, [r3, #32]
 8005dc8:	f241 1311 	movw	r3, #4369	; 0x1111
 8005dcc:	4013      	ands	r3, r2
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10f      	bne.n	8005df2 <HAL_TIM_PWM_Stop+0x96>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6a1a      	ldr	r2, [r3, #32]
 8005dd8:	f240 4344 	movw	r3, #1092	; 0x444
 8005ddc:	4013      	ands	r3, r2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d107      	bne.n	8005df2 <HAL_TIM_PWM_Stop+0x96>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0201 	bic.w	r2, r2, #1
 8005df0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d104      	bne.n	8005e02 <HAL_TIM_PWM_Stop+0xa6>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e00:	e013      	b.n	8005e2a <HAL_TIM_PWM_Stop+0xce>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d104      	bne.n	8005e12 <HAL_TIM_PWM_Stop+0xb6>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e10:	e00b      	b.n	8005e2a <HAL_TIM_PWM_Stop+0xce>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b08      	cmp	r3, #8
 8005e16:	d104      	bne.n	8005e22 <HAL_TIM_PWM_Stop+0xc6>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e20:	e003      	b.n	8005e2a <HAL_TIM_PWM_Stop+0xce>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3708      	adds	r7, #8
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	40010000 	.word	0x40010000
 8005e38:	40010400 	.word	0x40010400

08005e3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b086      	sub	sp, #24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d101      	bne.n	8005e5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e56:	2302      	movs	r3, #2
 8005e58:	e0ae      	b.n	8005fb8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2b0c      	cmp	r3, #12
 8005e66:	f200 809f 	bhi.w	8005fa8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005e6a:	a201      	add	r2, pc, #4	; (adr r2, 8005e70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e70:	08005ea5 	.word	0x08005ea5
 8005e74:	08005fa9 	.word	0x08005fa9
 8005e78:	08005fa9 	.word	0x08005fa9
 8005e7c:	08005fa9 	.word	0x08005fa9
 8005e80:	08005ee5 	.word	0x08005ee5
 8005e84:	08005fa9 	.word	0x08005fa9
 8005e88:	08005fa9 	.word	0x08005fa9
 8005e8c:	08005fa9 	.word	0x08005fa9
 8005e90:	08005f27 	.word	0x08005f27
 8005e94:	08005fa9 	.word	0x08005fa9
 8005e98:	08005fa9 	.word	0x08005fa9
 8005e9c:	08005fa9 	.word	0x08005fa9
 8005ea0:	08005f67 	.word	0x08005f67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68b9      	ldr	r1, [r7, #8]
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f000 f9f0 	bl	8006290 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	699a      	ldr	r2, [r3, #24]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f042 0208 	orr.w	r2, r2, #8
 8005ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	699a      	ldr	r2, [r3, #24]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f022 0204 	bic.w	r2, r2, #4
 8005ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	6999      	ldr	r1, [r3, #24]
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	691a      	ldr	r2, [r3, #16]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	619a      	str	r2, [r3, #24]
      break;
 8005ee2:	e064      	b.n	8005fae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	68b9      	ldr	r1, [r7, #8]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fa40 	bl	8006370 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699a      	ldr	r2, [r3, #24]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005efe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	699a      	ldr	r2, [r3, #24]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	6999      	ldr	r1, [r3, #24]
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	021a      	lsls	r2, r3, #8
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	430a      	orrs	r2, r1
 8005f22:	619a      	str	r2, [r3, #24]
      break;
 8005f24:	e043      	b.n	8005fae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68b9      	ldr	r1, [r7, #8]
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	f000 fa95 	bl	800645c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	69da      	ldr	r2, [r3, #28]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f042 0208 	orr.w	r2, r2, #8
 8005f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	69da      	ldr	r2, [r3, #28]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 0204 	bic.w	r2, r2, #4
 8005f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	69d9      	ldr	r1, [r3, #28]
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	691a      	ldr	r2, [r3, #16]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	430a      	orrs	r2, r1
 8005f62:	61da      	str	r2, [r3, #28]
      break;
 8005f64:	e023      	b.n	8005fae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68b9      	ldr	r1, [r7, #8]
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 fae9 	bl	8006544 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69da      	ldr	r2, [r3, #28]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	69da      	ldr	r2, [r3, #28]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	69d9      	ldr	r1, [r3, #28]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	021a      	lsls	r2, r3, #8
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	61da      	str	r2, [r3, #28]
      break;
 8005fa6:	e002      	b.n	8005fae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	75fb      	strb	r3, [r7, #23]
      break;
 8005fac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d101      	bne.n	8005fdc <HAL_TIM_ConfigClockSource+0x1c>
 8005fd8:	2302      	movs	r3, #2
 8005fda:	e0b4      	b.n	8006146 <HAL_TIM_ConfigClockSource+0x186>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005ffa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006002:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006014:	d03e      	beq.n	8006094 <HAL_TIM_ConfigClockSource+0xd4>
 8006016:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800601a:	f200 8087 	bhi.w	800612c <HAL_TIM_ConfigClockSource+0x16c>
 800601e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006022:	f000 8086 	beq.w	8006132 <HAL_TIM_ConfigClockSource+0x172>
 8006026:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800602a:	d87f      	bhi.n	800612c <HAL_TIM_ConfigClockSource+0x16c>
 800602c:	2b70      	cmp	r3, #112	; 0x70
 800602e:	d01a      	beq.n	8006066 <HAL_TIM_ConfigClockSource+0xa6>
 8006030:	2b70      	cmp	r3, #112	; 0x70
 8006032:	d87b      	bhi.n	800612c <HAL_TIM_ConfigClockSource+0x16c>
 8006034:	2b60      	cmp	r3, #96	; 0x60
 8006036:	d050      	beq.n	80060da <HAL_TIM_ConfigClockSource+0x11a>
 8006038:	2b60      	cmp	r3, #96	; 0x60
 800603a:	d877      	bhi.n	800612c <HAL_TIM_ConfigClockSource+0x16c>
 800603c:	2b50      	cmp	r3, #80	; 0x50
 800603e:	d03c      	beq.n	80060ba <HAL_TIM_ConfigClockSource+0xfa>
 8006040:	2b50      	cmp	r3, #80	; 0x50
 8006042:	d873      	bhi.n	800612c <HAL_TIM_ConfigClockSource+0x16c>
 8006044:	2b40      	cmp	r3, #64	; 0x40
 8006046:	d058      	beq.n	80060fa <HAL_TIM_ConfigClockSource+0x13a>
 8006048:	2b40      	cmp	r3, #64	; 0x40
 800604a:	d86f      	bhi.n	800612c <HAL_TIM_ConfigClockSource+0x16c>
 800604c:	2b30      	cmp	r3, #48	; 0x30
 800604e:	d064      	beq.n	800611a <HAL_TIM_ConfigClockSource+0x15a>
 8006050:	2b30      	cmp	r3, #48	; 0x30
 8006052:	d86b      	bhi.n	800612c <HAL_TIM_ConfigClockSource+0x16c>
 8006054:	2b20      	cmp	r3, #32
 8006056:	d060      	beq.n	800611a <HAL_TIM_ConfigClockSource+0x15a>
 8006058:	2b20      	cmp	r3, #32
 800605a:	d867      	bhi.n	800612c <HAL_TIM_ConfigClockSource+0x16c>
 800605c:	2b00      	cmp	r3, #0
 800605e:	d05c      	beq.n	800611a <HAL_TIM_ConfigClockSource+0x15a>
 8006060:	2b10      	cmp	r3, #16
 8006062:	d05a      	beq.n	800611a <HAL_TIM_ConfigClockSource+0x15a>
 8006064:	e062      	b.n	800612c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6818      	ldr	r0, [r3, #0]
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	6899      	ldr	r1, [r3, #8]
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	f000 fb35 	bl	80066e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006088:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68ba      	ldr	r2, [r7, #8]
 8006090:	609a      	str	r2, [r3, #8]
      break;
 8006092:	e04f      	b.n	8006134 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6818      	ldr	r0, [r3, #0]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	6899      	ldr	r1, [r3, #8]
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685a      	ldr	r2, [r3, #4]
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f000 fb1e 	bl	80066e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	689a      	ldr	r2, [r3, #8]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80060b6:	609a      	str	r2, [r3, #8]
      break;
 80060b8:	e03c      	b.n	8006134 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6818      	ldr	r0, [r3, #0]
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	6859      	ldr	r1, [r3, #4]
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	461a      	mov	r2, r3
 80060c8:	f000 fa92 	bl	80065f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2150      	movs	r1, #80	; 0x50
 80060d2:	4618      	mov	r0, r3
 80060d4:	f000 faeb 	bl	80066ae <TIM_ITRx_SetConfig>
      break;
 80060d8:	e02c      	b.n	8006134 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6818      	ldr	r0, [r3, #0]
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	6859      	ldr	r1, [r3, #4]
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	461a      	mov	r2, r3
 80060e8:	f000 fab1 	bl	800664e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2160      	movs	r1, #96	; 0x60
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 fadb 	bl	80066ae <TIM_ITRx_SetConfig>
      break;
 80060f8:	e01c      	b.n	8006134 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6818      	ldr	r0, [r3, #0]
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	6859      	ldr	r1, [r3, #4]
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	461a      	mov	r2, r3
 8006108:	f000 fa72 	bl	80065f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2140      	movs	r1, #64	; 0x40
 8006112:	4618      	mov	r0, r3
 8006114:	f000 facb 	bl	80066ae <TIM_ITRx_SetConfig>
      break;
 8006118:	e00c      	b.n	8006134 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4619      	mov	r1, r3
 8006124:	4610      	mov	r0, r2
 8006126:	f000 fac2 	bl	80066ae <TIM_ITRx_SetConfig>
      break;
 800612a:	e003      	b.n	8006134 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	73fb      	strb	r3, [r7, #15]
      break;
 8006130:	e000      	b.n	8006134 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006132:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006144:	7bfb      	ldrb	r3, [r7, #15]
}
 8006146:	4618      	mov	r0, r3
 8006148:	3710      	adds	r7, #16
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
	...

08006150 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a40      	ldr	r2, [pc, #256]	; (8006264 <TIM_Base_SetConfig+0x114>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d013      	beq.n	8006190 <TIM_Base_SetConfig+0x40>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800616e:	d00f      	beq.n	8006190 <TIM_Base_SetConfig+0x40>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a3d      	ldr	r2, [pc, #244]	; (8006268 <TIM_Base_SetConfig+0x118>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d00b      	beq.n	8006190 <TIM_Base_SetConfig+0x40>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a3c      	ldr	r2, [pc, #240]	; (800626c <TIM_Base_SetConfig+0x11c>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d007      	beq.n	8006190 <TIM_Base_SetConfig+0x40>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a3b      	ldr	r2, [pc, #236]	; (8006270 <TIM_Base_SetConfig+0x120>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d003      	beq.n	8006190 <TIM_Base_SetConfig+0x40>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a3a      	ldr	r2, [pc, #232]	; (8006274 <TIM_Base_SetConfig+0x124>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d108      	bne.n	80061a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	4313      	orrs	r3, r2
 80061a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a2f      	ldr	r2, [pc, #188]	; (8006264 <TIM_Base_SetConfig+0x114>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d02b      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061b0:	d027      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a2c      	ldr	r2, [pc, #176]	; (8006268 <TIM_Base_SetConfig+0x118>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d023      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a2b      	ldr	r2, [pc, #172]	; (800626c <TIM_Base_SetConfig+0x11c>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d01f      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a2a      	ldr	r2, [pc, #168]	; (8006270 <TIM_Base_SetConfig+0x120>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d01b      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a29      	ldr	r2, [pc, #164]	; (8006274 <TIM_Base_SetConfig+0x124>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d017      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a28      	ldr	r2, [pc, #160]	; (8006278 <TIM_Base_SetConfig+0x128>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d013      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a27      	ldr	r2, [pc, #156]	; (800627c <TIM_Base_SetConfig+0x12c>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d00f      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a26      	ldr	r2, [pc, #152]	; (8006280 <TIM_Base_SetConfig+0x130>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d00b      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a25      	ldr	r2, [pc, #148]	; (8006284 <TIM_Base_SetConfig+0x134>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d007      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a24      	ldr	r2, [pc, #144]	; (8006288 <TIM_Base_SetConfig+0x138>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d003      	beq.n	8006202 <TIM_Base_SetConfig+0xb2>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a23      	ldr	r2, [pc, #140]	; (800628c <TIM_Base_SetConfig+0x13c>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d108      	bne.n	8006214 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006208:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	4313      	orrs	r3, r2
 8006212:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	4313      	orrs	r3, r2
 8006220:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	68fa      	ldr	r2, [r7, #12]
 8006226:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a0a      	ldr	r2, [pc, #40]	; (8006264 <TIM_Base_SetConfig+0x114>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d003      	beq.n	8006248 <TIM_Base_SetConfig+0xf8>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a0c      	ldr	r2, [pc, #48]	; (8006274 <TIM_Base_SetConfig+0x124>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d103      	bne.n	8006250 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	691a      	ldr	r2, [r3, #16]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	615a      	str	r2, [r3, #20]
}
 8006256:	bf00      	nop
 8006258:	3714      	adds	r7, #20
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	40010000 	.word	0x40010000
 8006268:	40000400 	.word	0x40000400
 800626c:	40000800 	.word	0x40000800
 8006270:	40000c00 	.word	0x40000c00
 8006274:	40010400 	.word	0x40010400
 8006278:	40014000 	.word	0x40014000
 800627c:	40014400 	.word	0x40014400
 8006280:	40014800 	.word	0x40014800
 8006284:	40001800 	.word	0x40001800
 8006288:	40001c00 	.word	0x40001c00
 800628c:	40002000 	.word	0x40002000

08006290 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006290:	b480      	push	{r7}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	f023 0201 	bic.w	r2, r3, #1
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	699b      	ldr	r3, [r3, #24]
 80062b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f023 0303 	bic.w	r3, r3, #3
 80062c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	f023 0302 	bic.w	r3, r3, #2
 80062d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a20      	ldr	r2, [pc, #128]	; (8006368 <TIM_OC1_SetConfig+0xd8>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d003      	beq.n	80062f4 <TIM_OC1_SetConfig+0x64>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a1f      	ldr	r2, [pc, #124]	; (800636c <TIM_OC1_SetConfig+0xdc>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d10c      	bne.n	800630e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	f023 0308 	bic.w	r3, r3, #8
 80062fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	4313      	orrs	r3, r2
 8006304:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	f023 0304 	bic.w	r3, r3, #4
 800630c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a15      	ldr	r2, [pc, #84]	; (8006368 <TIM_OC1_SetConfig+0xd8>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d003      	beq.n	800631e <TIM_OC1_SetConfig+0x8e>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a14      	ldr	r2, [pc, #80]	; (800636c <TIM_OC1_SetConfig+0xdc>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d111      	bne.n	8006342 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006324:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800632c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	693a      	ldr	r2, [r7, #16]
 8006334:	4313      	orrs	r3, r2
 8006336:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	4313      	orrs	r3, r2
 8006340:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	693a      	ldr	r2, [r7, #16]
 8006346:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	685a      	ldr	r2, [r3, #4]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	621a      	str	r2, [r3, #32]
}
 800635c:	bf00      	nop
 800635e:	371c      	adds	r7, #28
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr
 8006368:	40010000 	.word	0x40010000
 800636c:	40010400 	.word	0x40010400

08006370 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006370:	b480      	push	{r7}
 8006372:	b087      	sub	sp, #28
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a1b      	ldr	r3, [r3, #32]
 800637e:	f023 0210 	bic.w	r2, r3, #16
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	699b      	ldr	r3, [r3, #24]
 8006396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800639e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	021b      	lsls	r3, r3, #8
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	f023 0320 	bic.w	r3, r3, #32
 80063ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	011b      	lsls	r3, r3, #4
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a22      	ldr	r2, [pc, #136]	; (8006454 <TIM_OC2_SetConfig+0xe4>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d003      	beq.n	80063d8 <TIM_OC2_SetConfig+0x68>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	4a21      	ldr	r2, [pc, #132]	; (8006458 <TIM_OC2_SetConfig+0xe8>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d10d      	bne.n	80063f4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	011b      	lsls	r3, r3, #4
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a17      	ldr	r2, [pc, #92]	; (8006454 <TIM_OC2_SetConfig+0xe4>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d003      	beq.n	8006404 <TIM_OC2_SetConfig+0x94>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a16      	ldr	r2, [pc, #88]	; (8006458 <TIM_OC2_SetConfig+0xe8>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d113      	bne.n	800642c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800640a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006412:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	695b      	ldr	r3, [r3, #20]
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	4313      	orrs	r3, r2
 800641e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	4313      	orrs	r3, r2
 800642a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685a      	ldr	r2, [r3, #4]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	621a      	str	r2, [r3, #32]
}
 8006446:	bf00      	nop
 8006448:	371c      	adds	r7, #28
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	40010000 	.word	0x40010000
 8006458:	40010400 	.word	0x40010400

0800645c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800645c:	b480      	push	{r7}
 800645e:	b087      	sub	sp, #28
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a1b      	ldr	r3, [r3, #32]
 800646a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800648a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f023 0303 	bic.w	r3, r3, #3
 8006492:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	4313      	orrs	r3, r2
 800649c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80064a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	021b      	lsls	r3, r3, #8
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a21      	ldr	r2, [pc, #132]	; (800653c <TIM_OC3_SetConfig+0xe0>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d003      	beq.n	80064c2 <TIM_OC3_SetConfig+0x66>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a20      	ldr	r2, [pc, #128]	; (8006540 <TIM_OC3_SetConfig+0xe4>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d10d      	bne.n	80064de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	021b      	lsls	r3, r3, #8
 80064d0:	697a      	ldr	r2, [r7, #20]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a16      	ldr	r2, [pc, #88]	; (800653c <TIM_OC3_SetConfig+0xe0>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d003      	beq.n	80064ee <TIM_OC3_SetConfig+0x92>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a15      	ldr	r2, [pc, #84]	; (8006540 <TIM_OC3_SetConfig+0xe4>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d113      	bne.n	8006516 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	011b      	lsls	r3, r3, #4
 8006504:	693a      	ldr	r2, [r7, #16]
 8006506:	4313      	orrs	r3, r2
 8006508:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	699b      	ldr	r3, [r3, #24]
 800650e:	011b      	lsls	r3, r3, #4
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	4313      	orrs	r3, r2
 8006514:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	697a      	ldr	r2, [r7, #20]
 800652e:	621a      	str	r2, [r3, #32]
}
 8006530:	bf00      	nop
 8006532:	371c      	adds	r7, #28
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr
 800653c:	40010000 	.word	0x40010000
 8006540:	40010400 	.word	0x40010400

08006544 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006544:	b480      	push	{r7}
 8006546:	b087      	sub	sp, #28
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	69db      	ldr	r3, [r3, #28]
 800656a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800657a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	021b      	lsls	r3, r3, #8
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	4313      	orrs	r3, r2
 8006586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800658e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	031b      	lsls	r3, r3, #12
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	4313      	orrs	r3, r2
 800659a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a12      	ldr	r2, [pc, #72]	; (80065e8 <TIM_OC4_SetConfig+0xa4>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d003      	beq.n	80065ac <TIM_OC4_SetConfig+0x68>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a11      	ldr	r2, [pc, #68]	; (80065ec <TIM_OC4_SetConfig+0xa8>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d109      	bne.n	80065c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80065b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	695b      	ldr	r3, [r3, #20]
 80065b8:	019b      	lsls	r3, r3, #6
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	4313      	orrs	r3, r2
 80065be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	697a      	ldr	r2, [r7, #20]
 80065c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	68fa      	ldr	r2, [r7, #12]
 80065ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	685a      	ldr	r2, [r3, #4]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	621a      	str	r2, [r3, #32]
}
 80065da:	bf00      	nop
 80065dc:	371c      	adds	r7, #28
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop
 80065e8:	40010000 	.word	0x40010000
 80065ec:	40010400 	.word	0x40010400

080065f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	f023 0201 	bic.w	r2, r3, #1
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800661a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	011b      	lsls	r3, r3, #4
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	4313      	orrs	r3, r2
 8006624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f023 030a 	bic.w	r3, r3, #10
 800662c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	693a      	ldr	r2, [r7, #16]
 800663a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	621a      	str	r2, [r3, #32]
}
 8006642:	bf00      	nop
 8006644:	371c      	adds	r7, #28
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800664e:	b480      	push	{r7}
 8006650:	b087      	sub	sp, #28
 8006652:	af00      	add	r7, sp, #0
 8006654:	60f8      	str	r0, [r7, #12]
 8006656:	60b9      	str	r1, [r7, #8]
 8006658:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6a1b      	ldr	r3, [r3, #32]
 800665e:	f023 0210 	bic.w	r2, r3, #16
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006678:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	031b      	lsls	r3, r3, #12
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4313      	orrs	r3, r2
 8006682:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800668a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	011b      	lsls	r3, r3, #4
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	4313      	orrs	r3, r2
 8006694:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	621a      	str	r2, [r3, #32]
}
 80066a2:	bf00      	nop
 80066a4:	371c      	adds	r7, #28
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr

080066ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066ae:	b480      	push	{r7}
 80066b0:	b085      	sub	sp, #20
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
 80066b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	f043 0307 	orr.w	r3, r3, #7
 80066d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	609a      	str	r2, [r3, #8]
}
 80066d8:	bf00      	nop
 80066da:	3714      	adds	r7, #20
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b087      	sub	sp, #28
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	607a      	str	r2, [r7, #4]
 80066f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	021a      	lsls	r2, r3, #8
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	431a      	orrs	r2, r3
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	4313      	orrs	r3, r2
 800670c:	697a      	ldr	r2, [r7, #20]
 800670e:	4313      	orrs	r3, r2
 8006710:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	697a      	ldr	r2, [r7, #20]
 8006716:	609a      	str	r2, [r3, #8]
}
 8006718:	bf00      	nop
 800671a:	371c      	adds	r7, #28
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	f003 031f 	and.w	r3, r3, #31
 8006736:	2201      	movs	r2, #1
 8006738:	fa02 f303 	lsl.w	r3, r2, r3
 800673c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6a1a      	ldr	r2, [r3, #32]
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	43db      	mvns	r3, r3
 8006746:	401a      	ands	r2, r3
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6a1a      	ldr	r2, [r3, #32]
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	f003 031f 	and.w	r3, r3, #31
 8006756:	6879      	ldr	r1, [r7, #4]
 8006758:	fa01 f303 	lsl.w	r3, r1, r3
 800675c:	431a      	orrs	r2, r3
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	621a      	str	r2, [r3, #32]
}
 8006762:	bf00      	nop
 8006764:	371c      	adds	r7, #28
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
	...

08006770 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006780:	2b01      	cmp	r3, #1
 8006782:	d101      	bne.n	8006788 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006784:	2302      	movs	r3, #2
 8006786:	e05a      	b.n	800683e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2202      	movs	r2, #2
 8006794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a21      	ldr	r2, [pc, #132]	; (800684c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d022      	beq.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067d4:	d01d      	beq.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a1d      	ldr	r2, [pc, #116]	; (8006850 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d018      	beq.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a1b      	ldr	r2, [pc, #108]	; (8006854 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d013      	beq.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a1a      	ldr	r2, [pc, #104]	; (8006858 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d00e      	beq.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a18      	ldr	r2, [pc, #96]	; (800685c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d009      	beq.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a17      	ldr	r2, [pc, #92]	; (8006860 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d004      	beq.n	8006812 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a15      	ldr	r2, [pc, #84]	; (8006864 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d10c      	bne.n	800682c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006818:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	68ba      	ldr	r2, [r7, #8]
 8006820:	4313      	orrs	r3, r2
 8006822:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68ba      	ldr	r2, [r7, #8]
 800682a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	40010000 	.word	0x40010000
 8006850:	40000400 	.word	0x40000400
 8006854:	40000800 	.word	0x40000800
 8006858:	40000c00 	.word	0x40000c00
 800685c:	40010400 	.word	0x40010400
 8006860:	40014000 	.word	0x40014000
 8006864:	40001800 	.word	0x40001800

08006868 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e03f      	b.n	80068fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b00      	cmp	r3, #0
 8006884:	d106      	bne.n	8006894 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f7fb faec 	bl	8001e6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2224      	movs	r2, #36	; 0x24
 8006898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68da      	ldr	r2, [r3, #12]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80068aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 f829 	bl	8006904 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	691a      	ldr	r2, [r3, #16]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	695a      	ldr	r2, [r3, #20]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68da      	ldr	r2, [r3, #12]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2220      	movs	r2, #32
 80068ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2220      	movs	r2, #32
 80068f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
	...

08006904 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006908:	b0c0      	sub	sp, #256	; 0x100
 800690a:	af00      	add	r7, sp, #0
 800690c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800691c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006920:	68d9      	ldr	r1, [r3, #12]
 8006922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	ea40 0301 	orr.w	r3, r0, r1
 800692c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800692e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006932:	689a      	ldr	r2, [r3, #8]
 8006934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	431a      	orrs	r2, r3
 800693c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	431a      	orrs	r2, r3
 8006944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	4313      	orrs	r3, r2
 800694c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800695c:	f021 010c 	bic.w	r1, r1, #12
 8006960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800696a:	430b      	orrs	r3, r1
 800696c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800696e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800697a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800697e:	6999      	ldr	r1, [r3, #24]
 8006980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	ea40 0301 	orr.w	r3, r0, r1
 800698a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800698c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	4b8f      	ldr	r3, [pc, #572]	; (8006bd0 <UART_SetConfig+0x2cc>)
 8006994:	429a      	cmp	r2, r3
 8006996:	d005      	beq.n	80069a4 <UART_SetConfig+0xa0>
 8006998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	4b8d      	ldr	r3, [pc, #564]	; (8006bd4 <UART_SetConfig+0x2d0>)
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d104      	bne.n	80069ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80069a4:	f7fe fc1c 	bl	80051e0 <HAL_RCC_GetPCLK2Freq>
 80069a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80069ac:	e003      	b.n	80069b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069ae:	f7fe fc03 	bl	80051b8 <HAL_RCC_GetPCLK1Freq>
 80069b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ba:	69db      	ldr	r3, [r3, #28]
 80069bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069c0:	f040 810c 	bne.w	8006bdc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069c8:	2200      	movs	r2, #0
 80069ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80069ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80069d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80069d6:	4622      	mov	r2, r4
 80069d8:	462b      	mov	r3, r5
 80069da:	1891      	adds	r1, r2, r2
 80069dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80069de:	415b      	adcs	r3, r3
 80069e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80069e6:	4621      	mov	r1, r4
 80069e8:	eb12 0801 	adds.w	r8, r2, r1
 80069ec:	4629      	mov	r1, r5
 80069ee:	eb43 0901 	adc.w	r9, r3, r1
 80069f2:	f04f 0200 	mov.w	r2, #0
 80069f6:	f04f 0300 	mov.w	r3, #0
 80069fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a06:	4690      	mov	r8, r2
 8006a08:	4699      	mov	r9, r3
 8006a0a:	4623      	mov	r3, r4
 8006a0c:	eb18 0303 	adds.w	r3, r8, r3
 8006a10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a14:	462b      	mov	r3, r5
 8006a16:	eb49 0303 	adc.w	r3, r9, r3
 8006a1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006a32:	460b      	mov	r3, r1
 8006a34:	18db      	adds	r3, r3, r3
 8006a36:	653b      	str	r3, [r7, #80]	; 0x50
 8006a38:	4613      	mov	r3, r2
 8006a3a:	eb42 0303 	adc.w	r3, r2, r3
 8006a3e:	657b      	str	r3, [r7, #84]	; 0x54
 8006a40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006a48:	f7f9 fc22 	bl	8000290 <__aeabi_uldivmod>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	460b      	mov	r3, r1
 8006a50:	4b61      	ldr	r3, [pc, #388]	; (8006bd8 <UART_SetConfig+0x2d4>)
 8006a52:	fba3 2302 	umull	r2, r3, r3, r2
 8006a56:	095b      	lsrs	r3, r3, #5
 8006a58:	011c      	lsls	r4, r3, #4
 8006a5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006a68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006a6c:	4642      	mov	r2, r8
 8006a6e:	464b      	mov	r3, r9
 8006a70:	1891      	adds	r1, r2, r2
 8006a72:	64b9      	str	r1, [r7, #72]	; 0x48
 8006a74:	415b      	adcs	r3, r3
 8006a76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006a7c:	4641      	mov	r1, r8
 8006a7e:	eb12 0a01 	adds.w	sl, r2, r1
 8006a82:	4649      	mov	r1, r9
 8006a84:	eb43 0b01 	adc.w	fp, r3, r1
 8006a88:	f04f 0200 	mov.w	r2, #0
 8006a8c:	f04f 0300 	mov.w	r3, #0
 8006a90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a9c:	4692      	mov	sl, r2
 8006a9e:	469b      	mov	fp, r3
 8006aa0:	4643      	mov	r3, r8
 8006aa2:	eb1a 0303 	adds.w	r3, sl, r3
 8006aa6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006aaa:	464b      	mov	r3, r9
 8006aac:	eb4b 0303 	adc.w	r3, fp, r3
 8006ab0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ac0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006ac4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006ac8:	460b      	mov	r3, r1
 8006aca:	18db      	adds	r3, r3, r3
 8006acc:	643b      	str	r3, [r7, #64]	; 0x40
 8006ace:	4613      	mov	r3, r2
 8006ad0:	eb42 0303 	adc.w	r3, r2, r3
 8006ad4:	647b      	str	r3, [r7, #68]	; 0x44
 8006ad6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ada:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006ade:	f7f9 fbd7 	bl	8000290 <__aeabi_uldivmod>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	4611      	mov	r1, r2
 8006ae8:	4b3b      	ldr	r3, [pc, #236]	; (8006bd8 <UART_SetConfig+0x2d4>)
 8006aea:	fba3 2301 	umull	r2, r3, r3, r1
 8006aee:	095b      	lsrs	r3, r3, #5
 8006af0:	2264      	movs	r2, #100	; 0x64
 8006af2:	fb02 f303 	mul.w	r3, r2, r3
 8006af6:	1acb      	subs	r3, r1, r3
 8006af8:	00db      	lsls	r3, r3, #3
 8006afa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006afe:	4b36      	ldr	r3, [pc, #216]	; (8006bd8 <UART_SetConfig+0x2d4>)
 8006b00:	fba3 2302 	umull	r2, r3, r3, r2
 8006b04:	095b      	lsrs	r3, r3, #5
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b0c:	441c      	add	r4, r3
 8006b0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b12:	2200      	movs	r2, #0
 8006b14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b18:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006b1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006b20:	4642      	mov	r2, r8
 8006b22:	464b      	mov	r3, r9
 8006b24:	1891      	adds	r1, r2, r2
 8006b26:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b28:	415b      	adcs	r3, r3
 8006b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b30:	4641      	mov	r1, r8
 8006b32:	1851      	adds	r1, r2, r1
 8006b34:	6339      	str	r1, [r7, #48]	; 0x30
 8006b36:	4649      	mov	r1, r9
 8006b38:	414b      	adcs	r3, r1
 8006b3a:	637b      	str	r3, [r7, #52]	; 0x34
 8006b3c:	f04f 0200 	mov.w	r2, #0
 8006b40:	f04f 0300 	mov.w	r3, #0
 8006b44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006b48:	4659      	mov	r1, fp
 8006b4a:	00cb      	lsls	r3, r1, #3
 8006b4c:	4651      	mov	r1, sl
 8006b4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b52:	4651      	mov	r1, sl
 8006b54:	00ca      	lsls	r2, r1, #3
 8006b56:	4610      	mov	r0, r2
 8006b58:	4619      	mov	r1, r3
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	189b      	adds	r3, r3, r2
 8006b60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b64:	464b      	mov	r3, r9
 8006b66:	460a      	mov	r2, r1
 8006b68:	eb42 0303 	adc.w	r3, r2, r3
 8006b6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006b7c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006b80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006b84:	460b      	mov	r3, r1
 8006b86:	18db      	adds	r3, r3, r3
 8006b88:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	eb42 0303 	adc.w	r3, r2, r3
 8006b90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006b9a:	f7f9 fb79 	bl	8000290 <__aeabi_uldivmod>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4b0d      	ldr	r3, [pc, #52]	; (8006bd8 <UART_SetConfig+0x2d4>)
 8006ba4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ba8:	095b      	lsrs	r3, r3, #5
 8006baa:	2164      	movs	r1, #100	; 0x64
 8006bac:	fb01 f303 	mul.w	r3, r1, r3
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	3332      	adds	r3, #50	; 0x32
 8006bb6:	4a08      	ldr	r2, [pc, #32]	; (8006bd8 <UART_SetConfig+0x2d4>)
 8006bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bbc:	095b      	lsrs	r3, r3, #5
 8006bbe:	f003 0207 	and.w	r2, r3, #7
 8006bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4422      	add	r2, r4
 8006bca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006bcc:	e106      	b.n	8006ddc <UART_SetConfig+0x4d8>
 8006bce:	bf00      	nop
 8006bd0:	40011000 	.word	0x40011000
 8006bd4:	40011400 	.word	0x40011400
 8006bd8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006bdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006be0:	2200      	movs	r2, #0
 8006be2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006be6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006bea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006bee:	4642      	mov	r2, r8
 8006bf0:	464b      	mov	r3, r9
 8006bf2:	1891      	adds	r1, r2, r2
 8006bf4:	6239      	str	r1, [r7, #32]
 8006bf6:	415b      	adcs	r3, r3
 8006bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8006bfa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006bfe:	4641      	mov	r1, r8
 8006c00:	1854      	adds	r4, r2, r1
 8006c02:	4649      	mov	r1, r9
 8006c04:	eb43 0501 	adc.w	r5, r3, r1
 8006c08:	f04f 0200 	mov.w	r2, #0
 8006c0c:	f04f 0300 	mov.w	r3, #0
 8006c10:	00eb      	lsls	r3, r5, #3
 8006c12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c16:	00e2      	lsls	r2, r4, #3
 8006c18:	4614      	mov	r4, r2
 8006c1a:	461d      	mov	r5, r3
 8006c1c:	4643      	mov	r3, r8
 8006c1e:	18e3      	adds	r3, r4, r3
 8006c20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c24:	464b      	mov	r3, r9
 8006c26:	eb45 0303 	adc.w	r3, r5, r3
 8006c2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c3e:	f04f 0200 	mov.w	r2, #0
 8006c42:	f04f 0300 	mov.w	r3, #0
 8006c46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006c4a:	4629      	mov	r1, r5
 8006c4c:	008b      	lsls	r3, r1, #2
 8006c4e:	4621      	mov	r1, r4
 8006c50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c54:	4621      	mov	r1, r4
 8006c56:	008a      	lsls	r2, r1, #2
 8006c58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006c5c:	f7f9 fb18 	bl	8000290 <__aeabi_uldivmod>
 8006c60:	4602      	mov	r2, r0
 8006c62:	460b      	mov	r3, r1
 8006c64:	4b60      	ldr	r3, [pc, #384]	; (8006de8 <UART_SetConfig+0x4e4>)
 8006c66:	fba3 2302 	umull	r2, r3, r3, r2
 8006c6a:	095b      	lsrs	r3, r3, #5
 8006c6c:	011c      	lsls	r4, r3, #4
 8006c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c72:	2200      	movs	r2, #0
 8006c74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006c7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006c80:	4642      	mov	r2, r8
 8006c82:	464b      	mov	r3, r9
 8006c84:	1891      	adds	r1, r2, r2
 8006c86:	61b9      	str	r1, [r7, #24]
 8006c88:	415b      	adcs	r3, r3
 8006c8a:	61fb      	str	r3, [r7, #28]
 8006c8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c90:	4641      	mov	r1, r8
 8006c92:	1851      	adds	r1, r2, r1
 8006c94:	6139      	str	r1, [r7, #16]
 8006c96:	4649      	mov	r1, r9
 8006c98:	414b      	adcs	r3, r1
 8006c9a:	617b      	str	r3, [r7, #20]
 8006c9c:	f04f 0200 	mov.w	r2, #0
 8006ca0:	f04f 0300 	mov.w	r3, #0
 8006ca4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ca8:	4659      	mov	r1, fp
 8006caa:	00cb      	lsls	r3, r1, #3
 8006cac:	4651      	mov	r1, sl
 8006cae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cb2:	4651      	mov	r1, sl
 8006cb4:	00ca      	lsls	r2, r1, #3
 8006cb6:	4610      	mov	r0, r2
 8006cb8:	4619      	mov	r1, r3
 8006cba:	4603      	mov	r3, r0
 8006cbc:	4642      	mov	r2, r8
 8006cbe:	189b      	adds	r3, r3, r2
 8006cc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006cc4:	464b      	mov	r3, r9
 8006cc6:	460a      	mov	r2, r1
 8006cc8:	eb42 0303 	adc.w	r3, r2, r3
 8006ccc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	67bb      	str	r3, [r7, #120]	; 0x78
 8006cda:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006cdc:	f04f 0200 	mov.w	r2, #0
 8006ce0:	f04f 0300 	mov.w	r3, #0
 8006ce4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006ce8:	4649      	mov	r1, r9
 8006cea:	008b      	lsls	r3, r1, #2
 8006cec:	4641      	mov	r1, r8
 8006cee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006cf2:	4641      	mov	r1, r8
 8006cf4:	008a      	lsls	r2, r1, #2
 8006cf6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006cfa:	f7f9 fac9 	bl	8000290 <__aeabi_uldivmod>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	4611      	mov	r1, r2
 8006d04:	4b38      	ldr	r3, [pc, #224]	; (8006de8 <UART_SetConfig+0x4e4>)
 8006d06:	fba3 2301 	umull	r2, r3, r3, r1
 8006d0a:	095b      	lsrs	r3, r3, #5
 8006d0c:	2264      	movs	r2, #100	; 0x64
 8006d0e:	fb02 f303 	mul.w	r3, r2, r3
 8006d12:	1acb      	subs	r3, r1, r3
 8006d14:	011b      	lsls	r3, r3, #4
 8006d16:	3332      	adds	r3, #50	; 0x32
 8006d18:	4a33      	ldr	r2, [pc, #204]	; (8006de8 <UART_SetConfig+0x4e4>)
 8006d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1e:	095b      	lsrs	r3, r3, #5
 8006d20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d24:	441c      	add	r4, r3
 8006d26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	673b      	str	r3, [r7, #112]	; 0x70
 8006d2e:	677a      	str	r2, [r7, #116]	; 0x74
 8006d30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006d34:	4642      	mov	r2, r8
 8006d36:	464b      	mov	r3, r9
 8006d38:	1891      	adds	r1, r2, r2
 8006d3a:	60b9      	str	r1, [r7, #8]
 8006d3c:	415b      	adcs	r3, r3
 8006d3e:	60fb      	str	r3, [r7, #12]
 8006d40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d44:	4641      	mov	r1, r8
 8006d46:	1851      	adds	r1, r2, r1
 8006d48:	6039      	str	r1, [r7, #0]
 8006d4a:	4649      	mov	r1, r9
 8006d4c:	414b      	adcs	r3, r1
 8006d4e:	607b      	str	r3, [r7, #4]
 8006d50:	f04f 0200 	mov.w	r2, #0
 8006d54:	f04f 0300 	mov.w	r3, #0
 8006d58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d5c:	4659      	mov	r1, fp
 8006d5e:	00cb      	lsls	r3, r1, #3
 8006d60:	4651      	mov	r1, sl
 8006d62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d66:	4651      	mov	r1, sl
 8006d68:	00ca      	lsls	r2, r1, #3
 8006d6a:	4610      	mov	r0, r2
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	4603      	mov	r3, r0
 8006d70:	4642      	mov	r2, r8
 8006d72:	189b      	adds	r3, r3, r2
 8006d74:	66bb      	str	r3, [r7, #104]	; 0x68
 8006d76:	464b      	mov	r3, r9
 8006d78:	460a      	mov	r2, r1
 8006d7a:	eb42 0303 	adc.w	r3, r2, r3
 8006d7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	663b      	str	r3, [r7, #96]	; 0x60
 8006d8a:	667a      	str	r2, [r7, #100]	; 0x64
 8006d8c:	f04f 0200 	mov.w	r2, #0
 8006d90:	f04f 0300 	mov.w	r3, #0
 8006d94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006d98:	4649      	mov	r1, r9
 8006d9a:	008b      	lsls	r3, r1, #2
 8006d9c:	4641      	mov	r1, r8
 8006d9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006da2:	4641      	mov	r1, r8
 8006da4:	008a      	lsls	r2, r1, #2
 8006da6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006daa:	f7f9 fa71 	bl	8000290 <__aeabi_uldivmod>
 8006dae:	4602      	mov	r2, r0
 8006db0:	460b      	mov	r3, r1
 8006db2:	4b0d      	ldr	r3, [pc, #52]	; (8006de8 <UART_SetConfig+0x4e4>)
 8006db4:	fba3 1302 	umull	r1, r3, r3, r2
 8006db8:	095b      	lsrs	r3, r3, #5
 8006dba:	2164      	movs	r1, #100	; 0x64
 8006dbc:	fb01 f303 	mul.w	r3, r1, r3
 8006dc0:	1ad3      	subs	r3, r2, r3
 8006dc2:	011b      	lsls	r3, r3, #4
 8006dc4:	3332      	adds	r3, #50	; 0x32
 8006dc6:	4a08      	ldr	r2, [pc, #32]	; (8006de8 <UART_SetConfig+0x4e4>)
 8006dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006dcc:	095b      	lsrs	r3, r3, #5
 8006dce:	f003 020f 	and.w	r2, r3, #15
 8006dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4422      	add	r2, r4
 8006dda:	609a      	str	r2, [r3, #8]
}
 8006ddc:	bf00      	nop
 8006dde:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006de2:	46bd      	mov	sp, r7
 8006de4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006de8:	51eb851f 	.word	0x51eb851f

08006dec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006dec:	b084      	sub	sp, #16
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b084      	sub	sp, #16
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
 8006df6:	f107 001c 	add.w	r0, r7, #28
 8006dfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d122      	bne.n	8006e4a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e08:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006e18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d105      	bne.n	8006e3e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 faa2 	bl	8007388 <USB_CoreReset>
 8006e44:	4603      	mov	r3, r0
 8006e46:	73fb      	strb	r3, [r7, #15]
 8006e48:	e01a      	b.n	8006e80 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 fa96 	bl	8007388 <USB_CoreReset>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006e60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d106      	bne.n	8006e74 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e6a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	639a      	str	r2, [r3, #56]	; 0x38
 8006e72:	e005      	b.n	8006e80 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e78:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e82:	2b01      	cmp	r3, #1
 8006e84:	d10b      	bne.n	8006e9e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	f043 0206 	orr.w	r2, r3, #6
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	f043 0220 	orr.w	r2, r3, #32
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3710      	adds	r7, #16
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006eaa:	b004      	add	sp, #16
 8006eac:	4770      	bx	lr

08006eae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006eae:	b480      	push	{r7}
 8006eb0:	b083      	sub	sp, #12
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f023 0201 	bic.w	r2, r3, #1
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	370c      	adds	r7, #12
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ece:	4770      	bx	lr

08006ed0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	460b      	mov	r3, r1
 8006eda:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006edc:	2300      	movs	r3, #0
 8006ede:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006eec:	78fb      	ldrb	r3, [r7, #3]
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d115      	bne.n	8006f1e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006efe:	2001      	movs	r0, #1
 8006f00:	f7fb f920 	bl	8002144 <HAL_Delay>
      ms++;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	3301      	adds	r3, #1
 8006f08:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 fa2e 	bl	800736c <USB_GetMode>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d01e      	beq.n	8006f54 <USB_SetCurrentMode+0x84>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2b31      	cmp	r3, #49	; 0x31
 8006f1a:	d9f0      	bls.n	8006efe <USB_SetCurrentMode+0x2e>
 8006f1c:	e01a      	b.n	8006f54 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006f1e:	78fb      	ldrb	r3, [r7, #3]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d115      	bne.n	8006f50 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006f30:	2001      	movs	r0, #1
 8006f32:	f7fb f907 	bl	8002144 <HAL_Delay>
      ms++;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 fa15 	bl	800736c <USB_GetMode>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d005      	beq.n	8006f54 <USB_SetCurrentMode+0x84>
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2b31      	cmp	r3, #49	; 0x31
 8006f4c:	d9f0      	bls.n	8006f30 <USB_SetCurrentMode+0x60>
 8006f4e:	e001      	b.n	8006f54 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e005      	b.n	8006f60 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2b32      	cmp	r3, #50	; 0x32
 8006f58:	d101      	bne.n	8006f5e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e000      	b.n	8006f60 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f68:	b084      	sub	sp, #16
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b086      	sub	sp, #24
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006f76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006f82:	2300      	movs	r3, #0
 8006f84:	613b      	str	r3, [r7, #16]
 8006f86:	e009      	b.n	8006f9c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	3340      	adds	r3, #64	; 0x40
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	4413      	add	r3, r2
 8006f92:	2200      	movs	r2, #0
 8006f94:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	613b      	str	r3, [r7, #16]
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	2b0e      	cmp	r3, #14
 8006fa0:	d9f2      	bls.n	8006f88 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006fa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d11c      	bne.n	8006fe2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006fb6:	f043 0302 	orr.w	r3, r3, #2
 8006fba:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fcc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	639a      	str	r2, [r3, #56]	; 0x38
 8006fe0:	e00b      	b.n	8006ffa <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ff2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007000:	461a      	mov	r2, r3
 8007002:	2300      	movs	r3, #0
 8007004:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800700c:	4619      	mov	r1, r3
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007014:	461a      	mov	r2, r3
 8007016:	680b      	ldr	r3, [r1, #0]
 8007018:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800701a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800701c:	2b01      	cmp	r3, #1
 800701e:	d10c      	bne.n	800703a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007022:	2b00      	cmp	r3, #0
 8007024:	d104      	bne.n	8007030 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007026:	2100      	movs	r1, #0
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 f965 	bl	80072f8 <USB_SetDevSpeed>
 800702e:	e008      	b.n	8007042 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007030:	2101      	movs	r1, #1
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f960 	bl	80072f8 <USB_SetDevSpeed>
 8007038:	e003      	b.n	8007042 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800703a:	2103      	movs	r1, #3
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 f95b 	bl	80072f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007042:	2110      	movs	r1, #16
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f8f3 	bl	8007230 <USB_FlushTxFifo>
 800704a:	4603      	mov	r3, r0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d001      	beq.n	8007054 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f000 f91f 	bl	8007298 <USB_FlushRxFifo>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d001      	beq.n	8007064 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800706a:	461a      	mov	r2, r3
 800706c:	2300      	movs	r3, #0
 800706e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007076:	461a      	mov	r2, r3
 8007078:	2300      	movs	r3, #0
 800707a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007082:	461a      	mov	r2, r3
 8007084:	2300      	movs	r3, #0
 8007086:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007088:	2300      	movs	r3, #0
 800708a:	613b      	str	r3, [r7, #16]
 800708c:	e043      	b.n	8007116 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	015a      	lsls	r2, r3, #5
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	4413      	add	r3, r2
 8007096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070a4:	d118      	bne.n	80070d8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d10a      	bne.n	80070c2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	015a      	lsls	r2, r3, #5
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	4413      	add	r3, r2
 80070b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070b8:	461a      	mov	r2, r3
 80070ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80070be:	6013      	str	r3, [r2, #0]
 80070c0:	e013      	b.n	80070ea <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	015a      	lsls	r2, r3, #5
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	4413      	add	r3, r2
 80070ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070ce:	461a      	mov	r2, r3
 80070d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	e008      	b.n	80070ea <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	015a      	lsls	r2, r3, #5
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	4413      	add	r3, r2
 80070e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070e4:	461a      	mov	r2, r3
 80070e6:	2300      	movs	r3, #0
 80070e8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	015a      	lsls	r2, r3, #5
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	4413      	add	r3, r2
 80070f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070f6:	461a      	mov	r2, r3
 80070f8:	2300      	movs	r3, #0
 80070fa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	015a      	lsls	r2, r3, #5
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	4413      	add	r3, r2
 8007104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007108:	461a      	mov	r2, r3
 800710a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800710e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	3301      	adds	r3, #1
 8007114:	613b      	str	r3, [r7, #16]
 8007116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007118:	693a      	ldr	r2, [r7, #16]
 800711a:	429a      	cmp	r2, r3
 800711c:	d3b7      	bcc.n	800708e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800711e:	2300      	movs	r3, #0
 8007120:	613b      	str	r3, [r7, #16]
 8007122:	e043      	b.n	80071ac <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	015a      	lsls	r2, r3, #5
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	4413      	add	r3, r2
 800712c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007136:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800713a:	d118      	bne.n	800716e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10a      	bne.n	8007158 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	015a      	lsls	r2, r3, #5
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	4413      	add	r3, r2
 800714a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800714e:	461a      	mov	r2, r3
 8007150:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007154:	6013      	str	r3, [r2, #0]
 8007156:	e013      	b.n	8007180 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	015a      	lsls	r2, r3, #5
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	4413      	add	r3, r2
 8007160:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007164:	461a      	mov	r2, r3
 8007166:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800716a:	6013      	str	r3, [r2, #0]
 800716c:	e008      	b.n	8007180 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	015a      	lsls	r2, r3, #5
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	4413      	add	r3, r2
 8007176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800717a:	461a      	mov	r2, r3
 800717c:	2300      	movs	r3, #0
 800717e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	015a      	lsls	r2, r3, #5
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	4413      	add	r3, r2
 8007188:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800718c:	461a      	mov	r2, r3
 800718e:	2300      	movs	r3, #0
 8007190:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	4413      	add	r3, r2
 800719a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800719e:	461a      	mov	r2, r3
 80071a0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80071a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	3301      	adds	r3, #1
 80071aa:	613b      	str	r3, [r7, #16]
 80071ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d3b7      	bcc.n	8007124 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071c6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80071d4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80071d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d105      	bne.n	80071e8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	699b      	ldr	r3, [r3, #24]
 80071e0:	f043 0210 	orr.w	r2, r3, #16
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	699a      	ldr	r2, [r3, #24]
 80071ec:	4b0f      	ldr	r3, [pc, #60]	; (800722c <USB_DevInit+0x2c4>)
 80071ee:	4313      	orrs	r3, r2
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80071f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d005      	beq.n	8007206 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	f043 0208 	orr.w	r2, r3, #8
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007206:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007208:	2b01      	cmp	r3, #1
 800720a:	d107      	bne.n	800721c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	699b      	ldr	r3, [r3, #24]
 8007210:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007214:	f043 0304 	orr.w	r3, r3, #4
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800721c:	7dfb      	ldrb	r3, [r7, #23]
}
 800721e:	4618      	mov	r0, r3
 8007220:	3718      	adds	r7, #24
 8007222:	46bd      	mov	sp, r7
 8007224:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007228:	b004      	add	sp, #16
 800722a:	4770      	bx	lr
 800722c:	803c3800 	.word	0x803c3800

08007230 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800723a:	2300      	movs	r3, #0
 800723c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	3301      	adds	r3, #1
 8007242:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	4a13      	ldr	r2, [pc, #76]	; (8007294 <USB_FlushTxFifo+0x64>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d901      	bls.n	8007250 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e01b      	b.n	8007288 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	2b00      	cmp	r3, #0
 8007256:	daf2      	bge.n	800723e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007258:	2300      	movs	r3, #0
 800725a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	019b      	lsls	r3, r3, #6
 8007260:	f043 0220 	orr.w	r2, r3, #32
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	3301      	adds	r3, #1
 800726c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	4a08      	ldr	r2, [pc, #32]	; (8007294 <USB_FlushTxFifo+0x64>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d901      	bls.n	800727a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e006      	b.n	8007288 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	f003 0320 	and.w	r3, r3, #32
 8007282:	2b20      	cmp	r3, #32
 8007284:	d0f0      	beq.n	8007268 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007286:	2300      	movs	r3, #0
}
 8007288:	4618      	mov	r0, r3
 800728a:	3714      	adds	r7, #20
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr
 8007294:	00030d40 	.word	0x00030d40

08007298 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072a0:	2300      	movs	r3, #0
 80072a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	3301      	adds	r3, #1
 80072a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	4a11      	ldr	r2, [pc, #68]	; (80072f4 <USB_FlushRxFifo+0x5c>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d901      	bls.n	80072b6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e018      	b.n	80072e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	691b      	ldr	r3, [r3, #16]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	daf2      	bge.n	80072a4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80072be:	2300      	movs	r3, #0
 80072c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2210      	movs	r2, #16
 80072c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	3301      	adds	r3, #1
 80072cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	4a08      	ldr	r2, [pc, #32]	; (80072f4 <USB_FlushRxFifo+0x5c>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d901      	bls.n	80072da <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80072d6:	2303      	movs	r3, #3
 80072d8:	e006      	b.n	80072e8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	691b      	ldr	r3, [r3, #16]
 80072de:	f003 0310 	and.w	r3, r3, #16
 80072e2:	2b10      	cmp	r3, #16
 80072e4:	d0f0      	beq.n	80072c8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3714      	adds	r7, #20
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr
 80072f4:	00030d40 	.word	0x00030d40

080072f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b085      	sub	sp, #20
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	460b      	mov	r3, r1
 8007302:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	78fb      	ldrb	r3, [r7, #3]
 8007312:	68f9      	ldr	r1, [r7, #12]
 8007314:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007318:	4313      	orrs	r3, r2
 800731a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3714      	adds	r7, #20
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr

0800732a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800732a:	b480      	push	{r7}
 800732c:	b085      	sub	sp, #20
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007344:	f023 0303 	bic.w	r3, r3, #3
 8007348:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007358:	f043 0302 	orr.w	r3, r3, #2
 800735c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3714      	adds	r7, #20
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	695b      	ldr	r3, [r3, #20]
 8007378:	f003 0301 	and.w	r3, r3, #1
}
 800737c:	4618      	mov	r0, r3
 800737e:	370c      	adds	r7, #12
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	3301      	adds	r3, #1
 8007398:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	4a13      	ldr	r2, [pc, #76]	; (80073ec <USB_CoreReset+0x64>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d901      	bls.n	80073a6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80073a2:	2303      	movs	r3, #3
 80073a4:	e01b      	b.n	80073de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	691b      	ldr	r3, [r3, #16]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	daf2      	bge.n	8007394 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80073ae:	2300      	movs	r3, #0
 80073b0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	691b      	ldr	r3, [r3, #16]
 80073b6:	f043 0201 	orr.w	r2, r3, #1
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	3301      	adds	r3, #1
 80073c2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	4a09      	ldr	r2, [pc, #36]	; (80073ec <USB_CoreReset+0x64>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d901      	bls.n	80073d0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80073cc:	2303      	movs	r3, #3
 80073ce:	e006      	b.n	80073de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d0f0      	beq.n	80073be <USB_CoreReset+0x36>

  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3714      	adds	r7, #20
 80073e2:	46bd      	mov	sp, r7
 80073e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop
 80073ec:	00030d40 	.word	0x00030d40

080073f0 <siprintf>:
 80073f0:	b40e      	push	{r1, r2, r3}
 80073f2:	b500      	push	{lr}
 80073f4:	b09c      	sub	sp, #112	; 0x70
 80073f6:	ab1d      	add	r3, sp, #116	; 0x74
 80073f8:	9002      	str	r0, [sp, #8]
 80073fa:	9006      	str	r0, [sp, #24]
 80073fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007400:	4809      	ldr	r0, [pc, #36]	; (8007428 <siprintf+0x38>)
 8007402:	9107      	str	r1, [sp, #28]
 8007404:	9104      	str	r1, [sp, #16]
 8007406:	4909      	ldr	r1, [pc, #36]	; (800742c <siprintf+0x3c>)
 8007408:	f853 2b04 	ldr.w	r2, [r3], #4
 800740c:	9105      	str	r1, [sp, #20]
 800740e:	6800      	ldr	r0, [r0, #0]
 8007410:	9301      	str	r3, [sp, #4]
 8007412:	a902      	add	r1, sp, #8
 8007414:	f000 f992 	bl	800773c <_svfiprintf_r>
 8007418:	9b02      	ldr	r3, [sp, #8]
 800741a:	2200      	movs	r2, #0
 800741c:	701a      	strb	r2, [r3, #0]
 800741e:	b01c      	add	sp, #112	; 0x70
 8007420:	f85d eb04 	ldr.w	lr, [sp], #4
 8007424:	b003      	add	sp, #12
 8007426:	4770      	bx	lr
 8007428:	20000064 	.word	0x20000064
 800742c:	ffff0208 	.word	0xffff0208

08007430 <memset>:
 8007430:	4402      	add	r2, r0
 8007432:	4603      	mov	r3, r0
 8007434:	4293      	cmp	r3, r2
 8007436:	d100      	bne.n	800743a <memset+0xa>
 8007438:	4770      	bx	lr
 800743a:	f803 1b01 	strb.w	r1, [r3], #1
 800743e:	e7f9      	b.n	8007434 <memset+0x4>

08007440 <__errno>:
 8007440:	4b01      	ldr	r3, [pc, #4]	; (8007448 <__errno+0x8>)
 8007442:	6818      	ldr	r0, [r3, #0]
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	20000064 	.word	0x20000064

0800744c <__libc_init_array>:
 800744c:	b570      	push	{r4, r5, r6, lr}
 800744e:	4d0d      	ldr	r5, [pc, #52]	; (8007484 <__libc_init_array+0x38>)
 8007450:	4c0d      	ldr	r4, [pc, #52]	; (8007488 <__libc_init_array+0x3c>)
 8007452:	1b64      	subs	r4, r4, r5
 8007454:	10a4      	asrs	r4, r4, #2
 8007456:	2600      	movs	r6, #0
 8007458:	42a6      	cmp	r6, r4
 800745a:	d109      	bne.n	8007470 <__libc_init_array+0x24>
 800745c:	4d0b      	ldr	r5, [pc, #44]	; (800748c <__libc_init_array+0x40>)
 800745e:	4c0c      	ldr	r4, [pc, #48]	; (8007490 <__libc_init_array+0x44>)
 8007460:	f000 fc6a 	bl	8007d38 <_init>
 8007464:	1b64      	subs	r4, r4, r5
 8007466:	10a4      	asrs	r4, r4, #2
 8007468:	2600      	movs	r6, #0
 800746a:	42a6      	cmp	r6, r4
 800746c:	d105      	bne.n	800747a <__libc_init_array+0x2e>
 800746e:	bd70      	pop	{r4, r5, r6, pc}
 8007470:	f855 3b04 	ldr.w	r3, [r5], #4
 8007474:	4798      	blx	r3
 8007476:	3601      	adds	r6, #1
 8007478:	e7ee      	b.n	8007458 <__libc_init_array+0xc>
 800747a:	f855 3b04 	ldr.w	r3, [r5], #4
 800747e:	4798      	blx	r3
 8007480:	3601      	adds	r6, #1
 8007482:	e7f2      	b.n	800746a <__libc_init_array+0x1e>
 8007484:	08007f74 	.word	0x08007f74
 8007488:	08007f74 	.word	0x08007f74
 800748c:	08007f74 	.word	0x08007f74
 8007490:	08007f78 	.word	0x08007f78

08007494 <__retarget_lock_acquire_recursive>:
 8007494:	4770      	bx	lr

08007496 <__retarget_lock_release_recursive>:
 8007496:	4770      	bx	lr

08007498 <_free_r>:
 8007498:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800749a:	2900      	cmp	r1, #0
 800749c:	d044      	beq.n	8007528 <_free_r+0x90>
 800749e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074a2:	9001      	str	r0, [sp, #4]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f1a1 0404 	sub.w	r4, r1, #4
 80074aa:	bfb8      	it	lt
 80074ac:	18e4      	addlt	r4, r4, r3
 80074ae:	f000 f8df 	bl	8007670 <__malloc_lock>
 80074b2:	4a1e      	ldr	r2, [pc, #120]	; (800752c <_free_r+0x94>)
 80074b4:	9801      	ldr	r0, [sp, #4]
 80074b6:	6813      	ldr	r3, [r2, #0]
 80074b8:	b933      	cbnz	r3, 80074c8 <_free_r+0x30>
 80074ba:	6063      	str	r3, [r4, #4]
 80074bc:	6014      	str	r4, [r2, #0]
 80074be:	b003      	add	sp, #12
 80074c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074c4:	f000 b8da 	b.w	800767c <__malloc_unlock>
 80074c8:	42a3      	cmp	r3, r4
 80074ca:	d908      	bls.n	80074de <_free_r+0x46>
 80074cc:	6825      	ldr	r5, [r4, #0]
 80074ce:	1961      	adds	r1, r4, r5
 80074d0:	428b      	cmp	r3, r1
 80074d2:	bf01      	itttt	eq
 80074d4:	6819      	ldreq	r1, [r3, #0]
 80074d6:	685b      	ldreq	r3, [r3, #4]
 80074d8:	1949      	addeq	r1, r1, r5
 80074da:	6021      	streq	r1, [r4, #0]
 80074dc:	e7ed      	b.n	80074ba <_free_r+0x22>
 80074de:	461a      	mov	r2, r3
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	b10b      	cbz	r3, 80074e8 <_free_r+0x50>
 80074e4:	42a3      	cmp	r3, r4
 80074e6:	d9fa      	bls.n	80074de <_free_r+0x46>
 80074e8:	6811      	ldr	r1, [r2, #0]
 80074ea:	1855      	adds	r5, r2, r1
 80074ec:	42a5      	cmp	r5, r4
 80074ee:	d10b      	bne.n	8007508 <_free_r+0x70>
 80074f0:	6824      	ldr	r4, [r4, #0]
 80074f2:	4421      	add	r1, r4
 80074f4:	1854      	adds	r4, r2, r1
 80074f6:	42a3      	cmp	r3, r4
 80074f8:	6011      	str	r1, [r2, #0]
 80074fa:	d1e0      	bne.n	80074be <_free_r+0x26>
 80074fc:	681c      	ldr	r4, [r3, #0]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	6053      	str	r3, [r2, #4]
 8007502:	440c      	add	r4, r1
 8007504:	6014      	str	r4, [r2, #0]
 8007506:	e7da      	b.n	80074be <_free_r+0x26>
 8007508:	d902      	bls.n	8007510 <_free_r+0x78>
 800750a:	230c      	movs	r3, #12
 800750c:	6003      	str	r3, [r0, #0]
 800750e:	e7d6      	b.n	80074be <_free_r+0x26>
 8007510:	6825      	ldr	r5, [r4, #0]
 8007512:	1961      	adds	r1, r4, r5
 8007514:	428b      	cmp	r3, r1
 8007516:	bf04      	itt	eq
 8007518:	6819      	ldreq	r1, [r3, #0]
 800751a:	685b      	ldreq	r3, [r3, #4]
 800751c:	6063      	str	r3, [r4, #4]
 800751e:	bf04      	itt	eq
 8007520:	1949      	addeq	r1, r1, r5
 8007522:	6021      	streq	r1, [r4, #0]
 8007524:	6054      	str	r4, [r2, #4]
 8007526:	e7ca      	b.n	80074be <_free_r+0x26>
 8007528:	b003      	add	sp, #12
 800752a:	bd30      	pop	{r4, r5, pc}
 800752c:	20000b78 	.word	0x20000b78

08007530 <sbrk_aligned>:
 8007530:	b570      	push	{r4, r5, r6, lr}
 8007532:	4e0e      	ldr	r6, [pc, #56]	; (800756c <sbrk_aligned+0x3c>)
 8007534:	460c      	mov	r4, r1
 8007536:	6831      	ldr	r1, [r6, #0]
 8007538:	4605      	mov	r5, r0
 800753a:	b911      	cbnz	r1, 8007542 <sbrk_aligned+0x12>
 800753c:	f000 fba6 	bl	8007c8c <_sbrk_r>
 8007540:	6030      	str	r0, [r6, #0]
 8007542:	4621      	mov	r1, r4
 8007544:	4628      	mov	r0, r5
 8007546:	f000 fba1 	bl	8007c8c <_sbrk_r>
 800754a:	1c43      	adds	r3, r0, #1
 800754c:	d00a      	beq.n	8007564 <sbrk_aligned+0x34>
 800754e:	1cc4      	adds	r4, r0, #3
 8007550:	f024 0403 	bic.w	r4, r4, #3
 8007554:	42a0      	cmp	r0, r4
 8007556:	d007      	beq.n	8007568 <sbrk_aligned+0x38>
 8007558:	1a21      	subs	r1, r4, r0
 800755a:	4628      	mov	r0, r5
 800755c:	f000 fb96 	bl	8007c8c <_sbrk_r>
 8007560:	3001      	adds	r0, #1
 8007562:	d101      	bne.n	8007568 <sbrk_aligned+0x38>
 8007564:	f04f 34ff 	mov.w	r4, #4294967295
 8007568:	4620      	mov	r0, r4
 800756a:	bd70      	pop	{r4, r5, r6, pc}
 800756c:	20000b7c 	.word	0x20000b7c

08007570 <_malloc_r>:
 8007570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007574:	1ccd      	adds	r5, r1, #3
 8007576:	f025 0503 	bic.w	r5, r5, #3
 800757a:	3508      	adds	r5, #8
 800757c:	2d0c      	cmp	r5, #12
 800757e:	bf38      	it	cc
 8007580:	250c      	movcc	r5, #12
 8007582:	2d00      	cmp	r5, #0
 8007584:	4607      	mov	r7, r0
 8007586:	db01      	blt.n	800758c <_malloc_r+0x1c>
 8007588:	42a9      	cmp	r1, r5
 800758a:	d905      	bls.n	8007598 <_malloc_r+0x28>
 800758c:	230c      	movs	r3, #12
 800758e:	603b      	str	r3, [r7, #0]
 8007590:	2600      	movs	r6, #0
 8007592:	4630      	mov	r0, r6
 8007594:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007598:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800766c <_malloc_r+0xfc>
 800759c:	f000 f868 	bl	8007670 <__malloc_lock>
 80075a0:	f8d8 3000 	ldr.w	r3, [r8]
 80075a4:	461c      	mov	r4, r3
 80075a6:	bb5c      	cbnz	r4, 8007600 <_malloc_r+0x90>
 80075a8:	4629      	mov	r1, r5
 80075aa:	4638      	mov	r0, r7
 80075ac:	f7ff ffc0 	bl	8007530 <sbrk_aligned>
 80075b0:	1c43      	adds	r3, r0, #1
 80075b2:	4604      	mov	r4, r0
 80075b4:	d155      	bne.n	8007662 <_malloc_r+0xf2>
 80075b6:	f8d8 4000 	ldr.w	r4, [r8]
 80075ba:	4626      	mov	r6, r4
 80075bc:	2e00      	cmp	r6, #0
 80075be:	d145      	bne.n	800764c <_malloc_r+0xdc>
 80075c0:	2c00      	cmp	r4, #0
 80075c2:	d048      	beq.n	8007656 <_malloc_r+0xe6>
 80075c4:	6823      	ldr	r3, [r4, #0]
 80075c6:	4631      	mov	r1, r6
 80075c8:	4638      	mov	r0, r7
 80075ca:	eb04 0903 	add.w	r9, r4, r3
 80075ce:	f000 fb5d 	bl	8007c8c <_sbrk_r>
 80075d2:	4581      	cmp	r9, r0
 80075d4:	d13f      	bne.n	8007656 <_malloc_r+0xe6>
 80075d6:	6821      	ldr	r1, [r4, #0]
 80075d8:	1a6d      	subs	r5, r5, r1
 80075da:	4629      	mov	r1, r5
 80075dc:	4638      	mov	r0, r7
 80075de:	f7ff ffa7 	bl	8007530 <sbrk_aligned>
 80075e2:	3001      	adds	r0, #1
 80075e4:	d037      	beq.n	8007656 <_malloc_r+0xe6>
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	442b      	add	r3, r5
 80075ea:	6023      	str	r3, [r4, #0]
 80075ec:	f8d8 3000 	ldr.w	r3, [r8]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d038      	beq.n	8007666 <_malloc_r+0xf6>
 80075f4:	685a      	ldr	r2, [r3, #4]
 80075f6:	42a2      	cmp	r2, r4
 80075f8:	d12b      	bne.n	8007652 <_malloc_r+0xe2>
 80075fa:	2200      	movs	r2, #0
 80075fc:	605a      	str	r2, [r3, #4]
 80075fe:	e00f      	b.n	8007620 <_malloc_r+0xb0>
 8007600:	6822      	ldr	r2, [r4, #0]
 8007602:	1b52      	subs	r2, r2, r5
 8007604:	d41f      	bmi.n	8007646 <_malloc_r+0xd6>
 8007606:	2a0b      	cmp	r2, #11
 8007608:	d917      	bls.n	800763a <_malloc_r+0xca>
 800760a:	1961      	adds	r1, r4, r5
 800760c:	42a3      	cmp	r3, r4
 800760e:	6025      	str	r5, [r4, #0]
 8007610:	bf18      	it	ne
 8007612:	6059      	strne	r1, [r3, #4]
 8007614:	6863      	ldr	r3, [r4, #4]
 8007616:	bf08      	it	eq
 8007618:	f8c8 1000 	streq.w	r1, [r8]
 800761c:	5162      	str	r2, [r4, r5]
 800761e:	604b      	str	r3, [r1, #4]
 8007620:	4638      	mov	r0, r7
 8007622:	f104 060b 	add.w	r6, r4, #11
 8007626:	f000 f829 	bl	800767c <__malloc_unlock>
 800762a:	f026 0607 	bic.w	r6, r6, #7
 800762e:	1d23      	adds	r3, r4, #4
 8007630:	1af2      	subs	r2, r6, r3
 8007632:	d0ae      	beq.n	8007592 <_malloc_r+0x22>
 8007634:	1b9b      	subs	r3, r3, r6
 8007636:	50a3      	str	r3, [r4, r2]
 8007638:	e7ab      	b.n	8007592 <_malloc_r+0x22>
 800763a:	42a3      	cmp	r3, r4
 800763c:	6862      	ldr	r2, [r4, #4]
 800763e:	d1dd      	bne.n	80075fc <_malloc_r+0x8c>
 8007640:	f8c8 2000 	str.w	r2, [r8]
 8007644:	e7ec      	b.n	8007620 <_malloc_r+0xb0>
 8007646:	4623      	mov	r3, r4
 8007648:	6864      	ldr	r4, [r4, #4]
 800764a:	e7ac      	b.n	80075a6 <_malloc_r+0x36>
 800764c:	4634      	mov	r4, r6
 800764e:	6876      	ldr	r6, [r6, #4]
 8007650:	e7b4      	b.n	80075bc <_malloc_r+0x4c>
 8007652:	4613      	mov	r3, r2
 8007654:	e7cc      	b.n	80075f0 <_malloc_r+0x80>
 8007656:	230c      	movs	r3, #12
 8007658:	603b      	str	r3, [r7, #0]
 800765a:	4638      	mov	r0, r7
 800765c:	f000 f80e 	bl	800767c <__malloc_unlock>
 8007660:	e797      	b.n	8007592 <_malloc_r+0x22>
 8007662:	6025      	str	r5, [r4, #0]
 8007664:	e7dc      	b.n	8007620 <_malloc_r+0xb0>
 8007666:	605b      	str	r3, [r3, #4]
 8007668:	deff      	udf	#255	; 0xff
 800766a:	bf00      	nop
 800766c:	20000b78 	.word	0x20000b78

08007670 <__malloc_lock>:
 8007670:	4801      	ldr	r0, [pc, #4]	; (8007678 <__malloc_lock+0x8>)
 8007672:	f7ff bf0f 	b.w	8007494 <__retarget_lock_acquire_recursive>
 8007676:	bf00      	nop
 8007678:	20000b74 	.word	0x20000b74

0800767c <__malloc_unlock>:
 800767c:	4801      	ldr	r0, [pc, #4]	; (8007684 <__malloc_unlock+0x8>)
 800767e:	f7ff bf0a 	b.w	8007496 <__retarget_lock_release_recursive>
 8007682:	bf00      	nop
 8007684:	20000b74 	.word	0x20000b74

08007688 <__ssputs_r>:
 8007688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800768c:	688e      	ldr	r6, [r1, #8]
 800768e:	461f      	mov	r7, r3
 8007690:	42be      	cmp	r6, r7
 8007692:	680b      	ldr	r3, [r1, #0]
 8007694:	4682      	mov	sl, r0
 8007696:	460c      	mov	r4, r1
 8007698:	4690      	mov	r8, r2
 800769a:	d82c      	bhi.n	80076f6 <__ssputs_r+0x6e>
 800769c:	898a      	ldrh	r2, [r1, #12]
 800769e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80076a2:	d026      	beq.n	80076f2 <__ssputs_r+0x6a>
 80076a4:	6965      	ldr	r5, [r4, #20]
 80076a6:	6909      	ldr	r1, [r1, #16]
 80076a8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076ac:	eba3 0901 	sub.w	r9, r3, r1
 80076b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076b4:	1c7b      	adds	r3, r7, #1
 80076b6:	444b      	add	r3, r9
 80076b8:	106d      	asrs	r5, r5, #1
 80076ba:	429d      	cmp	r5, r3
 80076bc:	bf38      	it	cc
 80076be:	461d      	movcc	r5, r3
 80076c0:	0553      	lsls	r3, r2, #21
 80076c2:	d527      	bpl.n	8007714 <__ssputs_r+0x8c>
 80076c4:	4629      	mov	r1, r5
 80076c6:	f7ff ff53 	bl	8007570 <_malloc_r>
 80076ca:	4606      	mov	r6, r0
 80076cc:	b360      	cbz	r0, 8007728 <__ssputs_r+0xa0>
 80076ce:	6921      	ldr	r1, [r4, #16]
 80076d0:	464a      	mov	r2, r9
 80076d2:	f000 faeb 	bl	8007cac <memcpy>
 80076d6:	89a3      	ldrh	r3, [r4, #12]
 80076d8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80076dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076e0:	81a3      	strh	r3, [r4, #12]
 80076e2:	6126      	str	r6, [r4, #16]
 80076e4:	6165      	str	r5, [r4, #20]
 80076e6:	444e      	add	r6, r9
 80076e8:	eba5 0509 	sub.w	r5, r5, r9
 80076ec:	6026      	str	r6, [r4, #0]
 80076ee:	60a5      	str	r5, [r4, #8]
 80076f0:	463e      	mov	r6, r7
 80076f2:	42be      	cmp	r6, r7
 80076f4:	d900      	bls.n	80076f8 <__ssputs_r+0x70>
 80076f6:	463e      	mov	r6, r7
 80076f8:	6820      	ldr	r0, [r4, #0]
 80076fa:	4632      	mov	r2, r6
 80076fc:	4641      	mov	r1, r8
 80076fe:	f000 faab 	bl	8007c58 <memmove>
 8007702:	68a3      	ldr	r3, [r4, #8]
 8007704:	1b9b      	subs	r3, r3, r6
 8007706:	60a3      	str	r3, [r4, #8]
 8007708:	6823      	ldr	r3, [r4, #0]
 800770a:	4433      	add	r3, r6
 800770c:	6023      	str	r3, [r4, #0]
 800770e:	2000      	movs	r0, #0
 8007710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007714:	462a      	mov	r2, r5
 8007716:	f000 fad7 	bl	8007cc8 <_realloc_r>
 800771a:	4606      	mov	r6, r0
 800771c:	2800      	cmp	r0, #0
 800771e:	d1e0      	bne.n	80076e2 <__ssputs_r+0x5a>
 8007720:	6921      	ldr	r1, [r4, #16]
 8007722:	4650      	mov	r0, sl
 8007724:	f7ff feb8 	bl	8007498 <_free_r>
 8007728:	230c      	movs	r3, #12
 800772a:	f8ca 3000 	str.w	r3, [sl]
 800772e:	89a3      	ldrh	r3, [r4, #12]
 8007730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007734:	81a3      	strh	r3, [r4, #12]
 8007736:	f04f 30ff 	mov.w	r0, #4294967295
 800773a:	e7e9      	b.n	8007710 <__ssputs_r+0x88>

0800773c <_svfiprintf_r>:
 800773c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007740:	4698      	mov	r8, r3
 8007742:	898b      	ldrh	r3, [r1, #12]
 8007744:	061b      	lsls	r3, r3, #24
 8007746:	b09d      	sub	sp, #116	; 0x74
 8007748:	4607      	mov	r7, r0
 800774a:	460d      	mov	r5, r1
 800774c:	4614      	mov	r4, r2
 800774e:	d50e      	bpl.n	800776e <_svfiprintf_r+0x32>
 8007750:	690b      	ldr	r3, [r1, #16]
 8007752:	b963      	cbnz	r3, 800776e <_svfiprintf_r+0x32>
 8007754:	2140      	movs	r1, #64	; 0x40
 8007756:	f7ff ff0b 	bl	8007570 <_malloc_r>
 800775a:	6028      	str	r0, [r5, #0]
 800775c:	6128      	str	r0, [r5, #16]
 800775e:	b920      	cbnz	r0, 800776a <_svfiprintf_r+0x2e>
 8007760:	230c      	movs	r3, #12
 8007762:	603b      	str	r3, [r7, #0]
 8007764:	f04f 30ff 	mov.w	r0, #4294967295
 8007768:	e0d0      	b.n	800790c <_svfiprintf_r+0x1d0>
 800776a:	2340      	movs	r3, #64	; 0x40
 800776c:	616b      	str	r3, [r5, #20]
 800776e:	2300      	movs	r3, #0
 8007770:	9309      	str	r3, [sp, #36]	; 0x24
 8007772:	2320      	movs	r3, #32
 8007774:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007778:	f8cd 800c 	str.w	r8, [sp, #12]
 800777c:	2330      	movs	r3, #48	; 0x30
 800777e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007924 <_svfiprintf_r+0x1e8>
 8007782:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007786:	f04f 0901 	mov.w	r9, #1
 800778a:	4623      	mov	r3, r4
 800778c:	469a      	mov	sl, r3
 800778e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007792:	b10a      	cbz	r2, 8007798 <_svfiprintf_r+0x5c>
 8007794:	2a25      	cmp	r2, #37	; 0x25
 8007796:	d1f9      	bne.n	800778c <_svfiprintf_r+0x50>
 8007798:	ebba 0b04 	subs.w	fp, sl, r4
 800779c:	d00b      	beq.n	80077b6 <_svfiprintf_r+0x7a>
 800779e:	465b      	mov	r3, fp
 80077a0:	4622      	mov	r2, r4
 80077a2:	4629      	mov	r1, r5
 80077a4:	4638      	mov	r0, r7
 80077a6:	f7ff ff6f 	bl	8007688 <__ssputs_r>
 80077aa:	3001      	adds	r0, #1
 80077ac:	f000 80a9 	beq.w	8007902 <_svfiprintf_r+0x1c6>
 80077b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077b2:	445a      	add	r2, fp
 80077b4:	9209      	str	r2, [sp, #36]	; 0x24
 80077b6:	f89a 3000 	ldrb.w	r3, [sl]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f000 80a1 	beq.w	8007902 <_svfiprintf_r+0x1c6>
 80077c0:	2300      	movs	r3, #0
 80077c2:	f04f 32ff 	mov.w	r2, #4294967295
 80077c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077ca:	f10a 0a01 	add.w	sl, sl, #1
 80077ce:	9304      	str	r3, [sp, #16]
 80077d0:	9307      	str	r3, [sp, #28]
 80077d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077d6:	931a      	str	r3, [sp, #104]	; 0x68
 80077d8:	4654      	mov	r4, sl
 80077da:	2205      	movs	r2, #5
 80077dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077e0:	4850      	ldr	r0, [pc, #320]	; (8007924 <_svfiprintf_r+0x1e8>)
 80077e2:	f7f8 fd05 	bl	80001f0 <memchr>
 80077e6:	9a04      	ldr	r2, [sp, #16]
 80077e8:	b9d8      	cbnz	r0, 8007822 <_svfiprintf_r+0xe6>
 80077ea:	06d0      	lsls	r0, r2, #27
 80077ec:	bf44      	itt	mi
 80077ee:	2320      	movmi	r3, #32
 80077f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077f4:	0711      	lsls	r1, r2, #28
 80077f6:	bf44      	itt	mi
 80077f8:	232b      	movmi	r3, #43	; 0x2b
 80077fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077fe:	f89a 3000 	ldrb.w	r3, [sl]
 8007802:	2b2a      	cmp	r3, #42	; 0x2a
 8007804:	d015      	beq.n	8007832 <_svfiprintf_r+0xf6>
 8007806:	9a07      	ldr	r2, [sp, #28]
 8007808:	4654      	mov	r4, sl
 800780a:	2000      	movs	r0, #0
 800780c:	f04f 0c0a 	mov.w	ip, #10
 8007810:	4621      	mov	r1, r4
 8007812:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007816:	3b30      	subs	r3, #48	; 0x30
 8007818:	2b09      	cmp	r3, #9
 800781a:	d94d      	bls.n	80078b8 <_svfiprintf_r+0x17c>
 800781c:	b1b0      	cbz	r0, 800784c <_svfiprintf_r+0x110>
 800781e:	9207      	str	r2, [sp, #28]
 8007820:	e014      	b.n	800784c <_svfiprintf_r+0x110>
 8007822:	eba0 0308 	sub.w	r3, r0, r8
 8007826:	fa09 f303 	lsl.w	r3, r9, r3
 800782a:	4313      	orrs	r3, r2
 800782c:	9304      	str	r3, [sp, #16]
 800782e:	46a2      	mov	sl, r4
 8007830:	e7d2      	b.n	80077d8 <_svfiprintf_r+0x9c>
 8007832:	9b03      	ldr	r3, [sp, #12]
 8007834:	1d19      	adds	r1, r3, #4
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	9103      	str	r1, [sp, #12]
 800783a:	2b00      	cmp	r3, #0
 800783c:	bfbb      	ittet	lt
 800783e:	425b      	neglt	r3, r3
 8007840:	f042 0202 	orrlt.w	r2, r2, #2
 8007844:	9307      	strge	r3, [sp, #28]
 8007846:	9307      	strlt	r3, [sp, #28]
 8007848:	bfb8      	it	lt
 800784a:	9204      	strlt	r2, [sp, #16]
 800784c:	7823      	ldrb	r3, [r4, #0]
 800784e:	2b2e      	cmp	r3, #46	; 0x2e
 8007850:	d10c      	bne.n	800786c <_svfiprintf_r+0x130>
 8007852:	7863      	ldrb	r3, [r4, #1]
 8007854:	2b2a      	cmp	r3, #42	; 0x2a
 8007856:	d134      	bne.n	80078c2 <_svfiprintf_r+0x186>
 8007858:	9b03      	ldr	r3, [sp, #12]
 800785a:	1d1a      	adds	r2, r3, #4
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	9203      	str	r2, [sp, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	bfb8      	it	lt
 8007864:	f04f 33ff 	movlt.w	r3, #4294967295
 8007868:	3402      	adds	r4, #2
 800786a:	9305      	str	r3, [sp, #20]
 800786c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007934 <_svfiprintf_r+0x1f8>
 8007870:	7821      	ldrb	r1, [r4, #0]
 8007872:	2203      	movs	r2, #3
 8007874:	4650      	mov	r0, sl
 8007876:	f7f8 fcbb 	bl	80001f0 <memchr>
 800787a:	b138      	cbz	r0, 800788c <_svfiprintf_r+0x150>
 800787c:	9b04      	ldr	r3, [sp, #16]
 800787e:	eba0 000a 	sub.w	r0, r0, sl
 8007882:	2240      	movs	r2, #64	; 0x40
 8007884:	4082      	lsls	r2, r0
 8007886:	4313      	orrs	r3, r2
 8007888:	3401      	adds	r4, #1
 800788a:	9304      	str	r3, [sp, #16]
 800788c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007890:	4825      	ldr	r0, [pc, #148]	; (8007928 <_svfiprintf_r+0x1ec>)
 8007892:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007896:	2206      	movs	r2, #6
 8007898:	f7f8 fcaa 	bl	80001f0 <memchr>
 800789c:	2800      	cmp	r0, #0
 800789e:	d038      	beq.n	8007912 <_svfiprintf_r+0x1d6>
 80078a0:	4b22      	ldr	r3, [pc, #136]	; (800792c <_svfiprintf_r+0x1f0>)
 80078a2:	bb1b      	cbnz	r3, 80078ec <_svfiprintf_r+0x1b0>
 80078a4:	9b03      	ldr	r3, [sp, #12]
 80078a6:	3307      	adds	r3, #7
 80078a8:	f023 0307 	bic.w	r3, r3, #7
 80078ac:	3308      	adds	r3, #8
 80078ae:	9303      	str	r3, [sp, #12]
 80078b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078b2:	4433      	add	r3, r6
 80078b4:	9309      	str	r3, [sp, #36]	; 0x24
 80078b6:	e768      	b.n	800778a <_svfiprintf_r+0x4e>
 80078b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80078bc:	460c      	mov	r4, r1
 80078be:	2001      	movs	r0, #1
 80078c0:	e7a6      	b.n	8007810 <_svfiprintf_r+0xd4>
 80078c2:	2300      	movs	r3, #0
 80078c4:	3401      	adds	r4, #1
 80078c6:	9305      	str	r3, [sp, #20]
 80078c8:	4619      	mov	r1, r3
 80078ca:	f04f 0c0a 	mov.w	ip, #10
 80078ce:	4620      	mov	r0, r4
 80078d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078d4:	3a30      	subs	r2, #48	; 0x30
 80078d6:	2a09      	cmp	r2, #9
 80078d8:	d903      	bls.n	80078e2 <_svfiprintf_r+0x1a6>
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d0c6      	beq.n	800786c <_svfiprintf_r+0x130>
 80078de:	9105      	str	r1, [sp, #20]
 80078e0:	e7c4      	b.n	800786c <_svfiprintf_r+0x130>
 80078e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80078e6:	4604      	mov	r4, r0
 80078e8:	2301      	movs	r3, #1
 80078ea:	e7f0      	b.n	80078ce <_svfiprintf_r+0x192>
 80078ec:	ab03      	add	r3, sp, #12
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	462a      	mov	r2, r5
 80078f2:	4b0f      	ldr	r3, [pc, #60]	; (8007930 <_svfiprintf_r+0x1f4>)
 80078f4:	a904      	add	r1, sp, #16
 80078f6:	4638      	mov	r0, r7
 80078f8:	f3af 8000 	nop.w
 80078fc:	1c42      	adds	r2, r0, #1
 80078fe:	4606      	mov	r6, r0
 8007900:	d1d6      	bne.n	80078b0 <_svfiprintf_r+0x174>
 8007902:	89ab      	ldrh	r3, [r5, #12]
 8007904:	065b      	lsls	r3, r3, #25
 8007906:	f53f af2d 	bmi.w	8007764 <_svfiprintf_r+0x28>
 800790a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800790c:	b01d      	add	sp, #116	; 0x74
 800790e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007912:	ab03      	add	r3, sp, #12
 8007914:	9300      	str	r3, [sp, #0]
 8007916:	462a      	mov	r2, r5
 8007918:	4b05      	ldr	r3, [pc, #20]	; (8007930 <_svfiprintf_r+0x1f4>)
 800791a:	a904      	add	r1, sp, #16
 800791c:	4638      	mov	r0, r7
 800791e:	f000 f879 	bl	8007a14 <_printf_i>
 8007922:	e7eb      	b.n	80078fc <_svfiprintf_r+0x1c0>
 8007924:	08007f38 	.word	0x08007f38
 8007928:	08007f42 	.word	0x08007f42
 800792c:	00000000 	.word	0x00000000
 8007930:	08007689 	.word	0x08007689
 8007934:	08007f3e 	.word	0x08007f3e

08007938 <_printf_common>:
 8007938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800793c:	4616      	mov	r6, r2
 800793e:	4699      	mov	r9, r3
 8007940:	688a      	ldr	r2, [r1, #8]
 8007942:	690b      	ldr	r3, [r1, #16]
 8007944:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007948:	4293      	cmp	r3, r2
 800794a:	bfb8      	it	lt
 800794c:	4613      	movlt	r3, r2
 800794e:	6033      	str	r3, [r6, #0]
 8007950:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007954:	4607      	mov	r7, r0
 8007956:	460c      	mov	r4, r1
 8007958:	b10a      	cbz	r2, 800795e <_printf_common+0x26>
 800795a:	3301      	adds	r3, #1
 800795c:	6033      	str	r3, [r6, #0]
 800795e:	6823      	ldr	r3, [r4, #0]
 8007960:	0699      	lsls	r1, r3, #26
 8007962:	bf42      	ittt	mi
 8007964:	6833      	ldrmi	r3, [r6, #0]
 8007966:	3302      	addmi	r3, #2
 8007968:	6033      	strmi	r3, [r6, #0]
 800796a:	6825      	ldr	r5, [r4, #0]
 800796c:	f015 0506 	ands.w	r5, r5, #6
 8007970:	d106      	bne.n	8007980 <_printf_common+0x48>
 8007972:	f104 0a19 	add.w	sl, r4, #25
 8007976:	68e3      	ldr	r3, [r4, #12]
 8007978:	6832      	ldr	r2, [r6, #0]
 800797a:	1a9b      	subs	r3, r3, r2
 800797c:	42ab      	cmp	r3, r5
 800797e:	dc26      	bgt.n	80079ce <_printf_common+0x96>
 8007980:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007984:	1e13      	subs	r3, r2, #0
 8007986:	6822      	ldr	r2, [r4, #0]
 8007988:	bf18      	it	ne
 800798a:	2301      	movne	r3, #1
 800798c:	0692      	lsls	r2, r2, #26
 800798e:	d42b      	bmi.n	80079e8 <_printf_common+0xb0>
 8007990:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007994:	4649      	mov	r1, r9
 8007996:	4638      	mov	r0, r7
 8007998:	47c0      	blx	r8
 800799a:	3001      	adds	r0, #1
 800799c:	d01e      	beq.n	80079dc <_printf_common+0xa4>
 800799e:	6823      	ldr	r3, [r4, #0]
 80079a0:	6922      	ldr	r2, [r4, #16]
 80079a2:	f003 0306 	and.w	r3, r3, #6
 80079a6:	2b04      	cmp	r3, #4
 80079a8:	bf02      	ittt	eq
 80079aa:	68e5      	ldreq	r5, [r4, #12]
 80079ac:	6833      	ldreq	r3, [r6, #0]
 80079ae:	1aed      	subeq	r5, r5, r3
 80079b0:	68a3      	ldr	r3, [r4, #8]
 80079b2:	bf0c      	ite	eq
 80079b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079b8:	2500      	movne	r5, #0
 80079ba:	4293      	cmp	r3, r2
 80079bc:	bfc4      	itt	gt
 80079be:	1a9b      	subgt	r3, r3, r2
 80079c0:	18ed      	addgt	r5, r5, r3
 80079c2:	2600      	movs	r6, #0
 80079c4:	341a      	adds	r4, #26
 80079c6:	42b5      	cmp	r5, r6
 80079c8:	d11a      	bne.n	8007a00 <_printf_common+0xc8>
 80079ca:	2000      	movs	r0, #0
 80079cc:	e008      	b.n	80079e0 <_printf_common+0xa8>
 80079ce:	2301      	movs	r3, #1
 80079d0:	4652      	mov	r2, sl
 80079d2:	4649      	mov	r1, r9
 80079d4:	4638      	mov	r0, r7
 80079d6:	47c0      	blx	r8
 80079d8:	3001      	adds	r0, #1
 80079da:	d103      	bne.n	80079e4 <_printf_common+0xac>
 80079dc:	f04f 30ff 	mov.w	r0, #4294967295
 80079e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079e4:	3501      	adds	r5, #1
 80079e6:	e7c6      	b.n	8007976 <_printf_common+0x3e>
 80079e8:	18e1      	adds	r1, r4, r3
 80079ea:	1c5a      	adds	r2, r3, #1
 80079ec:	2030      	movs	r0, #48	; 0x30
 80079ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80079f2:	4422      	add	r2, r4
 80079f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80079f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80079fc:	3302      	adds	r3, #2
 80079fe:	e7c7      	b.n	8007990 <_printf_common+0x58>
 8007a00:	2301      	movs	r3, #1
 8007a02:	4622      	mov	r2, r4
 8007a04:	4649      	mov	r1, r9
 8007a06:	4638      	mov	r0, r7
 8007a08:	47c0      	blx	r8
 8007a0a:	3001      	adds	r0, #1
 8007a0c:	d0e6      	beq.n	80079dc <_printf_common+0xa4>
 8007a0e:	3601      	adds	r6, #1
 8007a10:	e7d9      	b.n	80079c6 <_printf_common+0x8e>
	...

08007a14 <_printf_i>:
 8007a14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a18:	7e0f      	ldrb	r7, [r1, #24]
 8007a1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a1c:	2f78      	cmp	r7, #120	; 0x78
 8007a1e:	4691      	mov	r9, r2
 8007a20:	4680      	mov	r8, r0
 8007a22:	460c      	mov	r4, r1
 8007a24:	469a      	mov	sl, r3
 8007a26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007a2a:	d807      	bhi.n	8007a3c <_printf_i+0x28>
 8007a2c:	2f62      	cmp	r7, #98	; 0x62
 8007a2e:	d80a      	bhi.n	8007a46 <_printf_i+0x32>
 8007a30:	2f00      	cmp	r7, #0
 8007a32:	f000 80d4 	beq.w	8007bde <_printf_i+0x1ca>
 8007a36:	2f58      	cmp	r7, #88	; 0x58
 8007a38:	f000 80c0 	beq.w	8007bbc <_printf_i+0x1a8>
 8007a3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a44:	e03a      	b.n	8007abc <_printf_i+0xa8>
 8007a46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a4a:	2b15      	cmp	r3, #21
 8007a4c:	d8f6      	bhi.n	8007a3c <_printf_i+0x28>
 8007a4e:	a101      	add	r1, pc, #4	; (adr r1, 8007a54 <_printf_i+0x40>)
 8007a50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a54:	08007aad 	.word	0x08007aad
 8007a58:	08007ac1 	.word	0x08007ac1
 8007a5c:	08007a3d 	.word	0x08007a3d
 8007a60:	08007a3d 	.word	0x08007a3d
 8007a64:	08007a3d 	.word	0x08007a3d
 8007a68:	08007a3d 	.word	0x08007a3d
 8007a6c:	08007ac1 	.word	0x08007ac1
 8007a70:	08007a3d 	.word	0x08007a3d
 8007a74:	08007a3d 	.word	0x08007a3d
 8007a78:	08007a3d 	.word	0x08007a3d
 8007a7c:	08007a3d 	.word	0x08007a3d
 8007a80:	08007bc5 	.word	0x08007bc5
 8007a84:	08007aed 	.word	0x08007aed
 8007a88:	08007b7f 	.word	0x08007b7f
 8007a8c:	08007a3d 	.word	0x08007a3d
 8007a90:	08007a3d 	.word	0x08007a3d
 8007a94:	08007be7 	.word	0x08007be7
 8007a98:	08007a3d 	.word	0x08007a3d
 8007a9c:	08007aed 	.word	0x08007aed
 8007aa0:	08007a3d 	.word	0x08007a3d
 8007aa4:	08007a3d 	.word	0x08007a3d
 8007aa8:	08007b87 	.word	0x08007b87
 8007aac:	682b      	ldr	r3, [r5, #0]
 8007aae:	1d1a      	adds	r2, r3, #4
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	602a      	str	r2, [r5, #0]
 8007ab4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ab8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007abc:	2301      	movs	r3, #1
 8007abe:	e09f      	b.n	8007c00 <_printf_i+0x1ec>
 8007ac0:	6820      	ldr	r0, [r4, #0]
 8007ac2:	682b      	ldr	r3, [r5, #0]
 8007ac4:	0607      	lsls	r7, r0, #24
 8007ac6:	f103 0104 	add.w	r1, r3, #4
 8007aca:	6029      	str	r1, [r5, #0]
 8007acc:	d501      	bpl.n	8007ad2 <_printf_i+0xbe>
 8007ace:	681e      	ldr	r6, [r3, #0]
 8007ad0:	e003      	b.n	8007ada <_printf_i+0xc6>
 8007ad2:	0646      	lsls	r6, r0, #25
 8007ad4:	d5fb      	bpl.n	8007ace <_printf_i+0xba>
 8007ad6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007ada:	2e00      	cmp	r6, #0
 8007adc:	da03      	bge.n	8007ae6 <_printf_i+0xd2>
 8007ade:	232d      	movs	r3, #45	; 0x2d
 8007ae0:	4276      	negs	r6, r6
 8007ae2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ae6:	485a      	ldr	r0, [pc, #360]	; (8007c50 <_printf_i+0x23c>)
 8007ae8:	230a      	movs	r3, #10
 8007aea:	e012      	b.n	8007b12 <_printf_i+0xfe>
 8007aec:	682b      	ldr	r3, [r5, #0]
 8007aee:	6820      	ldr	r0, [r4, #0]
 8007af0:	1d19      	adds	r1, r3, #4
 8007af2:	6029      	str	r1, [r5, #0]
 8007af4:	0605      	lsls	r5, r0, #24
 8007af6:	d501      	bpl.n	8007afc <_printf_i+0xe8>
 8007af8:	681e      	ldr	r6, [r3, #0]
 8007afa:	e002      	b.n	8007b02 <_printf_i+0xee>
 8007afc:	0641      	lsls	r1, r0, #25
 8007afe:	d5fb      	bpl.n	8007af8 <_printf_i+0xe4>
 8007b00:	881e      	ldrh	r6, [r3, #0]
 8007b02:	4853      	ldr	r0, [pc, #332]	; (8007c50 <_printf_i+0x23c>)
 8007b04:	2f6f      	cmp	r7, #111	; 0x6f
 8007b06:	bf0c      	ite	eq
 8007b08:	2308      	moveq	r3, #8
 8007b0a:	230a      	movne	r3, #10
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b12:	6865      	ldr	r5, [r4, #4]
 8007b14:	60a5      	str	r5, [r4, #8]
 8007b16:	2d00      	cmp	r5, #0
 8007b18:	bfa2      	ittt	ge
 8007b1a:	6821      	ldrge	r1, [r4, #0]
 8007b1c:	f021 0104 	bicge.w	r1, r1, #4
 8007b20:	6021      	strge	r1, [r4, #0]
 8007b22:	b90e      	cbnz	r6, 8007b28 <_printf_i+0x114>
 8007b24:	2d00      	cmp	r5, #0
 8007b26:	d04b      	beq.n	8007bc0 <_printf_i+0x1ac>
 8007b28:	4615      	mov	r5, r2
 8007b2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007b2e:	fb03 6711 	mls	r7, r3, r1, r6
 8007b32:	5dc7      	ldrb	r7, [r0, r7]
 8007b34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007b38:	4637      	mov	r7, r6
 8007b3a:	42bb      	cmp	r3, r7
 8007b3c:	460e      	mov	r6, r1
 8007b3e:	d9f4      	bls.n	8007b2a <_printf_i+0x116>
 8007b40:	2b08      	cmp	r3, #8
 8007b42:	d10b      	bne.n	8007b5c <_printf_i+0x148>
 8007b44:	6823      	ldr	r3, [r4, #0]
 8007b46:	07de      	lsls	r6, r3, #31
 8007b48:	d508      	bpl.n	8007b5c <_printf_i+0x148>
 8007b4a:	6923      	ldr	r3, [r4, #16]
 8007b4c:	6861      	ldr	r1, [r4, #4]
 8007b4e:	4299      	cmp	r1, r3
 8007b50:	bfde      	ittt	le
 8007b52:	2330      	movle	r3, #48	; 0x30
 8007b54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007b5c:	1b52      	subs	r2, r2, r5
 8007b5e:	6122      	str	r2, [r4, #16]
 8007b60:	f8cd a000 	str.w	sl, [sp]
 8007b64:	464b      	mov	r3, r9
 8007b66:	aa03      	add	r2, sp, #12
 8007b68:	4621      	mov	r1, r4
 8007b6a:	4640      	mov	r0, r8
 8007b6c:	f7ff fee4 	bl	8007938 <_printf_common>
 8007b70:	3001      	adds	r0, #1
 8007b72:	d14a      	bne.n	8007c0a <_printf_i+0x1f6>
 8007b74:	f04f 30ff 	mov.w	r0, #4294967295
 8007b78:	b004      	add	sp, #16
 8007b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b7e:	6823      	ldr	r3, [r4, #0]
 8007b80:	f043 0320 	orr.w	r3, r3, #32
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	4833      	ldr	r0, [pc, #204]	; (8007c54 <_printf_i+0x240>)
 8007b88:	2778      	movs	r7, #120	; 0x78
 8007b8a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007b8e:	6823      	ldr	r3, [r4, #0]
 8007b90:	6829      	ldr	r1, [r5, #0]
 8007b92:	061f      	lsls	r7, r3, #24
 8007b94:	f851 6b04 	ldr.w	r6, [r1], #4
 8007b98:	d402      	bmi.n	8007ba0 <_printf_i+0x18c>
 8007b9a:	065f      	lsls	r7, r3, #25
 8007b9c:	bf48      	it	mi
 8007b9e:	b2b6      	uxthmi	r6, r6
 8007ba0:	07df      	lsls	r7, r3, #31
 8007ba2:	bf48      	it	mi
 8007ba4:	f043 0320 	orrmi.w	r3, r3, #32
 8007ba8:	6029      	str	r1, [r5, #0]
 8007baa:	bf48      	it	mi
 8007bac:	6023      	strmi	r3, [r4, #0]
 8007bae:	b91e      	cbnz	r6, 8007bb8 <_printf_i+0x1a4>
 8007bb0:	6823      	ldr	r3, [r4, #0]
 8007bb2:	f023 0320 	bic.w	r3, r3, #32
 8007bb6:	6023      	str	r3, [r4, #0]
 8007bb8:	2310      	movs	r3, #16
 8007bba:	e7a7      	b.n	8007b0c <_printf_i+0xf8>
 8007bbc:	4824      	ldr	r0, [pc, #144]	; (8007c50 <_printf_i+0x23c>)
 8007bbe:	e7e4      	b.n	8007b8a <_printf_i+0x176>
 8007bc0:	4615      	mov	r5, r2
 8007bc2:	e7bd      	b.n	8007b40 <_printf_i+0x12c>
 8007bc4:	682b      	ldr	r3, [r5, #0]
 8007bc6:	6826      	ldr	r6, [r4, #0]
 8007bc8:	6961      	ldr	r1, [r4, #20]
 8007bca:	1d18      	adds	r0, r3, #4
 8007bcc:	6028      	str	r0, [r5, #0]
 8007bce:	0635      	lsls	r5, r6, #24
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	d501      	bpl.n	8007bd8 <_printf_i+0x1c4>
 8007bd4:	6019      	str	r1, [r3, #0]
 8007bd6:	e002      	b.n	8007bde <_printf_i+0x1ca>
 8007bd8:	0670      	lsls	r0, r6, #25
 8007bda:	d5fb      	bpl.n	8007bd4 <_printf_i+0x1c0>
 8007bdc:	8019      	strh	r1, [r3, #0]
 8007bde:	2300      	movs	r3, #0
 8007be0:	6123      	str	r3, [r4, #16]
 8007be2:	4615      	mov	r5, r2
 8007be4:	e7bc      	b.n	8007b60 <_printf_i+0x14c>
 8007be6:	682b      	ldr	r3, [r5, #0]
 8007be8:	1d1a      	adds	r2, r3, #4
 8007bea:	602a      	str	r2, [r5, #0]
 8007bec:	681d      	ldr	r5, [r3, #0]
 8007bee:	6862      	ldr	r2, [r4, #4]
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	f7f8 fafc 	bl	80001f0 <memchr>
 8007bf8:	b108      	cbz	r0, 8007bfe <_printf_i+0x1ea>
 8007bfa:	1b40      	subs	r0, r0, r5
 8007bfc:	6060      	str	r0, [r4, #4]
 8007bfe:	6863      	ldr	r3, [r4, #4]
 8007c00:	6123      	str	r3, [r4, #16]
 8007c02:	2300      	movs	r3, #0
 8007c04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c08:	e7aa      	b.n	8007b60 <_printf_i+0x14c>
 8007c0a:	6923      	ldr	r3, [r4, #16]
 8007c0c:	462a      	mov	r2, r5
 8007c0e:	4649      	mov	r1, r9
 8007c10:	4640      	mov	r0, r8
 8007c12:	47d0      	blx	sl
 8007c14:	3001      	adds	r0, #1
 8007c16:	d0ad      	beq.n	8007b74 <_printf_i+0x160>
 8007c18:	6823      	ldr	r3, [r4, #0]
 8007c1a:	079b      	lsls	r3, r3, #30
 8007c1c:	d413      	bmi.n	8007c46 <_printf_i+0x232>
 8007c1e:	68e0      	ldr	r0, [r4, #12]
 8007c20:	9b03      	ldr	r3, [sp, #12]
 8007c22:	4298      	cmp	r0, r3
 8007c24:	bfb8      	it	lt
 8007c26:	4618      	movlt	r0, r3
 8007c28:	e7a6      	b.n	8007b78 <_printf_i+0x164>
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	4632      	mov	r2, r6
 8007c2e:	4649      	mov	r1, r9
 8007c30:	4640      	mov	r0, r8
 8007c32:	47d0      	blx	sl
 8007c34:	3001      	adds	r0, #1
 8007c36:	d09d      	beq.n	8007b74 <_printf_i+0x160>
 8007c38:	3501      	adds	r5, #1
 8007c3a:	68e3      	ldr	r3, [r4, #12]
 8007c3c:	9903      	ldr	r1, [sp, #12]
 8007c3e:	1a5b      	subs	r3, r3, r1
 8007c40:	42ab      	cmp	r3, r5
 8007c42:	dcf2      	bgt.n	8007c2a <_printf_i+0x216>
 8007c44:	e7eb      	b.n	8007c1e <_printf_i+0x20a>
 8007c46:	2500      	movs	r5, #0
 8007c48:	f104 0619 	add.w	r6, r4, #25
 8007c4c:	e7f5      	b.n	8007c3a <_printf_i+0x226>
 8007c4e:	bf00      	nop
 8007c50:	08007f49 	.word	0x08007f49
 8007c54:	08007f5a 	.word	0x08007f5a

08007c58 <memmove>:
 8007c58:	4288      	cmp	r0, r1
 8007c5a:	b510      	push	{r4, lr}
 8007c5c:	eb01 0402 	add.w	r4, r1, r2
 8007c60:	d902      	bls.n	8007c68 <memmove+0x10>
 8007c62:	4284      	cmp	r4, r0
 8007c64:	4623      	mov	r3, r4
 8007c66:	d807      	bhi.n	8007c78 <memmove+0x20>
 8007c68:	1e43      	subs	r3, r0, #1
 8007c6a:	42a1      	cmp	r1, r4
 8007c6c:	d008      	beq.n	8007c80 <memmove+0x28>
 8007c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c76:	e7f8      	b.n	8007c6a <memmove+0x12>
 8007c78:	4402      	add	r2, r0
 8007c7a:	4601      	mov	r1, r0
 8007c7c:	428a      	cmp	r2, r1
 8007c7e:	d100      	bne.n	8007c82 <memmove+0x2a>
 8007c80:	bd10      	pop	{r4, pc}
 8007c82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c8a:	e7f7      	b.n	8007c7c <memmove+0x24>

08007c8c <_sbrk_r>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	4d06      	ldr	r5, [pc, #24]	; (8007ca8 <_sbrk_r+0x1c>)
 8007c90:	2300      	movs	r3, #0
 8007c92:	4604      	mov	r4, r0
 8007c94:	4608      	mov	r0, r1
 8007c96:	602b      	str	r3, [r5, #0]
 8007c98:	f7f9 ffa8 	bl	8001bec <_sbrk>
 8007c9c:	1c43      	adds	r3, r0, #1
 8007c9e:	d102      	bne.n	8007ca6 <_sbrk_r+0x1a>
 8007ca0:	682b      	ldr	r3, [r5, #0]
 8007ca2:	b103      	cbz	r3, 8007ca6 <_sbrk_r+0x1a>
 8007ca4:	6023      	str	r3, [r4, #0]
 8007ca6:	bd38      	pop	{r3, r4, r5, pc}
 8007ca8:	20000b70 	.word	0x20000b70

08007cac <memcpy>:
 8007cac:	440a      	add	r2, r1
 8007cae:	4291      	cmp	r1, r2
 8007cb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007cb4:	d100      	bne.n	8007cb8 <memcpy+0xc>
 8007cb6:	4770      	bx	lr
 8007cb8:	b510      	push	{r4, lr}
 8007cba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cc2:	4291      	cmp	r1, r2
 8007cc4:	d1f9      	bne.n	8007cba <memcpy+0xe>
 8007cc6:	bd10      	pop	{r4, pc}

08007cc8 <_realloc_r>:
 8007cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ccc:	4680      	mov	r8, r0
 8007cce:	4614      	mov	r4, r2
 8007cd0:	460e      	mov	r6, r1
 8007cd2:	b921      	cbnz	r1, 8007cde <_realloc_r+0x16>
 8007cd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cd8:	4611      	mov	r1, r2
 8007cda:	f7ff bc49 	b.w	8007570 <_malloc_r>
 8007cde:	b92a      	cbnz	r2, 8007cec <_realloc_r+0x24>
 8007ce0:	f7ff fbda 	bl	8007498 <_free_r>
 8007ce4:	4625      	mov	r5, r4
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cec:	f000 f81b 	bl	8007d26 <_malloc_usable_size_r>
 8007cf0:	4284      	cmp	r4, r0
 8007cf2:	4607      	mov	r7, r0
 8007cf4:	d802      	bhi.n	8007cfc <_realloc_r+0x34>
 8007cf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cfa:	d812      	bhi.n	8007d22 <_realloc_r+0x5a>
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	4640      	mov	r0, r8
 8007d00:	f7ff fc36 	bl	8007570 <_malloc_r>
 8007d04:	4605      	mov	r5, r0
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d0ed      	beq.n	8007ce6 <_realloc_r+0x1e>
 8007d0a:	42bc      	cmp	r4, r7
 8007d0c:	4622      	mov	r2, r4
 8007d0e:	4631      	mov	r1, r6
 8007d10:	bf28      	it	cs
 8007d12:	463a      	movcs	r2, r7
 8007d14:	f7ff ffca 	bl	8007cac <memcpy>
 8007d18:	4631      	mov	r1, r6
 8007d1a:	4640      	mov	r0, r8
 8007d1c:	f7ff fbbc 	bl	8007498 <_free_r>
 8007d20:	e7e1      	b.n	8007ce6 <_realloc_r+0x1e>
 8007d22:	4635      	mov	r5, r6
 8007d24:	e7df      	b.n	8007ce6 <_realloc_r+0x1e>

08007d26 <_malloc_usable_size_r>:
 8007d26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d2a:	1f18      	subs	r0, r3, #4
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	bfbc      	itt	lt
 8007d30:	580b      	ldrlt	r3, [r1, r0]
 8007d32:	18c0      	addlt	r0, r0, r3
 8007d34:	4770      	bx	lr
	...

08007d38 <_init>:
 8007d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d3a:	bf00      	nop
 8007d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d3e:	bc08      	pop	{r3}
 8007d40:	469e      	mov	lr, r3
 8007d42:	4770      	bx	lr

08007d44 <_fini>:
 8007d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d46:	bf00      	nop
 8007d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d4a:	bc08      	pop	{r3}
 8007d4c:	469e      	mov	lr, r3
 8007d4e:	4770      	bx	lr
