Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul  7 13:31:54 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_final_control_sets_placed.rpt
| Design       : project_final
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             324 |           84 |
| Yes          | No                    | No                     |             329 |           86 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | sout[11]_i_1_n_0 |                             |                1 |              2 |
|  clk_IBUF_BUFG |                  | key6/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key7/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key8/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key4/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key5/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key9/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key11/counter0_carry__1_n_3 |                7 |             27 |
|  clk_IBUF_BUFG |                  | key2/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key3/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key0/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key1/counter0_carry__1_n_3  |                7 |             27 |
|  clk_IBUF_BUFG |                  | key10/counter0_carry__1_n_3 |                7 |             27 |
|  clk_IBUF_BUFG |                  |                             |               19 |             40 |
|  clk_IBUF_BUFG | octave           |                             |               85 |            327 |
+----------------+------------------+-----------------------------+------------------+----------------+


