# 32-bit 5-Staged Pipeline MIPS CPU with Multiplier
## Introduction
* Overview : Use Verilog and Design Compiler to design a simple 5-staged pipeline 32-bit Single-Cycle MIPS CPU from RTL to Synthesis. After that, adding multiplier and clock gating into CPU design
  * Same supported functions & test data as the single-cycle CPU project
  * Solving data hazard & control hazard

    <img src="https://github.com/user-attachments/assets/030c4893-e10a-481a-9ee4-19631d505aa1" width="30%" height="30%">


* Block diagram

  <img src="https://github.com/user-attachments/assets/ccd9c6e1-3b66-4fb2-991a-9fc2fdff4736" width="100%" height="100%">


* Test data

  <img src="https://github.com/user-attachments/assets/31345cb5-49a0-48eb-ae9e-db0df7084e33" width="40%" height="40%">
  <img src="https://github.com/user-attachments/assets/2905f874-7b9e-4e09-a21b-433483f6d3af" width="35%" height="35%">


* Makefile guide :
  * `rsim` : 



## Simulation Result
<img src="https://github.com/user-attachments/assets/284a9cc7-daf9-4054-82d2-a1e5535105d3" width="100%" height="100%">


## 


## Summary
<img src="https://github.com/user-attachments/assets/d4efda87-042d-4697-8c02-bef21e1b96e4" width="40%" height="40%">


