DESIGN A BASIC ALU SUPPORTING
OPERATIONS LIKE ADDITION,
SUBTRACTION, AND, OR, AND NOT.

ARITHMETIC LOGIC
UNIT (ALU)
DELIVERABLE: A VERILOG/VHDL
CODE, TESTBENCH, AND SIMULATION
REPORT.
