
I2C_LCD_1602.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b94  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08004c50  08004c50  00005c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d48  08004d48  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d48  08004d48  00005d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d50  08004d50  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d50  08004d50  00005d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d54  08004d54  00005d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004d58  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  2000005c  08004db4  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  08004db4  0000632c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d53  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002734  00000000  00000000  00016dd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00019510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a8d  00000000  00000000  0001a2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001979c  00000000  00000000  0001ad4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a76  00000000  00000000  000344e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0324  00000000  00000000  00046f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7283  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000352c  00000000  00000000  000e72c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000ea7f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004c38 	.word	0x08004c38

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08004c38 	.word	0x08004c38

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <I2C_LCD_ExpanderWrite>:
static I2C_LCD_InfoParam_t I2C_LCD_InfoParam_g[I2C_LCD_MAX];

/*---------------------[STATIC INTERNAL FUNCTIONS]-----------------------*/

static void I2C_LCD_ExpanderWrite(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8000630:	b590      	push	{r4, r7, lr}
 8000632:	b087      	sub	sp, #28
 8000634:	af02      	add	r7, sp, #8
 8000636:	0002      	movs	r2, r0
 8000638:	1dfb      	adds	r3, r7, #7
 800063a:	701a      	strb	r2, [r3, #0]
 800063c:	1dbb      	adds	r3, r7, #6
 800063e:	1c0a      	adds	r2, r1, #0
 8000640:	701a      	strb	r2, [r3, #0]
    uint8_t TxData = (DATA) | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal;
 8000642:	1dfb      	adds	r3, r7, #7
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	4a16      	ldr	r2, [pc, #88]	@ (80006a0 <I2C_LCD_ExpanderWrite+0x70>)
 8000648:	005b      	lsls	r3, r3, #1
 800064a:	18d3      	adds	r3, r2, r3
 800064c:	3301      	adds	r3, #1
 800064e:	781a      	ldrb	r2, [r3, #0]
 8000650:	1dbb      	adds	r3, r7, #6
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4313      	orrs	r3, r2
 8000656:	b2da      	uxtb	r2, r3
 8000658:	240f      	movs	r4, #15
 800065a:	193b      	adds	r3, r7, r4
 800065c:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_Handle, (I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_Address<<1), &TxData, sizeof(TxData), 100);
 800065e:	1dfb      	adds	r3, r7, #7
 8000660:	781a      	ldrb	r2, [r3, #0]
 8000662:	4910      	ldr	r1, [pc, #64]	@ (80006a4 <I2C_LCD_ExpanderWrite+0x74>)
 8000664:	0013      	movs	r3, r2
 8000666:	005b      	lsls	r3, r3, #1
 8000668:	189b      	adds	r3, r3, r2
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	18cb      	adds	r3, r1, r3
 800066e:	3304      	adds	r3, #4
 8000670:	6818      	ldr	r0, [r3, #0]
 8000672:	1dfb      	adds	r3, r7, #7
 8000674:	781a      	ldrb	r2, [r3, #0]
 8000676:	490b      	ldr	r1, [pc, #44]	@ (80006a4 <I2C_LCD_ExpanderWrite+0x74>)
 8000678:	0013      	movs	r3, r2
 800067a:	005b      	lsls	r3, r3, #1
 800067c:	189b      	adds	r3, r3, r2
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	18cb      	adds	r3, r1, r3
 8000682:	3308      	adds	r3, #8
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	18db      	adds	r3, r3, r3
 8000688:	b299      	uxth	r1, r3
 800068a:	193a      	adds	r2, r7, r4
 800068c:	2364      	movs	r3, #100	@ 0x64
 800068e:	9300      	str	r3, [sp, #0]
 8000690:	2301      	movs	r3, #1
 8000692:	f001 f98d 	bl	80019b0 <HAL_I2C_Master_Transmit>
}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	46bd      	mov	sp, r7
 800069a:	b005      	add	sp, #20
 800069c:	bd90      	pop	{r4, r7, pc}
 800069e:	46c0      	nop			@ (mov r8, r8)
 80006a0:	20000078 	.word	0x20000078
 80006a4:	08004c80 	.word	0x08004c80

080006a8 <I2C_LCD_EnPulse>:

static void I2C_LCD_EnPulse(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 80006a8:	b590      	push	{r4, r7, lr}
 80006aa:	b087      	sub	sp, #28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	0002      	movs	r2, r0
 80006b0:	1dfb      	adds	r3, r7, #7
 80006b2:	701a      	strb	r2, [r3, #0]
 80006b4:	1dbb      	adds	r3, r7, #6
 80006b6:	1c0a      	adds	r2, r1, #0
 80006b8:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA | EN)); // En high
 80006ba:	1dbb      	adds	r3, r7, #6
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2204      	movs	r2, #4
 80006c0:	4313      	orrs	r3, r2
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	1dfb      	adds	r3, r7, #7
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	0011      	movs	r1, r2
 80006ca:	0018      	movs	r0, r3
 80006cc:	f7ff ffb0 	bl	8000630 <I2C_LCD_ExpanderWrite>
	DELAY_US(2); // enable pulse must be >450ns
 80006d0:	4b25      	ldr	r3, [pc, #148]	@ (8000768 <I2C_LCD_EnPulse+0xc0>)
 80006d2:	689b      	ldr	r3, [r3, #8]
 80006d4:	617b      	str	r3, [r7, #20]
 80006d6:	4b25      	ldr	r3, [pc, #148]	@ (800076c <I2C_LCD_EnPulse+0xc4>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4925      	ldr	r1, [pc, #148]	@ (8000770 <I2C_LCD_EnPulse+0xc8>)
 80006dc:	0018      	movs	r0, r3
 80006de:	f7ff fd1b 	bl	8000118 <__udivsi3>
 80006e2:	0003      	movs	r3, r0
 80006e4:	005c      	lsls	r4, r3, #1
 80006e6:	4b21      	ldr	r3, [pc, #132]	@ (800076c <I2C_LCD_EnPulse+0xc4>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4921      	ldr	r1, [pc, #132]	@ (8000770 <I2C_LCD_EnPulse+0xc8>)
 80006ec:	0018      	movs	r0, r3
 80006ee:	f7ff fd13 	bl	8000118 <__udivsi3>
 80006f2:	0003      	movs	r3, r0
 80006f4:	085b      	lsrs	r3, r3, #1
 80006f6:	1ae3      	subs	r3, r4, r3
 80006f8:	613b      	str	r3, [r7, #16]
 80006fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <I2C_LCD_EnPulse+0xc0>)
 80006fc:	689b      	ldr	r3, [r3, #8]
 80006fe:	697a      	ldr	r2, [r7, #20]
 8000700:	1ad3      	subs	r3, r2, r3
 8000702:	693a      	ldr	r2, [r7, #16]
 8000704:	429a      	cmp	r2, r3
 8000706:	d8f8      	bhi.n	80006fa <I2C_LCD_EnPulse+0x52>

    I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA & ~EN)); // En low
 8000708:	1dbb      	adds	r3, r7, #6
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2204      	movs	r2, #4
 800070e:	4393      	bics	r3, r2
 8000710:	b2da      	uxtb	r2, r3
 8000712:	1dfb      	adds	r3, r7, #7
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	0011      	movs	r1, r2
 8000718:	0018      	movs	r0, r3
 800071a:	f7ff ff89 	bl	8000630 <I2C_LCD_ExpanderWrite>
    DELAY_US(50); // commands need > 37us to settle
 800071e:	4b12      	ldr	r3, [pc, #72]	@ (8000768 <I2C_LCD_EnPulse+0xc0>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	4b11      	ldr	r3, [pc, #68]	@ (800076c <I2C_LCD_EnPulse+0xc4>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4911      	ldr	r1, [pc, #68]	@ (8000770 <I2C_LCD_EnPulse+0xc8>)
 800072a:	0018      	movs	r0, r3
 800072c:	f7ff fcf4 	bl	8000118 <__udivsi3>
 8000730:	0003      	movs	r3, r0
 8000732:	001a      	movs	r2, r3
 8000734:	2332      	movs	r3, #50	@ 0x32
 8000736:	4353      	muls	r3, r2
 8000738:	001c      	movs	r4, r3
 800073a:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <I2C_LCD_EnPulse+0xc4>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	490c      	ldr	r1, [pc, #48]	@ (8000770 <I2C_LCD_EnPulse+0xc8>)
 8000740:	0018      	movs	r0, r3
 8000742:	f7ff fce9 	bl	8000118 <__udivsi3>
 8000746:	0003      	movs	r3, r0
 8000748:	085b      	lsrs	r3, r3, #1
 800074a:	1ae3      	subs	r3, r4, r3
 800074c:	60bb      	str	r3, [r7, #8]
 800074e:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <I2C_LCD_EnPulse+0xc0>)
 8000750:	689b      	ldr	r3, [r3, #8]
 8000752:	68fa      	ldr	r2, [r7, #12]
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	68ba      	ldr	r2, [r7, #8]
 8000758:	429a      	cmp	r2, r3
 800075a:	d8f8      	bhi.n	800074e <I2C_LCD_EnPulse+0xa6>
}
 800075c:	46c0      	nop			@ (mov r8, r8)
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	b007      	add	sp, #28
 8000764:	bd90      	pop	{r4, r7, pc}
 8000766:	46c0      	nop			@ (mov r8, r8)
 8000768:	e000e010 	.word	0xe000e010
 800076c:	20000000 	.word	0x20000000
 8000770:	000f4240 	.word	0x000f4240

08000774 <I2C_LCD_Write4Bits>:

static void I2C_LCD_Write4Bits(uint8_t I2C_LCD_InstanceIndex, uint8_t Val)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	0002      	movs	r2, r0
 800077c:	1dfb      	adds	r3, r7, #7
 800077e:	701a      	strb	r2, [r3, #0]
 8000780:	1dbb      	adds	r3, r7, #6
 8000782:	1c0a      	adds	r2, r1, #0
 8000784:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, Val);
 8000786:	1dbb      	adds	r3, r7, #6
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	1dfb      	adds	r3, r7, #7
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	0011      	movs	r1, r2
 8000790:	0018      	movs	r0, r3
 8000792:	f7ff ff4d 	bl	8000630 <I2C_LCD_ExpanderWrite>
	I2C_LCD_EnPulse(I2C_LCD_InstanceIndex, Val);
 8000796:	1dbb      	adds	r3, r7, #6
 8000798:	781a      	ldrb	r2, [r3, #0]
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	0011      	movs	r1, r2
 80007a0:	0018      	movs	r0, r3
 80007a2:	f7ff ff81 	bl	80006a8 <I2C_LCD_EnPulse>
}
 80007a6:	46c0      	nop			@ (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b002      	add	sp, #8
 80007ac:	bd80      	pop	{r7, pc}

080007ae <I2C_LCD_Send>:

static void I2C_LCD_Send(uint8_t I2C_LCD_InstanceIndex, uint8_t Val, uint8_t Mode)
{
 80007ae:	b590      	push	{r4, r7, lr}
 80007b0:	b085      	sub	sp, #20
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	0004      	movs	r4, r0
 80007b6:	0008      	movs	r0, r1
 80007b8:	0011      	movs	r1, r2
 80007ba:	1dfb      	adds	r3, r7, #7
 80007bc:	1c22      	adds	r2, r4, #0
 80007be:	701a      	strb	r2, [r3, #0]
 80007c0:	1dbb      	adds	r3, r7, #6
 80007c2:	1c02      	adds	r2, r0, #0
 80007c4:	701a      	strb	r2, [r3, #0]
 80007c6:	1d7b      	adds	r3, r7, #5
 80007c8:	1c0a      	adds	r2, r1, #0
 80007ca:	701a      	strb	r2, [r3, #0]
    uint8_t HighNib = Val & 0xF0;
 80007cc:	200f      	movs	r0, #15
 80007ce:	183b      	adds	r3, r7, r0
 80007d0:	1dba      	adds	r2, r7, #6
 80007d2:	7812      	ldrb	r2, [r2, #0]
 80007d4:	210f      	movs	r1, #15
 80007d6:	438a      	bics	r2, r1
 80007d8:	701a      	strb	r2, [r3, #0]
    uint8_t LowNib = (Val << 4) & 0xF0;
 80007da:	240e      	movs	r4, #14
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	1dba      	adds	r2, r7, #6
 80007e0:	7812      	ldrb	r2, [r2, #0]
 80007e2:	0112      	lsls	r2, r2, #4
 80007e4:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (HighNib) | Mode);
 80007e6:	183a      	adds	r2, r7, r0
 80007e8:	1d7b      	adds	r3, r7, #5
 80007ea:	7812      	ldrb	r2, [r2, #0]
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	4313      	orrs	r3, r2
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	1dfb      	adds	r3, r7, #7
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	0011      	movs	r1, r2
 80007f8:	0018      	movs	r0, r3
 80007fa:	f7ff ffbb 	bl	8000774 <I2C_LCD_Write4Bits>
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (LowNib) | Mode);
 80007fe:	193a      	adds	r2, r7, r4
 8000800:	1d7b      	adds	r3, r7, #5
 8000802:	7812      	ldrb	r2, [r2, #0]
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	4313      	orrs	r3, r2
 8000808:	b2da      	uxtb	r2, r3
 800080a:	1dfb      	adds	r3, r7, #7
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	0011      	movs	r1, r2
 8000810:	0018      	movs	r0, r3
 8000812:	f7ff ffaf 	bl	8000774 <I2C_LCD_Write4Bits>
}
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	46bd      	mov	sp, r7
 800081a:	b005      	add	sp, #20
 800081c:	bd90      	pop	{r4, r7, pc}

0800081e <I2C_LCD_Cmd>:

static void I2C_LCD_Cmd(uint8_t I2C_LCD_InstanceIndex, uint8_t CMD)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	0002      	movs	r2, r0
 8000826:	1dfb      	adds	r3, r7, #7
 8000828:	701a      	strb	r2, [r3, #0]
 800082a:	1dbb      	adds	r3, r7, #6
 800082c:	1c0a      	adds	r2, r1, #0
 800082e:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, CMD, 0);
 8000830:	1dbb      	adds	r3, r7, #6
 8000832:	7819      	ldrb	r1, [r3, #0]
 8000834:	1dfb      	adds	r3, r7, #7
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	2200      	movs	r2, #0
 800083a:	0018      	movs	r0, r3
 800083c:	f7ff ffb7 	bl	80007ae <I2C_LCD_Send>
}
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	b002      	add	sp, #8
 8000846:	bd80      	pop	{r7, pc}

08000848 <I2C_LCD_Data>:

static void I2C_LCD_Data(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	0002      	movs	r2, r0
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	701a      	strb	r2, [r3, #0]
 8000854:	1dbb      	adds	r3, r7, #6
 8000856:	1c0a      	adds	r2, r1, #0
 8000858:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, DATA, 1);
 800085a:	1dbb      	adds	r3, r7, #6
 800085c:	7819      	ldrb	r1, [r3, #0]
 800085e:	1dfb      	adds	r3, r7, #7
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2201      	movs	r2, #1
 8000864:	0018      	movs	r0, r3
 8000866:	f7ff ffa2 	bl	80007ae <I2C_LCD_Send>
}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b002      	add	sp, #8
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <I2C_LCD_Init>:
//=========================================================================================================================

/*-----------------------[USER EXTERNAL FUNCTIONS]-----------------------*/

void I2C_LCD_Init(uint8_t I2C_LCD_InstanceIndex)
{
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b08b      	sub	sp, #44	@ 0x2c
 8000878:	af00      	add	r7, sp, #0
 800087a:	0002      	movs	r2, r0
 800087c:	1dfb      	adds	r3, r7, #7
 800087e:	701a      	strb	r2, [r3, #0]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8000880:	46c0      	nop			@ (mov r8, r8)
 8000882:	f000 fdaf 	bl	80013e4 <HAL_GetTick>
 8000886:	0003      	movs	r3, r0
 8000888:	2b31      	cmp	r3, #49	@ 0x31
 800088a:	d9fa      	bls.n	8000882 <I2C_LCD_Init+0xe>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 800088c:	1dfb      	adds	r3, r7, #7
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	2130      	movs	r1, #48	@ 0x30
 8000892:	0018      	movs	r0, r3
 8000894:	f7ff ffc3 	bl	800081e <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	@ 0x24
 800089c:	e025      	b.n	80008ea <I2C_LCD_Init+0x76>
 800089e:	4b57      	ldr	r3, [pc, #348]	@ (80009fc <I2C_LCD_Init+0x188>)
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	4b56      	ldr	r3, [pc, #344]	@ (8000a00 <I2C_LCD_Init+0x18c>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4956      	ldr	r1, [pc, #344]	@ (8000a04 <I2C_LCD_Init+0x190>)
 80008aa:	0018      	movs	r0, r3
 80008ac:	f7ff fc34 	bl	8000118 <__udivsi3>
 80008b0:	0003      	movs	r3, r0
 80008b2:	001a      	movs	r2, r3
 80008b4:	0013      	movs	r3, r2
 80008b6:	015b      	lsls	r3, r3, #5
 80008b8:	1a9b      	subs	r3, r3, r2
 80008ba:	009b      	lsls	r3, r3, #2
 80008bc:	189b      	adds	r3, r3, r2
 80008be:	00db      	lsls	r3, r3, #3
 80008c0:	001c      	movs	r4, r3
 80008c2:	4b4f      	ldr	r3, [pc, #316]	@ (8000a00 <I2C_LCD_Init+0x18c>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	494f      	ldr	r1, [pc, #316]	@ (8000a04 <I2C_LCD_Init+0x190>)
 80008c8:	0018      	movs	r0, r3
 80008ca:	f7ff fc25 	bl	8000118 <__udivsi3>
 80008ce:	0003      	movs	r3, r0
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	1ae3      	subs	r3, r4, r3
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	4b49      	ldr	r3, [pc, #292]	@ (80009fc <I2C_LCD_Init+0x188>)
 80008d8:	689b      	ldr	r3, [r3, #8]
 80008da:	68fa      	ldr	r2, [r7, #12]
 80008dc:	1ad3      	subs	r3, r2, r3
 80008de:	68ba      	ldr	r2, [r7, #8]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	d8f8      	bhi.n	80008d6 <I2C_LCD_Init+0x62>
 80008e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008e6:	3301      	adds	r3, #1
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80008ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ec:	2b04      	cmp	r3, #4
 80008ee:	d9d6      	bls.n	800089e <I2C_LCD_Init+0x2a>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 80008f0:	1dfb      	adds	r3, r7, #7
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2130      	movs	r1, #48	@ 0x30
 80008f6:	0018      	movs	r0, r3
 80008f8:	f7ff ff91 	bl	800081e <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
 8000900:	e025      	b.n	800094e <I2C_LCD_Init+0xda>
 8000902:	4b3e      	ldr	r3, [pc, #248]	@ (80009fc <I2C_LCD_Init+0x188>)
 8000904:	689b      	ldr	r3, [r3, #8]
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	4b3d      	ldr	r3, [pc, #244]	@ (8000a00 <I2C_LCD_Init+0x18c>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	493d      	ldr	r1, [pc, #244]	@ (8000a04 <I2C_LCD_Init+0x190>)
 800090e:	0018      	movs	r0, r3
 8000910:	f7ff fc02 	bl	8000118 <__udivsi3>
 8000914:	0003      	movs	r3, r0
 8000916:	001a      	movs	r2, r3
 8000918:	0013      	movs	r3, r2
 800091a:	015b      	lsls	r3, r3, #5
 800091c:	1a9b      	subs	r3, r3, r2
 800091e:	009b      	lsls	r3, r3, #2
 8000920:	189b      	adds	r3, r3, r2
 8000922:	00db      	lsls	r3, r3, #3
 8000924:	001c      	movs	r4, r3
 8000926:	4b36      	ldr	r3, [pc, #216]	@ (8000a00 <I2C_LCD_Init+0x18c>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4936      	ldr	r1, [pc, #216]	@ (8000a04 <I2C_LCD_Init+0x190>)
 800092c:	0018      	movs	r0, r3
 800092e:	f7ff fbf3 	bl	8000118 <__udivsi3>
 8000932:	0003      	movs	r3, r0
 8000934:	085b      	lsrs	r3, r3, #1
 8000936:	1ae3      	subs	r3, r4, r3
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	4b30      	ldr	r3, [pc, #192]	@ (80009fc <I2C_LCD_Init+0x188>)
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	697a      	ldr	r2, [r7, #20]
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	429a      	cmp	r2, r3
 8000946:	d8f8      	bhi.n	800093a <I2C_LCD_Init+0xc6>
 8000948:	6a3b      	ldr	r3, [r7, #32]
 800094a:	3301      	adds	r3, #1
 800094c:	623b      	str	r3, [r7, #32]
 800094e:	6a3b      	ldr	r3, [r7, #32]
 8000950:	2b04      	cmp	r3, #4
 8000952:	d9d6      	bls.n	8000902 <I2C_LCD_Init+0x8e>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8000954:	1dfb      	adds	r3, r7, #7
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2130      	movs	r1, #48	@ 0x30
 800095a:	0018      	movs	r0, r3
 800095c:	f7ff ff5f 	bl	800081e <I2C_LCD_Cmd>
    DELAY_US(150);  // Delay > 100Î¼s
 8000960:	4b26      	ldr	r3, [pc, #152]	@ (80009fc <I2C_LCD_Init+0x188>)
 8000962:	689b      	ldr	r3, [r3, #8]
 8000964:	61fb      	str	r3, [r7, #28]
 8000966:	4b26      	ldr	r3, [pc, #152]	@ (8000a00 <I2C_LCD_Init+0x18c>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4926      	ldr	r1, [pc, #152]	@ (8000a04 <I2C_LCD_Init+0x190>)
 800096c:	0018      	movs	r0, r3
 800096e:	f7ff fbd3 	bl	8000118 <__udivsi3>
 8000972:	0003      	movs	r3, r0
 8000974:	001a      	movs	r2, r3
 8000976:	2396      	movs	r3, #150	@ 0x96
 8000978:	4353      	muls	r3, r2
 800097a:	001c      	movs	r4, r3
 800097c:	4b20      	ldr	r3, [pc, #128]	@ (8000a00 <I2C_LCD_Init+0x18c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4920      	ldr	r1, [pc, #128]	@ (8000a04 <I2C_LCD_Init+0x190>)
 8000982:	0018      	movs	r0, r3
 8000984:	f7ff fbc8 	bl	8000118 <__udivsi3>
 8000988:	0003      	movs	r3, r0
 800098a:	085b      	lsrs	r3, r3, #1
 800098c:	1ae3      	subs	r3, r4, r3
 800098e:	61bb      	str	r3, [r7, #24]
 8000990:	4b1a      	ldr	r3, [pc, #104]	@ (80009fc <I2C_LCD_Init+0x188>)
 8000992:	689b      	ldr	r3, [r3, #8]
 8000994:	69fa      	ldr	r2, [r7, #28]
 8000996:	1ad3      	subs	r3, r2, r3
 8000998:	69ba      	ldr	r2, [r7, #24]
 800099a:	429a      	cmp	r2, r3
 800099c:	d8f8      	bhi.n	8000990 <I2C_LCD_Init+0x11c>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x02);
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2102      	movs	r1, #2
 80009a4:	0018      	movs	r0, r3
 80009a6:	f7ff ff3a 	bl	800081e <I2C_LCD_Cmd>
    // Configure the LCD
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 80009aa:	1dfb      	adds	r3, r7, #7
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	2128      	movs	r1, #40	@ 0x28
 80009b0:	0018      	movs	r0, r3
 80009b2:	f7ff ff34 	bl	800081e <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF);
 80009b6:	1dfb      	adds	r3, r7, #7
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	210c      	movs	r1, #12
 80009bc:	0018      	movs	r0, r3
 80009be:	f7ff ff2e 	bl	800081e <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT);
 80009c2:	1dfb      	adds	r3, r7, #7
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2106      	movs	r1, #6
 80009c8:	0018      	movs	r0, r3
 80009ca:	f7ff ff28 	bl	800081e <I2C_LCD_Cmd>
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80009ce:	1dfb      	adds	r3, r7, #7
 80009d0:	781a      	ldrb	r2, [r3, #0]
 80009d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a08 <I2C_LCD_Init+0x194>)
 80009d4:	0052      	lsls	r2, r2, #1
 80009d6:	2104      	movs	r1, #4
 80009d8:	54d1      	strb	r1, [r2, r3]
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal = LCD_BACKLIGHT;
 80009da:	1dfb      	adds	r3, r7, #7
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	4a0a      	ldr	r2, [pc, #40]	@ (8000a08 <I2C_LCD_Init+0x194>)
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	18d3      	adds	r3, r2, r3
 80009e4:	3301      	adds	r3, #1
 80009e6:	2208      	movs	r2, #8
 80009e8:	701a      	strb	r2, [r3, #0]
    // Clear the LCD
    I2C_LCD_Clear(I2C_LCD_InstanceIndex);
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	0018      	movs	r0, r3
 80009f0:	f000 f80c 	bl	8000a0c <I2C_LCD_Clear>
}
 80009f4:	46c0      	nop			@ (mov r8, r8)
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b00b      	add	sp, #44	@ 0x2c
 80009fa:	bd90      	pop	{r4, r7, pc}
 80009fc:	e000e010 	.word	0xe000e010
 8000a00:	20000000 	.word	0x20000000
 8000a04:	000f4240 	.word	0x000f4240
 8000a08:	20000078 	.word	0x20000078

08000a0c <I2C_LCD_Clear>:

void I2C_LCD_Clear(uint8_t I2C_LCD_InstanceIndex)
{
 8000a0c:	b590      	push	{r4, r7, lr}
 8000a0e:	b087      	sub	sp, #28
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	0002      	movs	r2, r0
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_CLEARDISPLAY);
 8000a18:	1dfb      	adds	r3, r7, #7
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f7ff fefd 	bl	800081e <I2C_LCD_Cmd>
    DELAY_MS(2);
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
 8000a28:	e025      	b.n	8000a76 <I2C_LCD_Clear+0x6a>
 8000a2a:	4b17      	ldr	r3, [pc, #92]	@ (8000a88 <I2C_LCD_Clear+0x7c>)
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	4b16      	ldr	r3, [pc, #88]	@ (8000a8c <I2C_LCD_Clear+0x80>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4916      	ldr	r1, [pc, #88]	@ (8000a90 <I2C_LCD_Clear+0x84>)
 8000a36:	0018      	movs	r0, r3
 8000a38:	f7ff fb6e 	bl	8000118 <__udivsi3>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	001a      	movs	r2, r3
 8000a40:	0013      	movs	r3, r2
 8000a42:	015b      	lsls	r3, r3, #5
 8000a44:	1a9b      	subs	r3, r3, r2
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	189b      	adds	r3, r3, r2
 8000a4a:	00db      	lsls	r3, r3, #3
 8000a4c:	001c      	movs	r4, r3
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <I2C_LCD_Clear+0x80>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	490f      	ldr	r1, [pc, #60]	@ (8000a90 <I2C_LCD_Clear+0x84>)
 8000a54:	0018      	movs	r0, r3
 8000a56:	f7ff fb5f 	bl	8000118 <__udivsi3>
 8000a5a:	0003      	movs	r3, r0
 8000a5c:	085b      	lsrs	r3, r3, #1
 8000a5e:	1ae3      	subs	r3, r4, r3
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	4b09      	ldr	r3, [pc, #36]	@ (8000a88 <I2C_LCD_Clear+0x7c>)
 8000a64:	689b      	ldr	r3, [r3, #8]
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	68fa      	ldr	r2, [r7, #12]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d8f8      	bhi.n	8000a62 <I2C_LCD_Clear+0x56>
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	3301      	adds	r3, #1
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d9d6      	bls.n	8000a2a <I2C_LCD_Clear+0x1e>
}
 8000a7c:	46c0      	nop			@ (mov r8, r8)
 8000a7e:	46c0      	nop			@ (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	b007      	add	sp, #28
 8000a84:	bd90      	pop	{r4, r7, pc}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	e000e010 	.word	0xe000e010
 8000a8c:	20000000 	.word	0x20000000
 8000a90:	000f4240 	.word	0x000f4240

08000a94 <I2C_LCD_SetCursor>:
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_RETURNHOME);
    DELAY_MS(2);
}

void I2C_LCD_SetCursor(uint8_t I2C_LCD_InstanceIndex, uint8_t Col, uint8_t Row)
{
 8000a94:	b590      	push	{r4, r7, lr}
 8000a96:	b087      	sub	sp, #28
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	0004      	movs	r4, r0
 8000a9c:	0008      	movs	r0, r1
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	1dfb      	adds	r3, r7, #7
 8000aa2:	1c22      	adds	r2, r4, #0
 8000aa4:	701a      	strb	r2, [r3, #0]
 8000aa6:	1dbb      	adds	r3, r7, #6
 8000aa8:	1c02      	adds	r2, r0, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
 8000aac:	1d7b      	adds	r3, r7, #5
 8000aae:	1c0a      	adds	r2, r1, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
    int Row_Offsets[] = {0x00, 0x40, 0x14, 0x54};
 8000ab2:	2308      	movs	r3, #8
 8000ab4:	18fb      	adds	r3, r7, r3
 8000ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8000b2c <I2C_LCD_SetCursor+0x98>)
 8000ab8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000aba:	c313      	stmia	r3!, {r0, r1, r4}
 8000abc:	6812      	ldr	r2, [r2, #0]
 8000abe:	601a      	str	r2, [r3, #0]
    if (Row > I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow)
 8000ac0:	1dfb      	adds	r3, r7, #7
 8000ac2:	781a      	ldrb	r2, [r3, #0]
 8000ac4:	491a      	ldr	r1, [pc, #104]	@ (8000b30 <I2C_LCD_SetCursor+0x9c>)
 8000ac6:	0013      	movs	r3, r2
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	189b      	adds	r3, r3, r2
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	18cb      	adds	r3, r1, r3
 8000ad0:	330a      	adds	r3, #10
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	1d7a      	adds	r2, r7, #5
 8000ad6:	7812      	ldrb	r2, [r2, #0]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d90c      	bls.n	8000af6 <I2C_LCD_SetCursor+0x62>
    {
    	Row = I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow - 1;
 8000adc:	1dfb      	adds	r3, r7, #7
 8000ade:	781a      	ldrb	r2, [r3, #0]
 8000ae0:	4913      	ldr	r1, [pc, #76]	@ (8000b30 <I2C_LCD_SetCursor+0x9c>)
 8000ae2:	0013      	movs	r3, r2
 8000ae4:	005b      	lsls	r3, r3, #1
 8000ae6:	189b      	adds	r3, r3, r2
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	18cb      	adds	r3, r1, r3
 8000aec:	330a      	adds	r3, #10
 8000aee:	781a      	ldrb	r2, [r3, #0]
 8000af0:	1d7b      	adds	r3, r7, #5
 8000af2:	3a01      	subs	r2, #1
 8000af4:	701a      	strb	r2, [r3, #0]
    }
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_SETDDRAMADDR | (Col + Row_Offsets[Row]));
 8000af6:	1d7b      	adds	r3, r7, #5
 8000af8:	781a      	ldrb	r2, [r3, #0]
 8000afa:	2308      	movs	r3, #8
 8000afc:	18fb      	adds	r3, r7, r3
 8000afe:	0092      	lsls	r2, r2, #2
 8000b00:	58d3      	ldr	r3, [r2, r3]
 8000b02:	b2da      	uxtb	r2, r3
 8000b04:	1dbb      	adds	r3, r7, #6
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	18d3      	adds	r3, r2, r3
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	b25b      	sxtb	r3, r3
 8000b0e:	2280      	movs	r2, #128	@ 0x80
 8000b10:	4252      	negs	r2, r2
 8000b12:	4313      	orrs	r3, r2
 8000b14:	b25b      	sxtb	r3, r3
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	1dfb      	adds	r3, r7, #7
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	0011      	movs	r1, r2
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f7ff fe7d 	bl	800081e <I2C_LCD_Cmd>
}
 8000b24:	46c0      	nop			@ (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	b007      	add	sp, #28
 8000b2a:	bd90      	pop	{r4, r7, pc}
 8000b2c:	08004c50 	.word	0x08004c50
 8000b30:	08004c80 	.word	0x08004c80

08000b34 <I2C_LCD_WriteString>:
{
    I2C_LCD_Data(I2C_LCD_InstanceIndex, Ch);
}

void I2C_LCD_WriteString(uint8_t I2C_LCD_InstanceIndex, char *Str)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	0002      	movs	r2, r0
 8000b3c:	6039      	str	r1, [r7, #0]
 8000b3e:	1dfb      	adds	r3, r7, #7
 8000b40:	701a      	strb	r2, [r3, #0]
    while (*Str)
 8000b42:	e009      	b.n	8000b58 <I2C_LCD_WriteString+0x24>
    {
        I2C_LCD_Data(I2C_LCD_InstanceIndex, *Str++);
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	1c5a      	adds	r2, r3, #1
 8000b48:	603a      	str	r2, [r7, #0]
 8000b4a:	781a      	ldrb	r2, [r3, #0]
 8000b4c:	1dfb      	adds	r3, r7, #7
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	0011      	movs	r1, r2
 8000b52:	0018      	movs	r0, r3
 8000b54:	f7ff fe78 	bl	8000848 <I2C_LCD_Data>
    while (*Str)
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d1f1      	bne.n	8000b44 <I2C_LCD_WriteString+0x10>
    }
}
 8000b60:	46c0      	nop			@ (mov r8, r8)
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	46bd      	mov	sp, r7
 8000b66:	b002      	add	sp, #8
 8000b68:	bd80      	pop	{r7, pc}
	...

08000b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b6c:	b590      	push	{r4, r7, lr}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b72:	f000 fbbb 	bl	80012ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b76:	f000 f859 	bl	8000c2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b7a:	f000 f9bd 	bl	8000ef8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b7e:	f000 f96d 	bl	8000e5c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000b82:	f000 f8bf 	bl	8000d04 <MX_I2C1_Init>
  MX_RTC_Init();
 8000b86:	f000 f8fd 	bl	8000d84 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
I2C_LCD_Init(lcd_1);
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	f7ff fe72 	bl	8000874 <I2C_LCD_Init>
I2C_LCD_SetCursor(lcd_1,0,0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2100      	movs	r1, #0
 8000b94:	2000      	movs	r0, #0
 8000b96:	f7ff ff7d 	bl	8000a94 <I2C_LCD_SetCursor>
I2C_LCD_WriteString(lcd_1,"Real time clock");
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <main+0x9c>)
 8000b9c:	0019      	movs	r1, r3
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f7ff ffc8 	bl	8000b34 <I2C_LCD_WriteString>
  {




	  I2C_LCD_SetCursor(lcd_1,0,1);
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	2000      	movs	r0, #0
 8000baa:	f7ff ff73 	bl	8000a94 <I2C_LCD_SetCursor>

	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000bae:	4917      	ldr	r1, [pc, #92]	@ (8000c0c <main+0xa0>)
 8000bb0:	4b17      	ldr	r3, [pc, #92]	@ (8000c10 <main+0xa4>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f002 fc01 	bl	80033bc <HAL_RTC_GetDate>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000bba:	4916      	ldr	r1, [pc, #88]	@ (8000c14 <main+0xa8>)
 8000bbc:	4b14      	ldr	r3, [pc, #80]	@ (8000c10 <main+0xa4>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f002 fb0d 	bl	80031e0 <HAL_RTC_GetTime>
	  Hours=sTime.Hours;
 8000bc6:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <main+0xa8>)
 8000bc8:	781a      	ldrb	r2, [r3, #0]
 8000bca:	4b13      	ldr	r3, [pc, #76]	@ (8000c18 <main+0xac>)
 8000bcc:	701a      	strb	r2, [r3, #0]
	  Minutes=sTime.Minutes;
 8000bce:	4b11      	ldr	r3, [pc, #68]	@ (8000c14 <main+0xa8>)
 8000bd0:	785a      	ldrb	r2, [r3, #1]
 8000bd2:	4b12      	ldr	r3, [pc, #72]	@ (8000c1c <main+0xb0>)
 8000bd4:	701a      	strb	r2, [r3, #0]
	  Seconds=sTime.Seconds;
 8000bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <main+0xa8>)
 8000bd8:	789a      	ldrb	r2, [r3, #2]
 8000bda:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <main+0xb4>)
 8000bdc:	701a      	strb	r2, [r3, #0]
	  sprintf(Time,"%02d:%02d:%02d",Hours,Minutes,Seconds);
 8000bde:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <main+0xac>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	001a      	movs	r2, r3
 8000be4:	4b0d      	ldr	r3, [pc, #52]	@ (8000c1c <main+0xb0>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	001c      	movs	r4, r3
 8000bea:	4b0d      	ldr	r3, [pc, #52]	@ (8000c20 <main+0xb4>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	490d      	ldr	r1, [pc, #52]	@ (8000c24 <main+0xb8>)
 8000bf0:	480d      	ldr	r0, [pc, #52]	@ (8000c28 <main+0xbc>)
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	0023      	movs	r3, r4
 8000bf6:	f003 fb83 	bl	8004300 <siprintf>
	  I2C_LCD_WriteString(lcd_1,Time);
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000c28 <main+0xbc>)
 8000bfc:	0019      	movs	r1, r3
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f7ff ff98 	bl	8000b34 <I2C_LCD_WriteString>
	  I2C_LCD_SetCursor(lcd_1,0,1);
 8000c04:	46c0      	nop			@ (mov r8, r8)
 8000c06:	e7cd      	b.n	8000ba4 <main+0x38>
 8000c08:	08004c60 	.word	0x08004c60
 8000c0c:	200001a4 	.word	0x200001a4
 8000c10:	200000d0 	.word	0x200000d0
 8000c14:	20000190 	.word	0x20000190
 8000c18:	200001b8 	.word	0x200001b8
 8000c1c:	200001b9 	.word	0x200001b9
 8000c20:	200001ba 	.word	0x200001ba
 8000c24:	08004c70 	.word	0x08004c70
 8000c28:	200001bc 	.word	0x200001bc

08000c2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b093      	sub	sp, #76	@ 0x4c
 8000c30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c32:	2410      	movs	r4, #16
 8000c34:	193b      	adds	r3, r7, r4
 8000c36:	0018      	movs	r0, r3
 8000c38:	2338      	movs	r3, #56	@ 0x38
 8000c3a:	001a      	movs	r2, r3
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	f003 fb81 	bl	8004344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c42:	003b      	movs	r3, r7
 8000c44:	0018      	movs	r0, r3
 8000c46:	2310      	movs	r3, #16
 8000c48:	001a      	movs	r2, r3
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	f003 fb7a 	bl	8004344 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c50:	2380      	movs	r3, #128	@ 0x80
 8000c52:	009b      	lsls	r3, r3, #2
 8000c54:	0018      	movs	r0, r3
 8000c56:	f001 fab1 	bl	80021bc <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c5a:	f001 faa1 	bl	80021a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c5e:	4b28      	ldr	r3, [pc, #160]	@ (8000d00 <SystemClock_Config+0xd4>)
 8000c60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8000c62:	4b27      	ldr	r3, [pc, #156]	@ (8000d00 <SystemClock_Config+0xd4>)
 8000c64:	2118      	movs	r1, #24
 8000c66:	438a      	bics	r2, r1
 8000c68:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	2206      	movs	r2, #6
 8000c6e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c70:	193b      	adds	r3, r7, r4
 8000c72:	2201      	movs	r2, #1
 8000c74:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c76:	193b      	adds	r3, r7, r4
 8000c78:	2280      	movs	r2, #128	@ 0x80
 8000c7a:	0052      	lsls	r2, r2, #1
 8000c7c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000c7e:	0021      	movs	r1, r4
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c86:	187b      	adds	r3, r7, r1
 8000c88:	2240      	movs	r2, #64	@ 0x40
 8000c8a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	2202      	movs	r2, #2
 8000c90:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c92:	187b      	adds	r3, r7, r1
 8000c94:	2202      	movs	r2, #2
 8000c96:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000c9e:	187b      	adds	r3, r7, r1
 8000ca0:	2208      	movs	r2, #8
 8000ca2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ca4:	187b      	adds	r3, r7, r1
 8000ca6:	2280      	movs	r2, #128	@ 0x80
 8000ca8:	0292      	lsls	r2, r2, #10
 8000caa:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	2280      	movs	r2, #128	@ 0x80
 8000cb0:	0492      	lsls	r2, r2, #18
 8000cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	2280      	movs	r2, #128	@ 0x80
 8000cb8:	0592      	lsls	r2, r2, #22
 8000cba:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cbc:	187b      	adds	r3, r7, r1
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f001 fac8 	bl	8002254 <HAL_RCC_OscConfig>
 8000cc4:	1e03      	subs	r3, r0, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000cc8:	f000 f966 	bl	8000f98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ccc:	003b      	movs	r3, r7
 8000cce:	2207      	movs	r2, #7
 8000cd0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd2:	003b      	movs	r3, r7
 8000cd4:	2202      	movs	r2, #2
 8000cd6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cd8:	003b      	movs	r3, r7
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cde:	003b      	movs	r3, r7
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ce4:	003b      	movs	r3, r7
 8000ce6:	2102      	movs	r1, #2
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f001 fdcd 	bl	8002888 <HAL_RCC_ClockConfig>
 8000cee:	1e03      	subs	r3, r0, #0
 8000cf0:	d001      	beq.n	8000cf6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000cf2:	f000 f951 	bl	8000f98 <Error_Handler>
  }
}
 8000cf6:	46c0      	nop			@ (mov r8, r8)
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	b013      	add	sp, #76	@ 0x4c
 8000cfc:	bd90      	pop	{r4, r7, pc}
 8000cfe:	46c0      	nop			@ (mov r8, r8)
 8000d00:	40021000 	.word	0x40021000

08000d04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d08:	4b1b      	ldr	r3, [pc, #108]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8000d7c <MX_I2C1_Init+0x78>)
 8000d0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8000d0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d10:	4a1b      	ldr	r2, [pc, #108]	@ (8000d80 <MX_I2C1_Init+0x7c>)
 8000d12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d14:	4b18      	ldr	r3, [pc, #96]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d1a:	4b17      	ldr	r3, [pc, #92]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d20:	4b15      	ldr	r3, [pc, #84]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d26:	4b14      	ldr	r3, [pc, #80]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d2c:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d32:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d38:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d40:	0018      	movs	r0, r3
 8000d42:	f000 fd8f 	bl	8001864 <HAL_I2C_Init>
 8000d46:	1e03      	subs	r3, r0, #0
 8000d48:	d001      	beq.n	8000d4e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d4a:	f000 f925 	bl	8000f98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d50:	2100      	movs	r1, #0
 8000d52:	0018      	movs	r0, r3
 8000d54:	f001 f98c 	bl	8002070 <HAL_I2CEx_ConfigAnalogFilter>
 8000d58:	1e03      	subs	r3, r0, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d5c:	f000 f91c 	bl	8000f98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d60:	4b05      	ldr	r3, [pc, #20]	@ (8000d78 <MX_I2C1_Init+0x74>)
 8000d62:	2100      	movs	r1, #0
 8000d64:	0018      	movs	r0, r3
 8000d66:	f001 f9cf 	bl	8002108 <HAL_I2CEx_ConfigDigitalFilter>
 8000d6a:	1e03      	subs	r3, r0, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d6e:	f000 f913 	bl	8000f98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d72:	46c0      	nop			@ (mov r8, r8)
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	2000007c 	.word	0x2000007c
 8000d7c:	40005400 	.word	0x40005400
 8000d80:	10b17db5 	.word	0x10b17db5

08000d84 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d8a:	1d3b      	adds	r3, r7, #4
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	2314      	movs	r3, #20
 8000d90:	001a      	movs	r2, r3
 8000d92:	2100      	movs	r1, #0
 8000d94:	f003 fad6 	bl	8004344 <memset>
  RTC_DateTypeDef sDate = {0};
 8000d98:	003b      	movs	r3, r7
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d9e:	4b2d      	ldr	r3, [pc, #180]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000da0:	4a2d      	ldr	r2, [pc, #180]	@ (8000e58 <MX_RTC_Init+0xd4>)
 8000da2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000da4:	4b2b      	ldr	r3, [pc, #172]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000daa:	4b2a      	ldr	r3, [pc, #168]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000dac:	227f      	movs	r2, #127	@ 0x7f
 8000dae:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000db0:	4b28      	ldr	r3, [pc, #160]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000db2:	22ff      	movs	r2, #255	@ 0xff
 8000db4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000db6:	4b27      	ldr	r3, [pc, #156]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000dbc:	4b25      	ldr	r3, [pc, #148]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000dc2:	4b24      	ldr	r3, [pc, #144]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000dc8:	4b22      	ldr	r3, [pc, #136]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000dca:	2280      	movs	r2, #128	@ 0x80
 8000dcc:	05d2      	lsls	r2, r2, #23
 8000dce:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000dd0:	4b20      	ldr	r3, [pc, #128]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f002 f8b7 	bl	8002f4c <HAL_RTC_Init>
 8000dde:	1e03      	subs	r3, r0, #0
 8000de0:	d001      	beq.n	8000de6 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 8000de2:	f000 f8d9 	bl	8000f98 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	2212      	movs	r2, #18
 8000dea:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x20;
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	2220      	movs	r2, #32
 8000df0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	2200      	movs	r2, #0
 8000df6:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000dfe:	1d3b      	adds	r3, r7, #4
 8000e00:	2200      	movs	r2, #0
 8000e02:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e04:	1d3b      	adds	r3, r7, #4
 8000e06:	2200      	movs	r2, #0
 8000e08:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e0a:	1d39      	adds	r1, r7, #4
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	0018      	movs	r0, r3
 8000e12:	f002 f93d 	bl	8003090 <HAL_RTC_SetTime>
 8000e16:	1e03      	subs	r3, r0, #0
 8000e18:	d001      	beq.n	8000e1e <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 8000e1a:	f000 f8bd 	bl	8000f98 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e1e:	003b      	movs	r3, r7
 8000e20:	2201      	movs	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000e24:	003b      	movs	r3, r7
 8000e26:	2201      	movs	r2, #1
 8000e28:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000e2a:	003b      	movs	r3, r7
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000e30:	003b      	movs	r3, r7
 8000e32:	2200      	movs	r2, #0
 8000e34:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e36:	0039      	movs	r1, r7
 8000e38:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <MX_RTC_Init+0xd0>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	f002 fa2b 	bl	8003298 <HAL_RTC_SetDate>
 8000e42:	1e03      	subs	r3, r0, #0
 8000e44:	d001      	beq.n	8000e4a <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 8000e46:	f000 f8a7 	bl	8000f98 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e4a:	46c0      	nop			@ (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b006      	add	sp, #24
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	46c0      	nop			@ (mov r8, r8)
 8000e54:	200000d0 	.word	0x200000d0
 8000e58:	40002800 	.word	0x40002800

08000e5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e60:	4b23      	ldr	r3, [pc, #140]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e62:	4a24      	ldr	r2, [pc, #144]	@ (8000ef4 <MX_USART2_UART_Init+0x98>)
 8000e64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e66:	4b22      	ldr	r3, [pc, #136]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e68:	22e1      	movs	r2, #225	@ 0xe1
 8000e6a:	0252      	lsls	r2, r2, #9
 8000e6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e6e:	4b20      	ldr	r3, [pc, #128]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e80:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e82:	220c      	movs	r2, #12
 8000e84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e86:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e8c:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e92:	4b17      	ldr	r3, [pc, #92]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e98:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e9e:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ea4:	4b12      	ldr	r3, [pc, #72]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f002 fbc8 	bl	800363c <HAL_UART_Init>
 8000eac:	1e03      	subs	r3, r0, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000eb0:	f000 f872 	bl	8000f98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f003 f941 	bl	8004140 <HAL_UARTEx_SetTxFifoThreshold>
 8000ebe:	1e03      	subs	r3, r0, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000ec2:	f000 f869 	bl	8000f98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000ec8:	2100      	movs	r1, #0
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f003 f978 	bl	80041c0 <HAL_UARTEx_SetRxFifoThreshold>
 8000ed0:	1e03      	subs	r3, r0, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ed4:	f000 f860 	bl	8000f98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ed8:	4b05      	ldr	r3, [pc, #20]	@ (8000ef0 <MX_USART2_UART_Init+0x94>)
 8000eda:	0018      	movs	r0, r3
 8000edc:	f003 f8f6 	bl	80040cc <HAL_UARTEx_DisableFifoMode>
 8000ee0:	1e03      	subs	r3, r0, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000ee4:	f000 f858 	bl	8000f98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ee8:	46c0      	nop			@ (mov r8, r8)
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	46c0      	nop			@ (mov r8, r8)
 8000ef0:	200000fc 	.word	0x200000fc
 8000ef4:	40004400 	.word	0x40004400

08000ef8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b089      	sub	sp, #36	@ 0x24
 8000efc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efe:	240c      	movs	r4, #12
 8000f00:	193b      	adds	r3, r7, r4
 8000f02:	0018      	movs	r0, r3
 8000f04:	2314      	movs	r3, #20
 8000f06:	001a      	movs	r2, r3
 8000f08:	2100      	movs	r1, #0
 8000f0a:	f003 fa1b 	bl	8004344 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0e:	4b21      	ldr	r3, [pc, #132]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f12:	4b20      	ldr	r3, [pc, #128]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f14:	2104      	movs	r1, #4
 8000f16:	430a      	orrs	r2, r1
 8000f18:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f1e:	2204      	movs	r2, #4
 8000f20:	4013      	ands	r3, r2
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f26:	4b1b      	ldr	r3, [pc, #108]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f2c:	2120      	movs	r1, #32
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f32:	4b18      	ldr	r3, [pc, #96]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f36:	2220      	movs	r2, #32
 8000f38:	4013      	ands	r3, r2
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	4b15      	ldr	r3, [pc, #84]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f42:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f44:	2101      	movs	r1, #1
 8000f46:	430a      	orrs	r2, r1
 8000f48:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f4a:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <MX_GPIO_Init+0x9c>)
 8000f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f4e:	2201      	movs	r2, #1
 8000f50:	4013      	ands	r3, r2
 8000f52:	603b      	str	r3, [r7, #0]
 8000f54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000f56:	23a0      	movs	r3, #160	@ 0xa0
 8000f58:	05db      	lsls	r3, r3, #23
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2120      	movs	r1, #32
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f000 fc62 	bl	8001828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000f64:	0021      	movs	r1, r4
 8000f66:	187b      	adds	r3, r7, r1
 8000f68:	2220      	movs	r2, #32
 8000f6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	187b      	adds	r3, r7, r1
 8000f6e:	2201      	movs	r2, #1
 8000f70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	187b      	adds	r3, r7, r1
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f78:	187b      	adds	r3, r7, r1
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000f7e:	187a      	adds	r2, r7, r1
 8000f80:	23a0      	movs	r3, #160	@ 0xa0
 8000f82:	05db      	lsls	r3, r3, #23
 8000f84:	0011      	movs	r1, r2
 8000f86:	0018      	movs	r0, r3
 8000f88:	f000 faea 	bl	8001560 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f8c:	46c0      	nop			@ (mov r8, r8)
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	b009      	add	sp, #36	@ 0x24
 8000f92:	bd90      	pop	{r4, r7, pc}
 8000f94:	40021000 	.word	0x40021000

08000f98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f9c:	b672      	cpsid	i
}
 8000f9e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa0:	46c0      	nop			@ (mov r8, r8)
 8000fa2:	e7fd      	b.n	8000fa0 <Error_Handler+0x8>

08000fa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000faa:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe8 <HAL_MspInit+0x44>)
 8000fac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fae:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe8 <HAL_MspInit+0x44>)
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	430a      	orrs	r2, r1
 8000fb4:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <HAL_MspInit+0x44>)
 8000fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fba:	2201      	movs	r2, #1
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc2:	4b09      	ldr	r3, [pc, #36]	@ (8000fe8 <HAL_MspInit+0x44>)
 8000fc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fc6:	4b08      	ldr	r3, [pc, #32]	@ (8000fe8 <HAL_MspInit+0x44>)
 8000fc8:	2180      	movs	r1, #128	@ 0x80
 8000fca:	0549      	lsls	r1, r1, #21
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fd0:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <HAL_MspInit+0x44>)
 8000fd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fd4:	2380      	movs	r3, #128	@ 0x80
 8000fd6:	055b      	lsls	r3, r3, #21
 8000fd8:	4013      	ands	r3, r2
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fde:	46c0      	nop			@ (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b002      	add	sp, #8
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			@ (mov r8, r8)
 8000fe8:	40021000 	.word	0x40021000

08000fec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fec:	b590      	push	{r4, r7, lr}
 8000fee:	b097      	sub	sp, #92	@ 0x5c
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff4:	2344      	movs	r3, #68	@ 0x44
 8000ff6:	18fb      	adds	r3, r7, r3
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	2314      	movs	r3, #20
 8000ffc:	001a      	movs	r2, r3
 8000ffe:	2100      	movs	r1, #0
 8001000:	f003 f9a0 	bl	8004344 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001004:	2410      	movs	r4, #16
 8001006:	193b      	adds	r3, r7, r4
 8001008:	0018      	movs	r0, r3
 800100a:	2334      	movs	r3, #52	@ 0x34
 800100c:	001a      	movs	r2, r3
 800100e:	2100      	movs	r1, #0
 8001010:	f003 f998 	bl	8004344 <memset>
  if(hi2c->Instance==I2C1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a23      	ldr	r2, [pc, #140]	@ (80010a8 <HAL_I2C_MspInit+0xbc>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d13f      	bne.n	800109e <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800101e:	193b      	adds	r3, r7, r4
 8001020:	2220      	movs	r2, #32
 8001022:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001024:	193b      	adds	r3, r7, r4
 8001026:	2200      	movs	r2, #0
 8001028:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800102a:	193b      	adds	r3, r7, r4
 800102c:	0018      	movs	r0, r3
 800102e:	f001 fdd5 	bl	8002bdc <HAL_RCCEx_PeriphCLKConfig>
 8001032:	1e03      	subs	r3, r0, #0
 8001034:	d001      	beq.n	800103a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001036:	f7ff ffaf 	bl	8000f98 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <HAL_I2C_MspInit+0xc0>)
 800103c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800103e:	4b1b      	ldr	r3, [pc, #108]	@ (80010ac <HAL_I2C_MspInit+0xc0>)
 8001040:	2101      	movs	r1, #1
 8001042:	430a      	orrs	r2, r1
 8001044:	635a      	str	r2, [r3, #52]	@ 0x34
 8001046:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <HAL_I2C_MspInit+0xc0>)
 8001048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800104a:	2201      	movs	r2, #1
 800104c:	4013      	ands	r3, r2
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001052:	2144      	movs	r1, #68	@ 0x44
 8001054:	187b      	adds	r3, r7, r1
 8001056:	22c0      	movs	r2, #192	@ 0xc0
 8001058:	00d2      	lsls	r2, r2, #3
 800105a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800105c:	187b      	adds	r3, r7, r1
 800105e:	2212      	movs	r2, #18
 8001060:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	187b      	adds	r3, r7, r1
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	187b      	adds	r3, r7, r1
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800106e:	187b      	adds	r3, r7, r1
 8001070:	2206      	movs	r2, #6
 8001072:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001074:	187a      	adds	r2, r7, r1
 8001076:	23a0      	movs	r3, #160	@ 0xa0
 8001078:	05db      	lsls	r3, r3, #23
 800107a:	0011      	movs	r1, r2
 800107c:	0018      	movs	r0, r3
 800107e:	f000 fa6f 	bl	8001560 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001082:	4b0a      	ldr	r3, [pc, #40]	@ (80010ac <HAL_I2C_MspInit+0xc0>)
 8001084:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001086:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <HAL_I2C_MspInit+0xc0>)
 8001088:	2180      	movs	r1, #128	@ 0x80
 800108a:	0389      	lsls	r1, r1, #14
 800108c:	430a      	orrs	r2, r1
 800108e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001090:	4b06      	ldr	r3, [pc, #24]	@ (80010ac <HAL_I2C_MspInit+0xc0>)
 8001092:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001094:	2380      	movs	r3, #128	@ 0x80
 8001096:	039b      	lsls	r3, r3, #14
 8001098:	4013      	ands	r3, r2
 800109a:	60bb      	str	r3, [r7, #8]
 800109c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800109e:	46c0      	nop			@ (mov r8, r8)
 80010a0:	46bd      	mov	sp, r7
 80010a2:	b017      	add	sp, #92	@ 0x5c
 80010a4:	bd90      	pop	{r4, r7, pc}
 80010a6:	46c0      	nop			@ (mov r8, r8)
 80010a8:	40005400 	.word	0x40005400
 80010ac:	40021000 	.word	0x40021000

080010b0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80010b0:	b590      	push	{r4, r7, lr}
 80010b2:	b091      	sub	sp, #68	@ 0x44
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010b8:	240c      	movs	r4, #12
 80010ba:	193b      	adds	r3, r7, r4
 80010bc:	0018      	movs	r0, r3
 80010be:	2334      	movs	r3, #52	@ 0x34
 80010c0:	001a      	movs	r2, r3
 80010c2:	2100      	movs	r1, #0
 80010c4:	f003 f93e 	bl	8004344 <memset>
  if(hrtc->Instance==RTC)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a15      	ldr	r2, [pc, #84]	@ (8001124 <HAL_RTC_MspInit+0x74>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d124      	bne.n	800111c <HAL_RTC_MspInit+0x6c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80010d2:	193b      	adds	r3, r7, r4
 80010d4:	2280      	movs	r2, #128	@ 0x80
 80010d6:	0292      	lsls	r2, r2, #10
 80010d8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80010da:	193b      	adds	r3, r7, r4
 80010dc:	2280      	movs	r2, #128	@ 0x80
 80010de:	0052      	lsls	r2, r2, #1
 80010e0:	631a      	str	r2, [r3, #48]	@ 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010e2:	193b      	adds	r3, r7, r4
 80010e4:	0018      	movs	r0, r3
 80010e6:	f001 fd79 	bl	8002bdc <HAL_RCCEx_PeriphCLKConfig>
 80010ea:	1e03      	subs	r3, r0, #0
 80010ec:	d001      	beq.n	80010f2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80010ee:	f7ff ff53 	bl	8000f98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80010f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001128 <HAL_RTC_MspInit+0x78>)
 80010f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80010f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <HAL_RTC_MspInit+0x78>)
 80010f8:	2180      	movs	r1, #128	@ 0x80
 80010fa:	0209      	lsls	r1, r1, #8
 80010fc:	430a      	orrs	r2, r1
 80010fe:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001100:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <HAL_RTC_MspInit+0x78>)
 8001102:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <HAL_RTC_MspInit+0x78>)
 8001106:	2180      	movs	r1, #128	@ 0x80
 8001108:	00c9      	lsls	r1, r1, #3
 800110a:	430a      	orrs	r2, r1
 800110c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <HAL_RTC_MspInit+0x78>)
 8001110:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001112:	2380      	movs	r3, #128	@ 0x80
 8001114:	00db      	lsls	r3, r3, #3
 8001116:	4013      	ands	r3, r2
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800111c:	46c0      	nop			@ (mov r8, r8)
 800111e:	46bd      	mov	sp, r7
 8001120:	b011      	add	sp, #68	@ 0x44
 8001122:	bd90      	pop	{r4, r7, pc}
 8001124:	40002800 	.word	0x40002800
 8001128:	40021000 	.word	0x40021000

0800112c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800112c:	b590      	push	{r4, r7, lr}
 800112e:	b097      	sub	sp, #92	@ 0x5c
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	2344      	movs	r3, #68	@ 0x44
 8001136:	18fb      	adds	r3, r7, r3
 8001138:	0018      	movs	r0, r3
 800113a:	2314      	movs	r3, #20
 800113c:	001a      	movs	r2, r3
 800113e:	2100      	movs	r1, #0
 8001140:	f003 f900 	bl	8004344 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001144:	2410      	movs	r4, #16
 8001146:	193b      	adds	r3, r7, r4
 8001148:	0018      	movs	r0, r3
 800114a:	2334      	movs	r3, #52	@ 0x34
 800114c:	001a      	movs	r2, r3
 800114e:	2100      	movs	r1, #0
 8001150:	f003 f8f8 	bl	8004344 <memset>
  if(huart->Instance==USART2)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a22      	ldr	r2, [pc, #136]	@ (80011e4 <HAL_UART_MspInit+0xb8>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d13e      	bne.n	80011dc <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800115e:	193b      	adds	r3, r7, r4
 8001160:	2202      	movs	r2, #2
 8001162:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001164:	193b      	adds	r3, r7, r4
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800116a:	193b      	adds	r3, r7, r4
 800116c:	0018      	movs	r0, r3
 800116e:	f001 fd35 	bl	8002bdc <HAL_RCCEx_PeriphCLKConfig>
 8001172:	1e03      	subs	r3, r0, #0
 8001174:	d001      	beq.n	800117a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001176:	f7ff ff0f 	bl	8000f98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800117a:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <HAL_UART_MspInit+0xbc>)
 800117c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800117e:	4b1a      	ldr	r3, [pc, #104]	@ (80011e8 <HAL_UART_MspInit+0xbc>)
 8001180:	2180      	movs	r1, #128	@ 0x80
 8001182:	0289      	lsls	r1, r1, #10
 8001184:	430a      	orrs	r2, r1
 8001186:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001188:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <HAL_UART_MspInit+0xbc>)
 800118a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800118c:	2380      	movs	r3, #128	@ 0x80
 800118e:	029b      	lsls	r3, r3, #10
 8001190:	4013      	ands	r3, r2
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001196:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <HAL_UART_MspInit+0xbc>)
 8001198:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800119a:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <HAL_UART_MspInit+0xbc>)
 800119c:	2101      	movs	r1, #1
 800119e:	430a      	orrs	r2, r1
 80011a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80011a2:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <HAL_UART_MspInit+0xbc>)
 80011a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011a6:	2201      	movs	r2, #1
 80011a8:	4013      	ands	r3, r2
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80011ae:	2144      	movs	r1, #68	@ 0x44
 80011b0:	187b      	adds	r3, r7, r1
 80011b2:	220c      	movs	r2, #12
 80011b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	187b      	adds	r3, r7, r1
 80011b8:	2202      	movs	r2, #2
 80011ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011bc:	187b      	adds	r3, r7, r1
 80011be:	2201      	movs	r2, #1
 80011c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c2:	187b      	adds	r3, r7, r1
 80011c4:	2200      	movs	r2, #0
 80011c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80011c8:	187b      	adds	r3, r7, r1
 80011ca:	2201      	movs	r2, #1
 80011cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ce:	187a      	adds	r2, r7, r1
 80011d0:	23a0      	movs	r3, #160	@ 0xa0
 80011d2:	05db      	lsls	r3, r3, #23
 80011d4:	0011      	movs	r1, r2
 80011d6:	0018      	movs	r0, r3
 80011d8:	f000 f9c2 	bl	8001560 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80011dc:	46c0      	nop			@ (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	b017      	add	sp, #92	@ 0x5c
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	40004400 	.word	0x40004400
 80011e8:	40021000 	.word	0x40021000

080011ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011f0:	46c0      	nop			@ (mov r8, r8)
 80011f2:	e7fd      	b.n	80011f0 <NMI_Handler+0x4>

080011f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f8:	46c0      	nop			@ (mov r8, r8)
 80011fa:	e7fd      	b.n	80011f8 <HardFault_Handler+0x4>

080011fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001200:	46c0      	nop			@ (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800120a:	46c0      	nop			@ (mov r8, r8)
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001214:	f000 f8d4 	bl	80013c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001218:	46c0      	nop			@ (mov r8, r8)
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001228:	4a14      	ldr	r2, [pc, #80]	@ (800127c <_sbrk+0x5c>)
 800122a:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <_sbrk+0x60>)
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001234:	4b13      	ldr	r3, [pc, #76]	@ (8001284 <_sbrk+0x64>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d102      	bne.n	8001242 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800123c:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <_sbrk+0x64>)
 800123e:	4a12      	ldr	r2, [pc, #72]	@ (8001288 <_sbrk+0x68>)
 8001240:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001242:	4b10      	ldr	r3, [pc, #64]	@ (8001284 <_sbrk+0x64>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	18d3      	adds	r3, r2, r3
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	429a      	cmp	r2, r3
 800124e:	d207      	bcs.n	8001260 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001250:	f003 f880 	bl	8004354 <__errno>
 8001254:	0003      	movs	r3, r0
 8001256:	220c      	movs	r2, #12
 8001258:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800125a:	2301      	movs	r3, #1
 800125c:	425b      	negs	r3, r3
 800125e:	e009      	b.n	8001274 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001260:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <_sbrk+0x64>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001266:	4b07      	ldr	r3, [pc, #28]	@ (8001284 <_sbrk+0x64>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	18d2      	adds	r2, r2, r3
 800126e:	4b05      	ldr	r3, [pc, #20]	@ (8001284 <_sbrk+0x64>)
 8001270:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001272:	68fb      	ldr	r3, [r7, #12]
}
 8001274:	0018      	movs	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	b006      	add	sp, #24
 800127a:	bd80      	pop	{r7, pc}
 800127c:	20009000 	.word	0x20009000
 8001280:	00000400 	.word	0x00000400
 8001284:	200001dc 	.word	0x200001dc
 8001288:	20000330 	.word	0x20000330

0800128c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001290:	46c0      	nop			@ (mov r8, r8)
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001298:	480d      	ldr	r0, [pc, #52]	@ (80012d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800129a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800129c:	f7ff fff6 	bl	800128c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012a0:	480c      	ldr	r0, [pc, #48]	@ (80012d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80012a2:	490d      	ldr	r1, [pc, #52]	@ (80012d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012a4:	4a0d      	ldr	r2, [pc, #52]	@ (80012dc <LoopForever+0xe>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a8:	e002      	b.n	80012b0 <LoopCopyDataInit>

080012aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ae:	3304      	adds	r3, #4

080012b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b4:	d3f9      	bcc.n	80012aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012b8:	4c0a      	ldr	r4, [pc, #40]	@ (80012e4 <LoopForever+0x16>)
  movs r3, #0
 80012ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012bc:	e001      	b.n	80012c2 <LoopFillZerobss>

080012be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c0:	3204      	adds	r2, #4

080012c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c4:	d3fb      	bcc.n	80012be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012c6:	f003 f84b 	bl	8004360 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80012ca:	f7ff fc4f 	bl	8000b6c <main>

080012ce <LoopForever>:

LoopForever:
  b LoopForever
 80012ce:	e7fe      	b.n	80012ce <LoopForever>
  ldr   r0, =_estack
 80012d0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80012d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80012dc:	08004d58 	.word	0x08004d58
  ldr r2, =_sbss
 80012e0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80012e4:	2000032c 	.word	0x2000032c

080012e8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012e8:	e7fe      	b.n	80012e8 <ADC1_COMP_IRQHandler>
	...

080012ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012f2:	1dfb      	adds	r3, r7, #7
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <HAL_Init+0x3c>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <HAL_Init+0x3c>)
 80012fe:	2180      	movs	r1, #128	@ 0x80
 8001300:	0049      	lsls	r1, r1, #1
 8001302:	430a      	orrs	r2, r1
 8001304:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001306:	2000      	movs	r0, #0
 8001308:	f000 f810 	bl	800132c <HAL_InitTick>
 800130c:	1e03      	subs	r3, r0, #0
 800130e:	d003      	beq.n	8001318 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001310:	1dfb      	adds	r3, r7, #7
 8001312:	2201      	movs	r2, #1
 8001314:	701a      	strb	r2, [r3, #0]
 8001316:	e001      	b.n	800131c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001318:	f7ff fe44 	bl	8000fa4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800131c:	1dfb      	adds	r3, r7, #7
 800131e:	781b      	ldrb	r3, [r3, #0]
}
 8001320:	0018      	movs	r0, r3
 8001322:	46bd      	mov	sp, r7
 8001324:	b002      	add	sp, #8
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40022000 	.word	0x40022000

0800132c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800132c:	b590      	push	{r4, r7, lr}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001334:	230f      	movs	r3, #15
 8001336:	18fb      	adds	r3, r7, r3
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800133c:	4b1d      	ldr	r3, [pc, #116]	@ (80013b4 <HAL_InitTick+0x88>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d02b      	beq.n	800139c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001344:	4b1c      	ldr	r3, [pc, #112]	@ (80013b8 <HAL_InitTick+0x8c>)
 8001346:	681c      	ldr	r4, [r3, #0]
 8001348:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <HAL_InitTick+0x88>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	0019      	movs	r1, r3
 800134e:	23fa      	movs	r3, #250	@ 0xfa
 8001350:	0098      	lsls	r0, r3, #2
 8001352:	f7fe fee1 	bl	8000118 <__udivsi3>
 8001356:	0003      	movs	r3, r0
 8001358:	0019      	movs	r1, r3
 800135a:	0020      	movs	r0, r4
 800135c:	f7fe fedc 	bl	8000118 <__udivsi3>
 8001360:	0003      	movs	r3, r0
 8001362:	0018      	movs	r0, r3
 8001364:	f000 f8ef 	bl	8001546 <HAL_SYSTICK_Config>
 8001368:	1e03      	subs	r3, r0, #0
 800136a:	d112      	bne.n	8001392 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b03      	cmp	r3, #3
 8001370:	d80a      	bhi.n	8001388 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	2301      	movs	r3, #1
 8001376:	425b      	negs	r3, r3
 8001378:	2200      	movs	r2, #0
 800137a:	0018      	movs	r0, r3
 800137c:	f000 f8ce 	bl	800151c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001380:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <HAL_InitTick+0x90>)
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	e00d      	b.n	80013a4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001388:	230f      	movs	r3, #15
 800138a:	18fb      	adds	r3, r7, r3
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
 8001390:	e008      	b.n	80013a4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001392:	230f      	movs	r3, #15
 8001394:	18fb      	adds	r3, r7, r3
 8001396:	2201      	movs	r2, #1
 8001398:	701a      	strb	r2, [r3, #0]
 800139a:	e003      	b.n	80013a4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800139c:	230f      	movs	r3, #15
 800139e:	18fb      	adds	r3, r7, r3
 80013a0:	2201      	movs	r2, #1
 80013a2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80013a4:	230f      	movs	r3, #15
 80013a6:	18fb      	adds	r3, r7, r3
 80013a8:	781b      	ldrb	r3, [r3, #0]
}
 80013aa:	0018      	movs	r0, r3
 80013ac:	46bd      	mov	sp, r7
 80013ae:	b005      	add	sp, #20
 80013b0:	bd90      	pop	{r4, r7, pc}
 80013b2:	46c0      	nop			@ (mov r8, r8)
 80013b4:	20000008 	.word	0x20000008
 80013b8:	20000000 	.word	0x20000000
 80013bc:	20000004 	.word	0x20000004

080013c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <HAL_IncTick+0x1c>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	001a      	movs	r2, r3
 80013ca:	4b05      	ldr	r3, [pc, #20]	@ (80013e0 <HAL_IncTick+0x20>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	18d2      	adds	r2, r2, r3
 80013d0:	4b03      	ldr	r3, [pc, #12]	@ (80013e0 <HAL_IncTick+0x20>)
 80013d2:	601a      	str	r2, [r3, #0]
}
 80013d4:	46c0      	nop			@ (mov r8, r8)
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	46c0      	nop			@ (mov r8, r8)
 80013dc:	20000008 	.word	0x20000008
 80013e0:	200001e0 	.word	0x200001e0

080013e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  return uwTick;
 80013e8:	4b02      	ldr	r3, [pc, #8]	@ (80013f4 <HAL_GetTick+0x10>)
 80013ea:	681b      	ldr	r3, [r3, #0]
}
 80013ec:	0018      	movs	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			@ (mov r8, r8)
 80013f4:	200001e0 	.word	0x200001e0

080013f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f8:	b590      	push	{r4, r7, lr}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	0002      	movs	r2, r0
 8001400:	6039      	str	r1, [r7, #0]
 8001402:	1dfb      	adds	r3, r7, #7
 8001404:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001406:	1dfb      	adds	r3, r7, #7
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b7f      	cmp	r3, #127	@ 0x7f
 800140c:	d828      	bhi.n	8001460 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800140e:	4a2f      	ldr	r2, [pc, #188]	@ (80014cc <__NVIC_SetPriority+0xd4>)
 8001410:	1dfb      	adds	r3, r7, #7
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	b25b      	sxtb	r3, r3
 8001416:	089b      	lsrs	r3, r3, #2
 8001418:	33c0      	adds	r3, #192	@ 0xc0
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	589b      	ldr	r3, [r3, r2]
 800141e:	1dfa      	adds	r2, r7, #7
 8001420:	7812      	ldrb	r2, [r2, #0]
 8001422:	0011      	movs	r1, r2
 8001424:	2203      	movs	r2, #3
 8001426:	400a      	ands	r2, r1
 8001428:	00d2      	lsls	r2, r2, #3
 800142a:	21ff      	movs	r1, #255	@ 0xff
 800142c:	4091      	lsls	r1, r2
 800142e:	000a      	movs	r2, r1
 8001430:	43d2      	mvns	r2, r2
 8001432:	401a      	ands	r2, r3
 8001434:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	019b      	lsls	r3, r3, #6
 800143a:	22ff      	movs	r2, #255	@ 0xff
 800143c:	401a      	ands	r2, r3
 800143e:	1dfb      	adds	r3, r7, #7
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	0018      	movs	r0, r3
 8001444:	2303      	movs	r3, #3
 8001446:	4003      	ands	r3, r0
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800144c:	481f      	ldr	r0, [pc, #124]	@ (80014cc <__NVIC_SetPriority+0xd4>)
 800144e:	1dfb      	adds	r3, r7, #7
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	b25b      	sxtb	r3, r3
 8001454:	089b      	lsrs	r3, r3, #2
 8001456:	430a      	orrs	r2, r1
 8001458:	33c0      	adds	r3, #192	@ 0xc0
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800145e:	e031      	b.n	80014c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001460:	4a1b      	ldr	r2, [pc, #108]	@ (80014d0 <__NVIC_SetPriority+0xd8>)
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	0019      	movs	r1, r3
 8001468:	230f      	movs	r3, #15
 800146a:	400b      	ands	r3, r1
 800146c:	3b08      	subs	r3, #8
 800146e:	089b      	lsrs	r3, r3, #2
 8001470:	3306      	adds	r3, #6
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	18d3      	adds	r3, r2, r3
 8001476:	3304      	adds	r3, #4
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	1dfa      	adds	r2, r7, #7
 800147c:	7812      	ldrb	r2, [r2, #0]
 800147e:	0011      	movs	r1, r2
 8001480:	2203      	movs	r2, #3
 8001482:	400a      	ands	r2, r1
 8001484:	00d2      	lsls	r2, r2, #3
 8001486:	21ff      	movs	r1, #255	@ 0xff
 8001488:	4091      	lsls	r1, r2
 800148a:	000a      	movs	r2, r1
 800148c:	43d2      	mvns	r2, r2
 800148e:	401a      	ands	r2, r3
 8001490:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	019b      	lsls	r3, r3, #6
 8001496:	22ff      	movs	r2, #255	@ 0xff
 8001498:	401a      	ands	r2, r3
 800149a:	1dfb      	adds	r3, r7, #7
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	0018      	movs	r0, r3
 80014a0:	2303      	movs	r3, #3
 80014a2:	4003      	ands	r3, r0
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014a8:	4809      	ldr	r0, [pc, #36]	@ (80014d0 <__NVIC_SetPriority+0xd8>)
 80014aa:	1dfb      	adds	r3, r7, #7
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	001c      	movs	r4, r3
 80014b0:	230f      	movs	r3, #15
 80014b2:	4023      	ands	r3, r4
 80014b4:	3b08      	subs	r3, #8
 80014b6:	089b      	lsrs	r3, r3, #2
 80014b8:	430a      	orrs	r2, r1
 80014ba:	3306      	adds	r3, #6
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	18c3      	adds	r3, r0, r3
 80014c0:	3304      	adds	r3, #4
 80014c2:	601a      	str	r2, [r3, #0]
}
 80014c4:	46c0      	nop			@ (mov r8, r8)
 80014c6:	46bd      	mov	sp, r7
 80014c8:	b003      	add	sp, #12
 80014ca:	bd90      	pop	{r4, r7, pc}
 80014cc:	e000e100 	.word	0xe000e100
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	1e5a      	subs	r2, r3, #1
 80014e0:	2380      	movs	r3, #128	@ 0x80
 80014e2:	045b      	lsls	r3, r3, #17
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d301      	bcc.n	80014ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014e8:	2301      	movs	r3, #1
 80014ea:	e010      	b.n	800150e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001518 <SysTick_Config+0x44>)
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	3a01      	subs	r2, #1
 80014f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014f4:	2301      	movs	r3, #1
 80014f6:	425b      	negs	r3, r3
 80014f8:	2103      	movs	r1, #3
 80014fa:	0018      	movs	r0, r3
 80014fc:	f7ff ff7c 	bl	80013f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001500:	4b05      	ldr	r3, [pc, #20]	@ (8001518 <SysTick_Config+0x44>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001506:	4b04      	ldr	r3, [pc, #16]	@ (8001518 <SysTick_Config+0x44>)
 8001508:	2207      	movs	r2, #7
 800150a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800150c:	2300      	movs	r3, #0
}
 800150e:	0018      	movs	r0, r3
 8001510:	46bd      	mov	sp, r7
 8001512:	b002      	add	sp, #8
 8001514:	bd80      	pop	{r7, pc}
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	e000e010 	.word	0xe000e010

0800151c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
 8001526:	210f      	movs	r1, #15
 8001528:	187b      	adds	r3, r7, r1
 800152a:	1c02      	adds	r2, r0, #0
 800152c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	187b      	adds	r3, r7, r1
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	b25b      	sxtb	r3, r3
 8001536:	0011      	movs	r1, r2
 8001538:	0018      	movs	r0, r3
 800153a:	f7ff ff5d 	bl	80013f8 <__NVIC_SetPriority>
}
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	46bd      	mov	sp, r7
 8001542:	b004      	add	sp, #16
 8001544:	bd80      	pop	{r7, pc}

08001546 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b082      	sub	sp, #8
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	0018      	movs	r0, r3
 8001552:	f7ff ffbf 	bl	80014d4 <SysTick_Config>
 8001556:	0003      	movs	r3, r0
}
 8001558:	0018      	movs	r0, r3
 800155a:	46bd      	mov	sp, r7
 800155c:	b002      	add	sp, #8
 800155e:	bd80      	pop	{r7, pc}

08001560 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800156e:	e147      	b.n	8001800 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2101      	movs	r1, #1
 8001576:	697a      	ldr	r2, [r7, #20]
 8001578:	4091      	lsls	r1, r2
 800157a:	000a      	movs	r2, r1
 800157c:	4013      	ands	r3, r2
 800157e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d100      	bne.n	8001588 <HAL_GPIO_Init+0x28>
 8001586:	e138      	b.n	80017fa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2203      	movs	r2, #3
 800158e:	4013      	ands	r3, r2
 8001590:	2b01      	cmp	r3, #1
 8001592:	d005      	beq.n	80015a0 <HAL_GPIO_Init+0x40>
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2203      	movs	r2, #3
 800159a:	4013      	ands	r3, r2
 800159c:	2b02      	cmp	r3, #2
 800159e:	d130      	bne.n	8001602 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	2203      	movs	r2, #3
 80015ac:	409a      	lsls	r2, r3
 80015ae:	0013      	movs	r3, r2
 80015b0:	43da      	mvns	r2, r3
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	4013      	ands	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	68da      	ldr	r2, [r3, #12]
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	409a      	lsls	r2, r3
 80015c2:	0013      	movs	r3, r2
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015d6:	2201      	movs	r2, #1
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	409a      	lsls	r2, r3
 80015dc:	0013      	movs	r3, r2
 80015de:	43da      	mvns	r2, r3
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4013      	ands	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	091b      	lsrs	r3, r3, #4
 80015ec:	2201      	movs	r2, #1
 80015ee:	401a      	ands	r2, r3
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	409a      	lsls	r2, r3
 80015f4:	0013      	movs	r3, r2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2203      	movs	r2, #3
 8001608:	4013      	ands	r3, r2
 800160a:	2b03      	cmp	r3, #3
 800160c:	d017      	beq.n	800163e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	2203      	movs	r2, #3
 800161a:	409a      	lsls	r2, r3
 800161c:	0013      	movs	r3, r2
 800161e:	43da      	mvns	r2, r3
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	4013      	ands	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	689a      	ldr	r2, [r3, #8]
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	409a      	lsls	r2, r3
 8001630:	0013      	movs	r3, r2
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	4313      	orrs	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2203      	movs	r2, #3
 8001644:	4013      	ands	r3, r2
 8001646:	2b02      	cmp	r3, #2
 8001648:	d123      	bne.n	8001692 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	08da      	lsrs	r2, r3, #3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	3208      	adds	r2, #8
 8001652:	0092      	lsls	r2, r2, #2
 8001654:	58d3      	ldr	r3, [r2, r3]
 8001656:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	2207      	movs	r2, #7
 800165c:	4013      	ands	r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	220f      	movs	r2, #15
 8001662:	409a      	lsls	r2, r3
 8001664:	0013      	movs	r3, r2
 8001666:	43da      	mvns	r2, r3
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	4013      	ands	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	691a      	ldr	r2, [r3, #16]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	2107      	movs	r1, #7
 8001676:	400b      	ands	r3, r1
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	409a      	lsls	r2, r3
 800167c:	0013      	movs	r3, r2
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	4313      	orrs	r3, r2
 8001682:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	08da      	lsrs	r2, r3, #3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3208      	adds	r2, #8
 800168c:	0092      	lsls	r2, r2, #2
 800168e:	6939      	ldr	r1, [r7, #16]
 8001690:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	2203      	movs	r2, #3
 800169e:	409a      	lsls	r2, r3
 80016a0:	0013      	movs	r3, r2
 80016a2:	43da      	mvns	r2, r3
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	4013      	ands	r3, r2
 80016a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	2203      	movs	r2, #3
 80016b0:	401a      	ands	r2, r3
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	409a      	lsls	r2, r3
 80016b8:	0013      	movs	r3, r2
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685a      	ldr	r2, [r3, #4]
 80016ca:	23c0      	movs	r3, #192	@ 0xc0
 80016cc:	029b      	lsls	r3, r3, #10
 80016ce:	4013      	ands	r3, r2
 80016d0:	d100      	bne.n	80016d4 <HAL_GPIO_Init+0x174>
 80016d2:	e092      	b.n	80017fa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80016d4:	4a50      	ldr	r2, [pc, #320]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	089b      	lsrs	r3, r3, #2
 80016da:	3318      	adds	r3, #24
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	589b      	ldr	r3, [r3, r2]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	2203      	movs	r2, #3
 80016e6:	4013      	ands	r3, r2
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	220f      	movs	r2, #15
 80016ec:	409a      	lsls	r2, r3
 80016ee:	0013      	movs	r3, r2
 80016f0:	43da      	mvns	r2, r3
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	4013      	ands	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	23a0      	movs	r3, #160	@ 0xa0
 80016fc:	05db      	lsls	r3, r3, #23
 80016fe:	429a      	cmp	r2, r3
 8001700:	d013      	beq.n	800172a <HAL_GPIO_Init+0x1ca>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a45      	ldr	r2, [pc, #276]	@ (800181c <HAL_GPIO_Init+0x2bc>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d00d      	beq.n	8001726 <HAL_GPIO_Init+0x1c6>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a44      	ldr	r2, [pc, #272]	@ (8001820 <HAL_GPIO_Init+0x2c0>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d007      	beq.n	8001722 <HAL_GPIO_Init+0x1c2>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a43      	ldr	r2, [pc, #268]	@ (8001824 <HAL_GPIO_Init+0x2c4>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d101      	bne.n	800171e <HAL_GPIO_Init+0x1be>
 800171a:	2303      	movs	r3, #3
 800171c:	e006      	b.n	800172c <HAL_GPIO_Init+0x1cc>
 800171e:	2305      	movs	r3, #5
 8001720:	e004      	b.n	800172c <HAL_GPIO_Init+0x1cc>
 8001722:	2302      	movs	r3, #2
 8001724:	e002      	b.n	800172c <HAL_GPIO_Init+0x1cc>
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <HAL_GPIO_Init+0x1cc>
 800172a:	2300      	movs	r3, #0
 800172c:	697a      	ldr	r2, [r7, #20]
 800172e:	2103      	movs	r1, #3
 8001730:	400a      	ands	r2, r1
 8001732:	00d2      	lsls	r2, r2, #3
 8001734:	4093      	lsls	r3, r2
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	4313      	orrs	r3, r2
 800173a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800173c:	4936      	ldr	r1, [pc, #216]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	089b      	lsrs	r3, r3, #2
 8001742:	3318      	adds	r3, #24
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800174a:	4b33      	ldr	r3, [pc, #204]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	43da      	mvns	r2, r3
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	4013      	ands	r3, r2
 8001758:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685a      	ldr	r2, [r3, #4]
 800175e:	2380      	movs	r3, #128	@ 0x80
 8001760:	035b      	lsls	r3, r3, #13
 8001762:	4013      	ands	r3, r2
 8001764:	d003      	beq.n	800176e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	4313      	orrs	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800176e:	4b2a      	ldr	r3, [pc, #168]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001774:	4b28      	ldr	r3, [pc, #160]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	43da      	mvns	r2, r3
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	4013      	ands	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685a      	ldr	r2, [r3, #4]
 8001788:	2380      	movs	r3, #128	@ 0x80
 800178a:	039b      	lsls	r3, r3, #14
 800178c:	4013      	ands	r3, r2
 800178e:	d003      	beq.n	8001798 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4313      	orrs	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001798:	4b1f      	ldr	r3, [pc, #124]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800179e:	4a1e      	ldr	r2, [pc, #120]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 80017a0:	2384      	movs	r3, #132	@ 0x84
 80017a2:	58d3      	ldr	r3, [r2, r3]
 80017a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	43da      	mvns	r2, r3
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	4013      	ands	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	2380      	movs	r3, #128	@ 0x80
 80017b6:	029b      	lsls	r3, r3, #10
 80017b8:	4013      	ands	r3, r2
 80017ba:	d003      	beq.n	80017c4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80017bc:	693a      	ldr	r2, [r7, #16]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017c4:	4914      	ldr	r1, [pc, #80]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 80017c6:	2284      	movs	r2, #132	@ 0x84
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80017cc:	4a12      	ldr	r2, [pc, #72]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 80017ce:	2380      	movs	r3, #128	@ 0x80
 80017d0:	58d3      	ldr	r3, [r2, r3]
 80017d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	43da      	mvns	r2, r3
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	4013      	ands	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	2380      	movs	r3, #128	@ 0x80
 80017e4:	025b      	lsls	r3, r3, #9
 80017e6:	4013      	ands	r3, r2
 80017e8:	d003      	beq.n	80017f2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017f2:	4909      	ldr	r1, [pc, #36]	@ (8001818 <HAL_GPIO_Init+0x2b8>)
 80017f4:	2280      	movs	r2, #128	@ 0x80
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	3301      	adds	r3, #1
 80017fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	40da      	lsrs	r2, r3
 8001808:	1e13      	subs	r3, r2, #0
 800180a:	d000      	beq.n	800180e <HAL_GPIO_Init+0x2ae>
 800180c:	e6b0      	b.n	8001570 <HAL_GPIO_Init+0x10>
  }
}
 800180e:	46c0      	nop			@ (mov r8, r8)
 8001810:	46c0      	nop			@ (mov r8, r8)
 8001812:	46bd      	mov	sp, r7
 8001814:	b006      	add	sp, #24
 8001816:	bd80      	pop	{r7, pc}
 8001818:	40021800 	.word	0x40021800
 800181c:	50000400 	.word	0x50000400
 8001820:	50000800 	.word	0x50000800
 8001824:	50000c00 	.word	0x50000c00

08001828 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	0008      	movs	r0, r1
 8001832:	0011      	movs	r1, r2
 8001834:	1cbb      	adds	r3, r7, #2
 8001836:	1c02      	adds	r2, r0, #0
 8001838:	801a      	strh	r2, [r3, #0]
 800183a:	1c7b      	adds	r3, r7, #1
 800183c:	1c0a      	adds	r2, r1, #0
 800183e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001840:	1c7b      	adds	r3, r7, #1
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d004      	beq.n	8001852 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001848:	1cbb      	adds	r3, r7, #2
 800184a:	881a      	ldrh	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001850:	e003      	b.n	800185a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001852:	1cbb      	adds	r3, r7, #2
 8001854:	881a      	ldrh	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800185a:	46c0      	nop			@ (mov r8, r8)
 800185c:	46bd      	mov	sp, r7
 800185e:	b002      	add	sp, #8
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d101      	bne.n	8001876 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e08f      	b.n	8001996 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2241      	movs	r2, #65	@ 0x41
 800187a:	5c9b      	ldrb	r3, [r3, r2]
 800187c:	b2db      	uxtb	r3, r3
 800187e:	2b00      	cmp	r3, #0
 8001880:	d107      	bne.n	8001892 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2240      	movs	r2, #64	@ 0x40
 8001886:	2100      	movs	r1, #0
 8001888:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	0018      	movs	r0, r3
 800188e:	f7ff fbad 	bl	8000fec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2241      	movs	r2, #65	@ 0x41
 8001896:	2124      	movs	r1, #36	@ 0x24
 8001898:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2101      	movs	r1, #1
 80018a6:	438a      	bics	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	493b      	ldr	r1, [pc, #236]	@ (80019a0 <HAL_I2C_Init+0x13c>)
 80018b4:	400a      	ands	r2, r1
 80018b6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	689a      	ldr	r2, [r3, #8]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4938      	ldr	r1, [pc, #224]	@ (80019a4 <HAL_I2C_Init+0x140>)
 80018c4:	400a      	ands	r2, r1
 80018c6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d108      	bne.n	80018e2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2180      	movs	r1, #128	@ 0x80
 80018da:	0209      	lsls	r1, r1, #8
 80018dc:	430a      	orrs	r2, r1
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	e007      	b.n	80018f2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2184      	movs	r1, #132	@ 0x84
 80018ec:	0209      	lsls	r1, r1, #8
 80018ee:	430a      	orrs	r2, r1
 80018f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d109      	bne.n	800190e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	685a      	ldr	r2, [r3, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2180      	movs	r1, #128	@ 0x80
 8001906:	0109      	lsls	r1, r1, #4
 8001908:	430a      	orrs	r2, r1
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	e007      	b.n	800191e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	685a      	ldr	r2, [r3, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4923      	ldr	r1, [pc, #140]	@ (80019a8 <HAL_I2C_Init+0x144>)
 800191a:	400a      	ands	r2, r1
 800191c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4920      	ldr	r1, [pc, #128]	@ (80019ac <HAL_I2C_Init+0x148>)
 800192a:	430a      	orrs	r2, r1
 800192c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	68da      	ldr	r2, [r3, #12]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	491a      	ldr	r1, [pc, #104]	@ (80019a4 <HAL_I2C_Init+0x140>)
 800193a:	400a      	ands	r2, r1
 800193c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	691a      	ldr	r2, [r3, #16]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	431a      	orrs	r2, r3
 8001948:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	430a      	orrs	r2, r1
 8001956:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	69d9      	ldr	r1, [r3, #28]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6a1a      	ldr	r2, [r3, #32]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	430a      	orrs	r2, r1
 8001966:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2101      	movs	r1, #1
 8001974:	430a      	orrs	r2, r1
 8001976:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2241      	movs	r2, #65	@ 0x41
 8001982:	2120      	movs	r1, #32
 8001984:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2242      	movs	r2, #66	@ 0x42
 8001990:	2100      	movs	r1, #0
 8001992:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b002      	add	sp, #8
 800199c:	bd80      	pop	{r7, pc}
 800199e:	46c0      	nop			@ (mov r8, r8)
 80019a0:	f0ffffff 	.word	0xf0ffffff
 80019a4:	ffff7fff 	.word	0xffff7fff
 80019a8:	fffff7ff 	.word	0xfffff7ff
 80019ac:	02008000 	.word	0x02008000

080019b0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b089      	sub	sp, #36	@ 0x24
 80019b4:	af02      	add	r7, sp, #8
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	0008      	movs	r0, r1
 80019ba:	607a      	str	r2, [r7, #4]
 80019bc:	0019      	movs	r1, r3
 80019be:	230a      	movs	r3, #10
 80019c0:	18fb      	adds	r3, r7, r3
 80019c2:	1c02      	adds	r2, r0, #0
 80019c4:	801a      	strh	r2, [r3, #0]
 80019c6:	2308      	movs	r3, #8
 80019c8:	18fb      	adds	r3, r7, r3
 80019ca:	1c0a      	adds	r2, r1, #0
 80019cc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2241      	movs	r2, #65	@ 0x41
 80019d2:	5c9b      	ldrb	r3, [r3, r2]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b20      	cmp	r3, #32
 80019d8:	d000      	beq.n	80019dc <HAL_I2C_Master_Transmit+0x2c>
 80019da:	e10a      	b.n	8001bf2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2240      	movs	r2, #64	@ 0x40
 80019e0:	5c9b      	ldrb	r3, [r3, r2]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d101      	bne.n	80019ea <HAL_I2C_Master_Transmit+0x3a>
 80019e6:	2302      	movs	r3, #2
 80019e8:	e104      	b.n	8001bf4 <HAL_I2C_Master_Transmit+0x244>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2240      	movs	r2, #64	@ 0x40
 80019ee:	2101      	movs	r1, #1
 80019f0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019f2:	f7ff fcf7 	bl	80013e4 <HAL_GetTick>
 80019f6:	0003      	movs	r3, r0
 80019f8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019fa:	2380      	movs	r3, #128	@ 0x80
 80019fc:	0219      	lsls	r1, r3, #8
 80019fe:	68f8      	ldr	r0, [r7, #12]
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	9300      	str	r3, [sp, #0]
 8001a04:	2319      	movs	r3, #25
 8001a06:	2201      	movs	r2, #1
 8001a08:	f000 f91e 	bl	8001c48 <I2C_WaitOnFlagUntilTimeout>
 8001a0c:	1e03      	subs	r3, r0, #0
 8001a0e:	d001      	beq.n	8001a14 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e0ef      	b.n	8001bf4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2241      	movs	r2, #65	@ 0x41
 8001a18:	2121      	movs	r1, #33	@ 0x21
 8001a1a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2242      	movs	r2, #66	@ 0x42
 8001a20:	2110      	movs	r1, #16
 8001a22:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2200      	movs	r2, #0
 8001a28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2208      	movs	r2, #8
 8001a34:	18ba      	adds	r2, r7, r2
 8001a36:	8812      	ldrh	r2, [r2, #0]
 8001a38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	2bff      	cmp	r3, #255	@ 0xff
 8001a48:	d906      	bls.n	8001a58 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	22ff      	movs	r2, #255	@ 0xff
 8001a4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001a50:	2380      	movs	r3, #128	@ 0x80
 8001a52:	045b      	lsls	r3, r3, #17
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e007      	b.n	8001a68 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001a62:	2380      	movs	r3, #128	@ 0x80
 8001a64:	049b      	lsls	r3, r3, #18
 8001a66:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d027      	beq.n	8001ac0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a74:	781a      	ldrb	r2, [r3, #0]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a80:	1c5a      	adds	r2, r3, #1
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	b2da      	uxtb	r2, r3
 8001aaa:	697c      	ldr	r4, [r7, #20]
 8001aac:	230a      	movs	r3, #10
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	8819      	ldrh	r1, [r3, #0]
 8001ab2:	68f8      	ldr	r0, [r7, #12]
 8001ab4:	4b51      	ldr	r3, [pc, #324]	@ (8001bfc <HAL_I2C_Master_Transmit+0x24c>)
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	0023      	movs	r3, r4
 8001aba:	f000 fa9f 	bl	8001ffc <I2C_TransferConfig>
 8001abe:	e06f      	b.n	8001ba0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	697c      	ldr	r4, [r7, #20]
 8001ac8:	230a      	movs	r3, #10
 8001aca:	18fb      	adds	r3, r7, r3
 8001acc:	8819      	ldrh	r1, [r3, #0]
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	4b4a      	ldr	r3, [pc, #296]	@ (8001bfc <HAL_I2C_Master_Transmit+0x24c>)
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	0023      	movs	r3, r4
 8001ad6:	f000 fa91 	bl	8001ffc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001ada:	e061      	b.n	8001ba0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	f000 f908 	bl	8001cf8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ae8:	1e03      	subs	r3, r0, #0
 8001aea:	d001      	beq.n	8001af0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e081      	b.n	8001bf4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af4:	781a      	ldrb	r2, [r3, #0]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b00:	1c5a      	adds	r2, r3, #1
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b18:	3b01      	subs	r3, #1
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d03a      	beq.n	8001ba0 <HAL_I2C_Master_Transmit+0x1f0>
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d136      	bne.n	8001ba0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b34:	68f8      	ldr	r0, [r7, #12]
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	0013      	movs	r3, r2
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2180      	movs	r1, #128	@ 0x80
 8001b40:	f000 f882 	bl	8001c48 <I2C_WaitOnFlagUntilTimeout>
 8001b44:	1e03      	subs	r3, r0, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e053      	b.n	8001bf4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	2bff      	cmp	r3, #255	@ 0xff
 8001b54:	d911      	bls.n	8001b7a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	22ff      	movs	r2, #255	@ 0xff
 8001b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	2380      	movs	r3, #128	@ 0x80
 8001b64:	045c      	lsls	r4, r3, #17
 8001b66:	230a      	movs	r3, #10
 8001b68:	18fb      	adds	r3, r7, r3
 8001b6a:	8819      	ldrh	r1, [r3, #0]
 8001b6c:	68f8      	ldr	r0, [r7, #12]
 8001b6e:	2300      	movs	r3, #0
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	0023      	movs	r3, r4
 8001b74:	f000 fa42 	bl	8001ffc <I2C_TransferConfig>
 8001b78:	e012      	b.n	8001ba0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b88:	b2da      	uxtb	r2, r3
 8001b8a:	2380      	movs	r3, #128	@ 0x80
 8001b8c:	049c      	lsls	r4, r3, #18
 8001b8e:	230a      	movs	r3, #10
 8001b90:	18fb      	adds	r3, r7, r3
 8001b92:	8819      	ldrh	r1, [r3, #0]
 8001b94:	68f8      	ldr	r0, [r7, #12]
 8001b96:	2300      	movs	r3, #0
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	0023      	movs	r3, r4
 8001b9c:	f000 fa2e 	bl	8001ffc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d198      	bne.n	8001adc <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f000 f8e7 	bl	8001d84 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001bb6:	1e03      	subs	r3, r0, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e01a      	b.n	8001bf4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2220      	movs	r2, #32
 8001bc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	685a      	ldr	r2, [r3, #4]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	490b      	ldr	r1, [pc, #44]	@ (8001c00 <HAL_I2C_Master_Transmit+0x250>)
 8001bd2:	400a      	ands	r2, r1
 8001bd4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2241      	movs	r2, #65	@ 0x41
 8001bda:	2120      	movs	r1, #32
 8001bdc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2242      	movs	r2, #66	@ 0x42
 8001be2:	2100      	movs	r1, #0
 8001be4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2240      	movs	r2, #64	@ 0x40
 8001bea:	2100      	movs	r1, #0
 8001bec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	e000      	b.n	8001bf4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8001bf2:	2302      	movs	r3, #2
  }
}
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b007      	add	sp, #28
 8001bfa:	bd90      	pop	{r4, r7, pc}
 8001bfc:	80002000 	.word	0x80002000
 8001c00:	fe00e800 	.word	0xfe00e800

08001c04 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	2202      	movs	r2, #2
 8001c14:	4013      	ands	r3, r2
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d103      	bne.n	8001c22 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d007      	beq.n	8001c40 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	699a      	ldr	r2, [r3, #24]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2101      	movs	r1, #1
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	619a      	str	r2, [r3, #24]
  }
}
 8001c40:	46c0      	nop			@ (mov r8, r8)
 8001c42:	46bd      	mov	sp, r7
 8001c44:	b002      	add	sp, #8
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	603b      	str	r3, [r7, #0]
 8001c54:	1dfb      	adds	r3, r7, #7
 8001c56:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c58:	e03a      	b.n	8001cd0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	6839      	ldr	r1, [r7, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	0018      	movs	r0, r3
 8001c62:	f000 f8d3 	bl	8001e0c <I2C_IsErrorOccurred>
 8001c66:	1e03      	subs	r3, r0, #0
 8001c68:	d001      	beq.n	8001c6e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e040      	b.n	8001cf0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	3301      	adds	r3, #1
 8001c72:	d02d      	beq.n	8001cd0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c74:	f7ff fbb6 	bl	80013e4 <HAL_GetTick>
 8001c78:	0002      	movs	r2, r0
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d302      	bcc.n	8001c8a <I2C_WaitOnFlagUntilTimeout+0x42>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d122      	bne.n	8001cd0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	68ba      	ldr	r2, [r7, #8]
 8001c92:	4013      	ands	r3, r2
 8001c94:	68ba      	ldr	r2, [r7, #8]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	425a      	negs	r2, r3
 8001c9a:	4153      	adcs	r3, r2
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	001a      	movs	r2, r3
 8001ca0:	1dfb      	adds	r3, r7, #7
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d113      	bne.n	8001cd0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cac:	2220      	movs	r2, #32
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2241      	movs	r2, #65	@ 0x41
 8001cb8:	2120      	movs	r1, #32
 8001cba:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2242      	movs	r2, #66	@ 0x42
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2240      	movs	r2, #64	@ 0x40
 8001cc8:	2100      	movs	r1, #0
 8001cca:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e00f      	b.n	8001cf0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	425a      	negs	r2, r3
 8001ce0:	4153      	adcs	r3, r2
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	001a      	movs	r2, r3
 8001ce6:	1dfb      	adds	r3, r7, #7
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d0b5      	beq.n	8001c5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	b004      	add	sp, #16
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d04:	e032      	b.n	8001d6c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	68b9      	ldr	r1, [r7, #8]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	f000 f87d 	bl	8001e0c <I2C_IsErrorOccurred>
 8001d12:	1e03      	subs	r3, r0, #0
 8001d14:	d001      	beq.n	8001d1a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e030      	b.n	8001d7c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	d025      	beq.n	8001d6c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d20:	f7ff fb60 	bl	80013e4 <HAL_GetTick>
 8001d24:	0002      	movs	r2, r0
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d302      	bcc.n	8001d36 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d11a      	bne.n	8001d6c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	2202      	movs	r2, #2
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d013      	beq.n	8001d6c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d48:	2220      	movs	r2, #32
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2241      	movs	r2, #65	@ 0x41
 8001d54:	2120      	movs	r1, #32
 8001d56:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2242      	movs	r2, #66	@ 0x42
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2240      	movs	r2, #64	@ 0x40
 8001d64:	2100      	movs	r1, #0
 8001d66:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e007      	b.n	8001d7c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	2202      	movs	r2, #2
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d1c5      	bne.n	8001d06 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	b004      	add	sp, #16
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d90:	e02f      	b.n	8001df2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	68b9      	ldr	r1, [r7, #8]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	0018      	movs	r0, r3
 8001d9a:	f000 f837 	bl	8001e0c <I2C_IsErrorOccurred>
 8001d9e:	1e03      	subs	r3, r0, #0
 8001da0:	d001      	beq.n	8001da6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e02d      	b.n	8001e02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001da6:	f7ff fb1d 	bl	80013e4 <HAL_GetTick>
 8001daa:	0002      	movs	r2, r0
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	68ba      	ldr	r2, [r7, #8]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	d302      	bcc.n	8001dbc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d11a      	bne.n	8001df2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	2220      	movs	r2, #32
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	2b20      	cmp	r3, #32
 8001dc8:	d013      	beq.n	8001df2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dce:	2220      	movs	r2, #32
 8001dd0:	431a      	orrs	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2241      	movs	r2, #65	@ 0x41
 8001dda:	2120      	movs	r1, #32
 8001ddc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2242      	movs	r2, #66	@ 0x42
 8001de2:	2100      	movs	r1, #0
 8001de4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2240      	movs	r2, #64	@ 0x40
 8001dea:	2100      	movs	r1, #0
 8001dec:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e007      	b.n	8001e02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	2220      	movs	r2, #32
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	2b20      	cmp	r3, #32
 8001dfe:	d1c8      	bne.n	8001d92 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	0018      	movs	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	b004      	add	sp, #16
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	@ 0x28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e18:	2327      	movs	r3, #39	@ 0x27
 8001e1a:	18fb      	adds	r3, r7, r3
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	2210      	movs	r2, #16
 8001e34:	4013      	ands	r3, r2
 8001e36:	d100      	bne.n	8001e3a <I2C_IsErrorOccurred+0x2e>
 8001e38:	e079      	b.n	8001f2e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2210      	movs	r2, #16
 8001e40:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e42:	e057      	b.n	8001ef4 <I2C_IsErrorOccurred+0xe8>
 8001e44:	2227      	movs	r2, #39	@ 0x27
 8001e46:	18bb      	adds	r3, r7, r2
 8001e48:	18ba      	adds	r2, r7, r2
 8001e4a:	7812      	ldrb	r2, [r2, #0]
 8001e4c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	3301      	adds	r3, #1
 8001e52:	d04f      	beq.n	8001ef4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001e54:	f7ff fac6 	bl	80013e4 <HAL_GetTick>
 8001e58:	0002      	movs	r2, r0
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	68ba      	ldr	r2, [r7, #8]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d302      	bcc.n	8001e6a <I2C_IsErrorOccurred+0x5e>
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d144      	bne.n	8001ef4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	2380      	movs	r3, #128	@ 0x80
 8001e72:	01db      	lsls	r3, r3, #7
 8001e74:	4013      	ands	r3, r2
 8001e76:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001e78:	2013      	movs	r0, #19
 8001e7a:	183b      	adds	r3, r7, r0
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	2142      	movs	r1, #66	@ 0x42
 8001e80:	5c52      	ldrb	r2, [r2, r1]
 8001e82:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	699a      	ldr	r2, [r3, #24]
 8001e8a:	2380      	movs	r3, #128	@ 0x80
 8001e8c:	021b      	lsls	r3, r3, #8
 8001e8e:	401a      	ands	r2, r3
 8001e90:	2380      	movs	r3, #128	@ 0x80
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d126      	bne.n	8001ee6 <I2C_IsErrorOccurred+0xda>
 8001e98:	697a      	ldr	r2, [r7, #20]
 8001e9a:	2380      	movs	r3, #128	@ 0x80
 8001e9c:	01db      	lsls	r3, r3, #7
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d021      	beq.n	8001ee6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001ea2:	183b      	adds	r3, r7, r0
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b20      	cmp	r3, #32
 8001ea8:	d01d      	beq.n	8001ee6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2180      	movs	r1, #128	@ 0x80
 8001eb6:	01c9      	lsls	r1, r1, #7
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001ebc:	f7ff fa92 	bl	80013e4 <HAL_GetTick>
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ec4:	e00f      	b.n	8001ee6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001ec6:	f7ff fa8d 	bl	80013e4 <HAL_GetTick>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b19      	cmp	r3, #25
 8001ed2:	d908      	bls.n	8001ee6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001ed4:	6a3b      	ldr	r3, [r7, #32]
 8001ed6:	2220      	movs	r2, #32
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001edc:	2327      	movs	r3, #39	@ 0x27
 8001ede:	18fb      	adds	r3, r7, r3
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	701a      	strb	r2, [r3, #0]

              break;
 8001ee4:	e006      	b.n	8001ef4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	2220      	movs	r2, #32
 8001eee:	4013      	ands	r3, r2
 8001ef0:	2b20      	cmp	r3, #32
 8001ef2:	d1e8      	bne.n	8001ec6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	2220      	movs	r2, #32
 8001efc:	4013      	ands	r3, r2
 8001efe:	2b20      	cmp	r3, #32
 8001f00:	d004      	beq.n	8001f0c <I2C_IsErrorOccurred+0x100>
 8001f02:	2327      	movs	r3, #39	@ 0x27
 8001f04:	18fb      	adds	r3, r7, r3
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d09b      	beq.n	8001e44 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001f0c:	2327      	movs	r3, #39	@ 0x27
 8001f0e:	18fb      	adds	r3, r7, r3
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d103      	bne.n	8001f1e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2220      	movs	r2, #32
 8001f1c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001f1e:	6a3b      	ldr	r3, [r7, #32]
 8001f20:	2204      	movs	r2, #4
 8001f22:	4313      	orrs	r3, r2
 8001f24:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001f26:	2327      	movs	r3, #39	@ 0x27
 8001f28:	18fb      	adds	r3, r7, r3
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	2380      	movs	r3, #128	@ 0x80
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d00c      	beq.n	8001f5a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001f40:	6a3b      	ldr	r3, [r7, #32]
 8001f42:	2201      	movs	r2, #1
 8001f44:	4313      	orrs	r3, r2
 8001f46:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2280      	movs	r2, #128	@ 0x80
 8001f4e:	0052      	lsls	r2, r2, #1
 8001f50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f52:	2327      	movs	r3, #39	@ 0x27
 8001f54:	18fb      	adds	r3, r7, r3
 8001f56:	2201      	movs	r2, #1
 8001f58:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	2380      	movs	r3, #128	@ 0x80
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	4013      	ands	r3, r2
 8001f62:	d00c      	beq.n	8001f7e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001f64:	6a3b      	ldr	r3, [r7, #32]
 8001f66:	2208      	movs	r2, #8
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2280      	movs	r2, #128	@ 0x80
 8001f72:	00d2      	lsls	r2, r2, #3
 8001f74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f76:	2327      	movs	r3, #39	@ 0x27
 8001f78:	18fb      	adds	r3, r7, r3
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	2380      	movs	r3, #128	@ 0x80
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4013      	ands	r3, r2
 8001f86:	d00c      	beq.n	8001fa2 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001f88:	6a3b      	ldr	r3, [r7, #32]
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2280      	movs	r2, #128	@ 0x80
 8001f96:	0092      	lsls	r2, r2, #2
 8001f98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f9a:	2327      	movs	r3, #39	@ 0x27
 8001f9c:	18fb      	adds	r3, r7, r3
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001fa2:	2327      	movs	r3, #39	@ 0x27
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d01d      	beq.n	8001fe8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f7ff fe28 	bl	8001c04 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	490e      	ldr	r1, [pc, #56]	@ (8001ff8 <I2C_IsErrorOccurred+0x1ec>)
 8001fc0:	400a      	ands	r2, r1
 8001fc2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001fc8:	6a3b      	ldr	r3, [r7, #32]
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2241      	movs	r2, #65	@ 0x41
 8001fd4:	2120      	movs	r1, #32
 8001fd6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2242      	movs	r2, #66	@ 0x42
 8001fdc:	2100      	movs	r1, #0
 8001fde:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2240      	movs	r2, #64	@ 0x40
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001fe8:	2327      	movs	r3, #39	@ 0x27
 8001fea:	18fb      	adds	r3, r7, r3
 8001fec:	781b      	ldrb	r3, [r3, #0]
}
 8001fee:	0018      	movs	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b00a      	add	sp, #40	@ 0x28
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	46c0      	nop			@ (mov r8, r8)
 8001ff8:	fe00e800 	.word	0xfe00e800

08001ffc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001ffc:	b590      	push	{r4, r7, lr}
 8001ffe:	b087      	sub	sp, #28
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	0008      	movs	r0, r1
 8002006:	0011      	movs	r1, r2
 8002008:	607b      	str	r3, [r7, #4]
 800200a:	240a      	movs	r4, #10
 800200c:	193b      	adds	r3, r7, r4
 800200e:	1c02      	adds	r2, r0, #0
 8002010:	801a      	strh	r2, [r3, #0]
 8002012:	2009      	movs	r0, #9
 8002014:	183b      	adds	r3, r7, r0
 8002016:	1c0a      	adds	r2, r1, #0
 8002018:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800201a:	193b      	adds	r3, r7, r4
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	059b      	lsls	r3, r3, #22
 8002020:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002022:	183b      	adds	r3, r7, r0
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	0419      	lsls	r1, r3, #16
 8002028:	23ff      	movs	r3, #255	@ 0xff
 800202a:	041b      	lsls	r3, r3, #16
 800202c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800202e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002036:	4313      	orrs	r3, r2
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	085b      	lsrs	r3, r3, #1
 800203c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002046:	0d51      	lsrs	r1, r2, #21
 8002048:	2280      	movs	r2, #128	@ 0x80
 800204a:	00d2      	lsls	r2, r2, #3
 800204c:	400a      	ands	r2, r1
 800204e:	4907      	ldr	r1, [pc, #28]	@ (800206c <I2C_TransferConfig+0x70>)
 8002050:	430a      	orrs	r2, r1
 8002052:	43d2      	mvns	r2, r2
 8002054:	401a      	ands	r2, r3
 8002056:	0011      	movs	r1, r2
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	430a      	orrs	r2, r1
 8002060:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002062:	46c0      	nop			@ (mov r8, r8)
 8002064:	46bd      	mov	sp, r7
 8002066:	b007      	add	sp, #28
 8002068:	bd90      	pop	{r4, r7, pc}
 800206a:	46c0      	nop			@ (mov r8, r8)
 800206c:	03ff63ff 	.word	0x03ff63ff

08002070 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2241      	movs	r2, #65	@ 0x41
 800207e:	5c9b      	ldrb	r3, [r3, r2]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b20      	cmp	r3, #32
 8002084:	d138      	bne.n	80020f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2240      	movs	r2, #64	@ 0x40
 800208a:	5c9b      	ldrb	r3, [r3, r2]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d101      	bne.n	8002094 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002090:	2302      	movs	r3, #2
 8002092:	e032      	b.n	80020fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2240      	movs	r2, #64	@ 0x40
 8002098:	2101      	movs	r1, #1
 800209a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2241      	movs	r2, #65	@ 0x41
 80020a0:	2124      	movs	r1, #36	@ 0x24
 80020a2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2101      	movs	r1, #1
 80020b0:	438a      	bics	r2, r1
 80020b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4911      	ldr	r1, [pc, #68]	@ (8002104 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80020c0:	400a      	ands	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6819      	ldr	r1, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	430a      	orrs	r2, r1
 80020d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2101      	movs	r1, #1
 80020e0:	430a      	orrs	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2241      	movs	r2, #65	@ 0x41
 80020e8:	2120      	movs	r1, #32
 80020ea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2240      	movs	r2, #64	@ 0x40
 80020f0:	2100      	movs	r1, #0
 80020f2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	e000      	b.n	80020fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020f8:	2302      	movs	r3, #2
  }
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b002      	add	sp, #8
 8002100:	bd80      	pop	{r7, pc}
 8002102:	46c0      	nop			@ (mov r8, r8)
 8002104:	ffffefff 	.word	0xffffefff

08002108 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2241      	movs	r2, #65	@ 0x41
 8002116:	5c9b      	ldrb	r3, [r3, r2]
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b20      	cmp	r3, #32
 800211c:	d139      	bne.n	8002192 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2240      	movs	r2, #64	@ 0x40
 8002122:	5c9b      	ldrb	r3, [r3, r2]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d101      	bne.n	800212c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002128:	2302      	movs	r3, #2
 800212a:	e033      	b.n	8002194 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2240      	movs	r2, #64	@ 0x40
 8002130:	2101      	movs	r1, #1
 8002132:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2241      	movs	r2, #65	@ 0x41
 8002138:	2124      	movs	r1, #36	@ 0x24
 800213a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2101      	movs	r1, #1
 8002148:	438a      	bics	r2, r1
 800214a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4a11      	ldr	r2, [pc, #68]	@ (800219c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002158:	4013      	ands	r3, r2
 800215a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	021b      	lsls	r3, r3, #8
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	4313      	orrs	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2101      	movs	r1, #1
 800217a:	430a      	orrs	r2, r1
 800217c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2241      	movs	r2, #65	@ 0x41
 8002182:	2120      	movs	r1, #32
 8002184:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2240      	movs	r2, #64	@ 0x40
 800218a:	2100      	movs	r1, #0
 800218c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800218e:	2300      	movs	r3, #0
 8002190:	e000      	b.n	8002194 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002192:	2302      	movs	r3, #2
  }
}
 8002194:	0018      	movs	r0, r3
 8002196:	46bd      	mov	sp, r7
 8002198:	b004      	add	sp, #16
 800219a:	bd80      	pop	{r7, pc}
 800219c:	fffff0ff 	.word	0xfffff0ff

080021a0 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021a4:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4b03      	ldr	r3, [pc, #12]	@ (80021b8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80021aa:	2180      	movs	r1, #128	@ 0x80
 80021ac:	0049      	lsls	r1, r1, #1
 80021ae:	430a      	orrs	r2, r1
 80021b0:	601a      	str	r2, [r3, #0]
}
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40007000 	.word	0x40007000

080021bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80021c4:	4b19      	ldr	r3, [pc, #100]	@ (800222c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a19      	ldr	r2, [pc, #100]	@ (8002230 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80021ca:	4013      	ands	r3, r2
 80021cc:	0019      	movs	r1, r3
 80021ce:	4b17      	ldr	r3, [pc, #92]	@ (800222c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	2380      	movs	r3, #128	@ 0x80
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	429a      	cmp	r2, r3
 80021de:	d11f      	bne.n	8002220 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80021e0:	4b14      	ldr	r3, [pc, #80]	@ (8002234 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	0013      	movs	r3, r2
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	189b      	adds	r3, r3, r2
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4912      	ldr	r1, [pc, #72]	@ (8002238 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80021ee:	0018      	movs	r0, r3
 80021f0:	f7fd ff92 	bl	8000118 <__udivsi3>
 80021f4:	0003      	movs	r3, r0
 80021f6:	3301      	adds	r3, #1
 80021f8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021fa:	e008      	b.n	800220e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	3b01      	subs	r3, #1
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	e001      	b.n	800220e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e009      	b.n	8002222 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800220e:	4b07      	ldr	r3, [pc, #28]	@ (800222c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002210:	695a      	ldr	r2, [r3, #20]
 8002212:	2380      	movs	r3, #128	@ 0x80
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	401a      	ands	r2, r3
 8002218:	2380      	movs	r3, #128	@ 0x80
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	429a      	cmp	r2, r3
 800221e:	d0ed      	beq.n	80021fc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	0018      	movs	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	b004      	add	sp, #16
 8002228:	bd80      	pop	{r7, pc}
 800222a:	46c0      	nop			@ (mov r8, r8)
 800222c:	40007000 	.word	0x40007000
 8002230:	fffff9ff 	.word	0xfffff9ff
 8002234:	20000000 	.word	0x20000000
 8002238:	000f4240 	.word	0x000f4240

0800223c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002240:	4b03      	ldr	r3, [pc, #12]	@ (8002250 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	23e0      	movs	r3, #224	@ 0xe0
 8002246:	01db      	lsls	r3, r3, #7
 8002248:	4013      	ands	r3, r2
}
 800224a:	0018      	movs	r0, r3
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40021000 	.word	0x40021000

08002254 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e2fe      	b.n	8002864 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2201      	movs	r2, #1
 800226c:	4013      	ands	r3, r2
 800226e:	d100      	bne.n	8002272 <HAL_RCC_OscConfig+0x1e>
 8002270:	e07c      	b.n	800236c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002272:	4bc3      	ldr	r3, [pc, #780]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	2238      	movs	r2, #56	@ 0x38
 8002278:	4013      	ands	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800227c:	4bc0      	ldr	r3, [pc, #768]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2203      	movs	r2, #3
 8002282:	4013      	ands	r3, r2
 8002284:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	2b10      	cmp	r3, #16
 800228a:	d102      	bne.n	8002292 <HAL_RCC_OscConfig+0x3e>
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	2b03      	cmp	r3, #3
 8002290:	d002      	beq.n	8002298 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	2b08      	cmp	r3, #8
 8002296:	d10b      	bne.n	80022b0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002298:	4bb9      	ldr	r3, [pc, #740]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	2380      	movs	r3, #128	@ 0x80
 800229e:	029b      	lsls	r3, r3, #10
 80022a0:	4013      	ands	r3, r2
 80022a2:	d062      	beq.n	800236a <HAL_RCC_OscConfig+0x116>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d15e      	bne.n	800236a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e2d9      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685a      	ldr	r2, [r3, #4]
 80022b4:	2380      	movs	r3, #128	@ 0x80
 80022b6:	025b      	lsls	r3, r3, #9
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d107      	bne.n	80022cc <HAL_RCC_OscConfig+0x78>
 80022bc:	4bb0      	ldr	r3, [pc, #704]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	4baf      	ldr	r3, [pc, #700]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80022c2:	2180      	movs	r1, #128	@ 0x80
 80022c4:	0249      	lsls	r1, r1, #9
 80022c6:	430a      	orrs	r2, r1
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	e020      	b.n	800230e <HAL_RCC_OscConfig+0xba>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	23a0      	movs	r3, #160	@ 0xa0
 80022d2:	02db      	lsls	r3, r3, #11
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d10e      	bne.n	80022f6 <HAL_RCC_OscConfig+0xa2>
 80022d8:	4ba9      	ldr	r3, [pc, #676]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4ba8      	ldr	r3, [pc, #672]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80022de:	2180      	movs	r1, #128	@ 0x80
 80022e0:	02c9      	lsls	r1, r1, #11
 80022e2:	430a      	orrs	r2, r1
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	4ba6      	ldr	r3, [pc, #664]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	4ba5      	ldr	r3, [pc, #660]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80022ec:	2180      	movs	r1, #128	@ 0x80
 80022ee:	0249      	lsls	r1, r1, #9
 80022f0:	430a      	orrs	r2, r1
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	e00b      	b.n	800230e <HAL_RCC_OscConfig+0xba>
 80022f6:	4ba2      	ldr	r3, [pc, #648]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	4ba1      	ldr	r3, [pc, #644]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80022fc:	49a1      	ldr	r1, [pc, #644]	@ (8002584 <HAL_RCC_OscConfig+0x330>)
 80022fe:	400a      	ands	r2, r1
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	4b9f      	ldr	r3, [pc, #636]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	4b9e      	ldr	r3, [pc, #632]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002308:	499f      	ldr	r1, [pc, #636]	@ (8002588 <HAL_RCC_OscConfig+0x334>)
 800230a:	400a      	ands	r2, r1
 800230c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d014      	beq.n	8002340 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002316:	f7ff f865 	bl	80013e4 <HAL_GetTick>
 800231a:	0003      	movs	r3, r0
 800231c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002320:	f7ff f860 	bl	80013e4 <HAL_GetTick>
 8002324:	0002      	movs	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b64      	cmp	r3, #100	@ 0x64
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e298      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002332:	4b93      	ldr	r3, [pc, #588]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	2380      	movs	r3, #128	@ 0x80
 8002338:	029b      	lsls	r3, r3, #10
 800233a:	4013      	ands	r3, r2
 800233c:	d0f0      	beq.n	8002320 <HAL_RCC_OscConfig+0xcc>
 800233e:	e015      	b.n	800236c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002340:	f7ff f850 	bl	80013e4 <HAL_GetTick>
 8002344:	0003      	movs	r3, r0
 8002346:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800234a:	f7ff f84b 	bl	80013e4 <HAL_GetTick>
 800234e:	0002      	movs	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b64      	cmp	r3, #100	@ 0x64
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e283      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800235c:	4b88      	ldr	r3, [pc, #544]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	2380      	movs	r3, #128	@ 0x80
 8002362:	029b      	lsls	r3, r3, #10
 8002364:	4013      	ands	r3, r2
 8002366:	d1f0      	bne.n	800234a <HAL_RCC_OscConfig+0xf6>
 8002368:	e000      	b.n	800236c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800236a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2202      	movs	r2, #2
 8002372:	4013      	ands	r3, r2
 8002374:	d100      	bne.n	8002378 <HAL_RCC_OscConfig+0x124>
 8002376:	e099      	b.n	80024ac <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002378:	4b81      	ldr	r3, [pc, #516]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2238      	movs	r2, #56	@ 0x38
 800237e:	4013      	ands	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002382:	4b7f      	ldr	r3, [pc, #508]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	2203      	movs	r2, #3
 8002388:	4013      	ands	r3, r2
 800238a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	2b10      	cmp	r3, #16
 8002390:	d102      	bne.n	8002398 <HAL_RCC_OscConfig+0x144>
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	2b02      	cmp	r3, #2
 8002396:	d002      	beq.n	800239e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d135      	bne.n	800240a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800239e:	4b78      	ldr	r3, [pc, #480]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	2380      	movs	r3, #128	@ 0x80
 80023a4:	00db      	lsls	r3, r3, #3
 80023a6:	4013      	ands	r3, r2
 80023a8:	d005      	beq.n	80023b6 <HAL_RCC_OscConfig+0x162>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e256      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b6:	4b72      	ldr	r3, [pc, #456]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	4a74      	ldr	r2, [pc, #464]	@ (800258c <HAL_RCC_OscConfig+0x338>)
 80023bc:	4013      	ands	r3, r2
 80023be:	0019      	movs	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	695b      	ldr	r3, [r3, #20]
 80023c4:	021a      	lsls	r2, r3, #8
 80023c6:	4b6e      	ldr	r3, [pc, #440]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80023c8:	430a      	orrs	r2, r1
 80023ca:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d112      	bne.n	80023f8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80023d2:	4b6b      	ldr	r3, [pc, #428]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a6e      	ldr	r2, [pc, #440]	@ (8002590 <HAL_RCC_OscConfig+0x33c>)
 80023d8:	4013      	ands	r3, r2
 80023da:	0019      	movs	r1, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691a      	ldr	r2, [r3, #16]
 80023e0:	4b67      	ldr	r3, [pc, #412]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80023e2:	430a      	orrs	r2, r1
 80023e4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80023e6:	4b66      	ldr	r3, [pc, #408]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	0adb      	lsrs	r3, r3, #11
 80023ec:	2207      	movs	r2, #7
 80023ee:	4013      	ands	r3, r2
 80023f0:	4a68      	ldr	r2, [pc, #416]	@ (8002594 <HAL_RCC_OscConfig+0x340>)
 80023f2:	40da      	lsrs	r2, r3
 80023f4:	4b68      	ldr	r3, [pc, #416]	@ (8002598 <HAL_RCC_OscConfig+0x344>)
 80023f6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80023f8:	4b68      	ldr	r3, [pc, #416]	@ (800259c <HAL_RCC_OscConfig+0x348>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	0018      	movs	r0, r3
 80023fe:	f7fe ff95 	bl	800132c <HAL_InitTick>
 8002402:	1e03      	subs	r3, r0, #0
 8002404:	d051      	beq.n	80024aa <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e22c      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d030      	beq.n	8002474 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002412:	4b5b      	ldr	r3, [pc, #364]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a5e      	ldr	r2, [pc, #376]	@ (8002590 <HAL_RCC_OscConfig+0x33c>)
 8002418:	4013      	ands	r3, r2
 800241a:	0019      	movs	r1, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	691a      	ldr	r2, [r3, #16]
 8002420:	4b57      	ldr	r3, [pc, #348]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002422:	430a      	orrs	r2, r1
 8002424:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002426:	4b56      	ldr	r3, [pc, #344]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	4b55      	ldr	r3, [pc, #340]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800242c:	2180      	movs	r1, #128	@ 0x80
 800242e:	0049      	lsls	r1, r1, #1
 8002430:	430a      	orrs	r2, r1
 8002432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002434:	f7fe ffd6 	bl	80013e4 <HAL_GetTick>
 8002438:	0003      	movs	r3, r0
 800243a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800243e:	f7fe ffd1 	bl	80013e4 <HAL_GetTick>
 8002442:	0002      	movs	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e209      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002450:	4b4b      	ldr	r3, [pc, #300]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	2380      	movs	r3, #128	@ 0x80
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	4013      	ands	r3, r2
 800245a:	d0f0      	beq.n	800243e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800245c:	4b48      	ldr	r3, [pc, #288]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	4a4a      	ldr	r2, [pc, #296]	@ (800258c <HAL_RCC_OscConfig+0x338>)
 8002462:	4013      	ands	r3, r2
 8002464:	0019      	movs	r1, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	021a      	lsls	r2, r3, #8
 800246c:	4b44      	ldr	r3, [pc, #272]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800246e:	430a      	orrs	r2, r1
 8002470:	605a      	str	r2, [r3, #4]
 8002472:	e01b      	b.n	80024ac <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002474:	4b42      	ldr	r3, [pc, #264]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	4b41      	ldr	r3, [pc, #260]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800247a:	4949      	ldr	r1, [pc, #292]	@ (80025a0 <HAL_RCC_OscConfig+0x34c>)
 800247c:	400a      	ands	r2, r1
 800247e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002480:	f7fe ffb0 	bl	80013e4 <HAL_GetTick>
 8002484:	0003      	movs	r3, r0
 8002486:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800248a:	f7fe ffab 	bl	80013e4 <HAL_GetTick>
 800248e:	0002      	movs	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e1e3      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800249c:	4b38      	ldr	r3, [pc, #224]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	2380      	movs	r3, #128	@ 0x80
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	4013      	ands	r3, r2
 80024a6:	d1f0      	bne.n	800248a <HAL_RCC_OscConfig+0x236>
 80024a8:	e000      	b.n	80024ac <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024aa:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2208      	movs	r2, #8
 80024b2:	4013      	ands	r3, r2
 80024b4:	d047      	beq.n	8002546 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80024b6:	4b32      	ldr	r3, [pc, #200]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	2238      	movs	r2, #56	@ 0x38
 80024bc:	4013      	ands	r3, r2
 80024be:	2b18      	cmp	r3, #24
 80024c0:	d10a      	bne.n	80024d8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80024c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80024c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024c6:	2202      	movs	r2, #2
 80024c8:	4013      	ands	r3, r2
 80024ca:	d03c      	beq.n	8002546 <HAL_RCC_OscConfig+0x2f2>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d138      	bne.n	8002546 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e1c5      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d019      	beq.n	8002514 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80024e0:	4b27      	ldr	r3, [pc, #156]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80024e2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024e4:	4b26      	ldr	r3, [pc, #152]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 80024e6:	2101      	movs	r1, #1
 80024e8:	430a      	orrs	r2, r1
 80024ea:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ec:	f7fe ff7a 	bl	80013e4 <HAL_GetTick>
 80024f0:	0003      	movs	r3, r0
 80024f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024f4:	e008      	b.n	8002508 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024f6:	f7fe ff75 	bl	80013e4 <HAL_GetTick>
 80024fa:	0002      	movs	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e1ad      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002508:	4b1d      	ldr	r3, [pc, #116]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800250a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800250c:	2202      	movs	r2, #2
 800250e:	4013      	ands	r3, r2
 8002510:	d0f1      	beq.n	80024f6 <HAL_RCC_OscConfig+0x2a2>
 8002512:	e018      	b.n	8002546 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002514:	4b1a      	ldr	r3, [pc, #104]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002516:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002518:	4b19      	ldr	r3, [pc, #100]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800251a:	2101      	movs	r1, #1
 800251c:	438a      	bics	r2, r1
 800251e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002520:	f7fe ff60 	bl	80013e4 <HAL_GetTick>
 8002524:	0003      	movs	r3, r0
 8002526:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800252a:	f7fe ff5b 	bl	80013e4 <HAL_GetTick>
 800252e:	0002      	movs	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e193      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800253c:	4b10      	ldr	r3, [pc, #64]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800253e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002540:	2202      	movs	r2, #2
 8002542:	4013      	ands	r3, r2
 8002544:	d1f1      	bne.n	800252a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2204      	movs	r2, #4
 800254c:	4013      	ands	r3, r2
 800254e:	d100      	bne.n	8002552 <HAL_RCC_OscConfig+0x2fe>
 8002550:	e0c6      	b.n	80026e0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002552:	231f      	movs	r3, #31
 8002554:	18fb      	adds	r3, r7, r3
 8002556:	2200      	movs	r2, #0
 8002558:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800255a:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	2238      	movs	r2, #56	@ 0x38
 8002560:	4013      	ands	r3, r2
 8002562:	2b20      	cmp	r3, #32
 8002564:	d11e      	bne.n	80025a4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002566:	4b06      	ldr	r3, [pc, #24]	@ (8002580 <HAL_RCC_OscConfig+0x32c>)
 8002568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800256a:	2202      	movs	r2, #2
 800256c:	4013      	ands	r3, r2
 800256e:	d100      	bne.n	8002572 <HAL_RCC_OscConfig+0x31e>
 8002570:	e0b6      	b.n	80026e0 <HAL_RCC_OscConfig+0x48c>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d000      	beq.n	800257c <HAL_RCC_OscConfig+0x328>
 800257a:	e0b1      	b.n	80026e0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e171      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
 8002580:	40021000 	.word	0x40021000
 8002584:	fffeffff 	.word	0xfffeffff
 8002588:	fffbffff 	.word	0xfffbffff
 800258c:	ffff80ff 	.word	0xffff80ff
 8002590:	ffffc7ff 	.word	0xffffc7ff
 8002594:	00f42400 	.word	0x00f42400
 8002598:	20000000 	.word	0x20000000
 800259c:	20000004 	.word	0x20000004
 80025a0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025a4:	4bb1      	ldr	r3, [pc, #708]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80025a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025a8:	2380      	movs	r3, #128	@ 0x80
 80025aa:	055b      	lsls	r3, r3, #21
 80025ac:	4013      	ands	r3, r2
 80025ae:	d101      	bne.n	80025b4 <HAL_RCC_OscConfig+0x360>
 80025b0:	2301      	movs	r3, #1
 80025b2:	e000      	b.n	80025b6 <HAL_RCC_OscConfig+0x362>
 80025b4:	2300      	movs	r3, #0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d011      	beq.n	80025de <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80025ba:	4bac      	ldr	r3, [pc, #688]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80025bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025be:	4bab      	ldr	r3, [pc, #684]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80025c0:	2180      	movs	r1, #128	@ 0x80
 80025c2:	0549      	lsls	r1, r1, #21
 80025c4:	430a      	orrs	r2, r1
 80025c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80025c8:	4ba8      	ldr	r3, [pc, #672]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80025ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025cc:	2380      	movs	r3, #128	@ 0x80
 80025ce:	055b      	lsls	r3, r3, #21
 80025d0:	4013      	ands	r3, r2
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80025d6:	231f      	movs	r3, #31
 80025d8:	18fb      	adds	r3, r7, r3
 80025da:	2201      	movs	r2, #1
 80025dc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025de:	4ba4      	ldr	r3, [pc, #656]	@ (8002870 <HAL_RCC_OscConfig+0x61c>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	2380      	movs	r3, #128	@ 0x80
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	4013      	ands	r3, r2
 80025e8:	d11a      	bne.n	8002620 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025ea:	4ba1      	ldr	r3, [pc, #644]	@ (8002870 <HAL_RCC_OscConfig+0x61c>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	4ba0      	ldr	r3, [pc, #640]	@ (8002870 <HAL_RCC_OscConfig+0x61c>)
 80025f0:	2180      	movs	r1, #128	@ 0x80
 80025f2:	0049      	lsls	r1, r1, #1
 80025f4:	430a      	orrs	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80025f8:	f7fe fef4 	bl	80013e4 <HAL_GetTick>
 80025fc:	0003      	movs	r3, r0
 80025fe:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002600:	e008      	b.n	8002614 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002602:	f7fe feef 	bl	80013e4 <HAL_GetTick>
 8002606:	0002      	movs	r2, r0
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e127      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002614:	4b96      	ldr	r3, [pc, #600]	@ (8002870 <HAL_RCC_OscConfig+0x61c>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	2380      	movs	r3, #128	@ 0x80
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	4013      	ands	r3, r2
 800261e:	d0f0      	beq.n	8002602 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d106      	bne.n	8002636 <HAL_RCC_OscConfig+0x3e2>
 8002628:	4b90      	ldr	r3, [pc, #576]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800262a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800262c:	4b8f      	ldr	r3, [pc, #572]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800262e:	2101      	movs	r1, #1
 8002630:	430a      	orrs	r2, r1
 8002632:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002634:	e01c      	b.n	8002670 <HAL_RCC_OscConfig+0x41c>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	2b05      	cmp	r3, #5
 800263c:	d10c      	bne.n	8002658 <HAL_RCC_OscConfig+0x404>
 800263e:	4b8b      	ldr	r3, [pc, #556]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002640:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002642:	4b8a      	ldr	r3, [pc, #552]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002644:	2104      	movs	r1, #4
 8002646:	430a      	orrs	r2, r1
 8002648:	65da      	str	r2, [r3, #92]	@ 0x5c
 800264a:	4b88      	ldr	r3, [pc, #544]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800264c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800264e:	4b87      	ldr	r3, [pc, #540]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002650:	2101      	movs	r1, #1
 8002652:	430a      	orrs	r2, r1
 8002654:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002656:	e00b      	b.n	8002670 <HAL_RCC_OscConfig+0x41c>
 8002658:	4b84      	ldr	r3, [pc, #528]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800265a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800265c:	4b83      	ldr	r3, [pc, #524]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800265e:	2101      	movs	r1, #1
 8002660:	438a      	bics	r2, r1
 8002662:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002664:	4b81      	ldr	r3, [pc, #516]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002666:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002668:	4b80      	ldr	r3, [pc, #512]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800266a:	2104      	movs	r1, #4
 800266c:	438a      	bics	r2, r1
 800266e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d014      	beq.n	80026a2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002678:	f7fe feb4 	bl	80013e4 <HAL_GetTick>
 800267c:	0003      	movs	r3, r0
 800267e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002680:	e009      	b.n	8002696 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002682:	f7fe feaf 	bl	80013e4 <HAL_GetTick>
 8002686:	0002      	movs	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	4a79      	ldr	r2, [pc, #484]	@ (8002874 <HAL_RCC_OscConfig+0x620>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e0e6      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002696:	4b75      	ldr	r3, [pc, #468]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800269a:	2202      	movs	r2, #2
 800269c:	4013      	ands	r3, r2
 800269e:	d0f0      	beq.n	8002682 <HAL_RCC_OscConfig+0x42e>
 80026a0:	e013      	b.n	80026ca <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a2:	f7fe fe9f 	bl	80013e4 <HAL_GetTick>
 80026a6:	0003      	movs	r3, r0
 80026a8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026aa:	e009      	b.n	80026c0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ac:	f7fe fe9a 	bl	80013e4 <HAL_GetTick>
 80026b0:	0002      	movs	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	4a6f      	ldr	r2, [pc, #444]	@ (8002874 <HAL_RCC_OscConfig+0x620>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e0d1      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80026c0:	4b6a      	ldr	r3, [pc, #424]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80026c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c4:	2202      	movs	r2, #2
 80026c6:	4013      	ands	r3, r2
 80026c8:	d1f0      	bne.n	80026ac <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80026ca:	231f      	movs	r3, #31
 80026cc:	18fb      	adds	r3, r7, r3
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d105      	bne.n	80026e0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80026d4:	4b65      	ldr	r3, [pc, #404]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80026d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026d8:	4b64      	ldr	r3, [pc, #400]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80026da:	4967      	ldr	r1, [pc, #412]	@ (8002878 <HAL_RCC_OscConfig+0x624>)
 80026dc:	400a      	ands	r2, r1
 80026de:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d100      	bne.n	80026ea <HAL_RCC_OscConfig+0x496>
 80026e8:	e0bb      	b.n	8002862 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026ea:	4b60      	ldr	r3, [pc, #384]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	2238      	movs	r2, #56	@ 0x38
 80026f0:	4013      	ands	r3, r2
 80026f2:	2b10      	cmp	r3, #16
 80026f4:	d100      	bne.n	80026f8 <HAL_RCC_OscConfig+0x4a4>
 80026f6:	e07b      	b.n	80027f0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d156      	bne.n	80027ae <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002700:	4b5a      	ldr	r3, [pc, #360]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b59      	ldr	r3, [pc, #356]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002706:	495d      	ldr	r1, [pc, #372]	@ (800287c <HAL_RCC_OscConfig+0x628>)
 8002708:	400a      	ands	r2, r1
 800270a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270c:	f7fe fe6a 	bl	80013e4 <HAL_GetTick>
 8002710:	0003      	movs	r3, r0
 8002712:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002714:	e008      	b.n	8002728 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002716:	f7fe fe65 	bl	80013e4 <HAL_GetTick>
 800271a:	0002      	movs	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d901      	bls.n	8002728 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e09d      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002728:	4b50      	ldr	r3, [pc, #320]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	2380      	movs	r3, #128	@ 0x80
 800272e:	049b      	lsls	r3, r3, #18
 8002730:	4013      	ands	r3, r2
 8002732:	d1f0      	bne.n	8002716 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002734:	4b4d      	ldr	r3, [pc, #308]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	4a51      	ldr	r2, [pc, #324]	@ (8002880 <HAL_RCC_OscConfig+0x62c>)
 800273a:	4013      	ands	r3, r2
 800273c:	0019      	movs	r1, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a1a      	ldr	r2, [r3, #32]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002746:	431a      	orrs	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274c:	021b      	lsls	r3, r3, #8
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002754:	431a      	orrs	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	431a      	orrs	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002760:	431a      	orrs	r2, r3
 8002762:	4b42      	ldr	r3, [pc, #264]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002764:	430a      	orrs	r2, r1
 8002766:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002768:	4b40      	ldr	r3, [pc, #256]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4b3f      	ldr	r3, [pc, #252]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800276e:	2180      	movs	r1, #128	@ 0x80
 8002770:	0449      	lsls	r1, r1, #17
 8002772:	430a      	orrs	r2, r1
 8002774:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002776:	4b3d      	ldr	r3, [pc, #244]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 8002778:	68da      	ldr	r2, [r3, #12]
 800277a:	4b3c      	ldr	r3, [pc, #240]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 800277c:	2180      	movs	r1, #128	@ 0x80
 800277e:	0549      	lsls	r1, r1, #21
 8002780:	430a      	orrs	r2, r1
 8002782:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002784:	f7fe fe2e 	bl	80013e4 <HAL_GetTick>
 8002788:	0003      	movs	r3, r0
 800278a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800278e:	f7fe fe29 	bl	80013e4 <HAL_GetTick>
 8002792:	0002      	movs	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e061      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027a0:	4b32      	ldr	r3, [pc, #200]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	2380      	movs	r3, #128	@ 0x80
 80027a6:	049b      	lsls	r3, r3, #18
 80027a8:	4013      	ands	r3, r2
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x53a>
 80027ac:	e059      	b.n	8002862 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ae:	4b2f      	ldr	r3, [pc, #188]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4b2e      	ldr	r3, [pc, #184]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80027b4:	4931      	ldr	r1, [pc, #196]	@ (800287c <HAL_RCC_OscConfig+0x628>)
 80027b6:	400a      	ands	r2, r1
 80027b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ba:	f7fe fe13 	bl	80013e4 <HAL_GetTick>
 80027be:	0003      	movs	r3, r0
 80027c0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027c4:	f7fe fe0e 	bl	80013e4 <HAL_GetTick>
 80027c8:	0002      	movs	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e046      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027d6:	4b25      	ldr	r3, [pc, #148]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	2380      	movs	r3, #128	@ 0x80
 80027dc:	049b      	lsls	r3, r3, #18
 80027de:	4013      	ands	r3, r2
 80027e0:	d1f0      	bne.n	80027c4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80027e2:	4b22      	ldr	r3, [pc, #136]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80027e4:	68da      	ldr	r2, [r3, #12]
 80027e6:	4b21      	ldr	r3, [pc, #132]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80027e8:	4926      	ldr	r1, [pc, #152]	@ (8002884 <HAL_RCC_OscConfig+0x630>)
 80027ea:	400a      	ands	r2, r1
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	e038      	b.n	8002862 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d101      	bne.n	80027fc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e033      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80027fc:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <HAL_RCC_OscConfig+0x618>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	2203      	movs	r2, #3
 8002806:	401a      	ands	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a1b      	ldr	r3, [r3, #32]
 800280c:	429a      	cmp	r2, r3
 800280e:	d126      	bne.n	800285e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	2270      	movs	r2, #112	@ 0x70
 8002814:	401a      	ands	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800281a:	429a      	cmp	r2, r3
 800281c:	d11f      	bne.n	800285e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800281e:	697a      	ldr	r2, [r7, #20]
 8002820:	23fe      	movs	r3, #254	@ 0xfe
 8002822:	01db      	lsls	r3, r3, #7
 8002824:	401a      	ands	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800282c:	429a      	cmp	r2, r3
 800282e:	d116      	bne.n	800285e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	23f8      	movs	r3, #248	@ 0xf8
 8002834:	039b      	lsls	r3, r3, #14
 8002836:	401a      	ands	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800283c:	429a      	cmp	r2, r3
 800283e:	d10e      	bne.n	800285e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002840:	697a      	ldr	r2, [r7, #20]
 8002842:	23e0      	movs	r3, #224	@ 0xe0
 8002844:	051b      	lsls	r3, r3, #20
 8002846:	401a      	ands	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800284c:	429a      	cmp	r2, r3
 800284e:	d106      	bne.n	800285e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	0f5b      	lsrs	r3, r3, #29
 8002854:	075a      	lsls	r2, r3, #29
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800285a:	429a      	cmp	r2, r3
 800285c:	d001      	beq.n	8002862 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	0018      	movs	r0, r3
 8002866:	46bd      	mov	sp, r7
 8002868:	b008      	add	sp, #32
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40021000 	.word	0x40021000
 8002870:	40007000 	.word	0x40007000
 8002874:	00001388 	.word	0x00001388
 8002878:	efffffff 	.word	0xefffffff
 800287c:	feffffff 	.word	0xfeffffff
 8002880:	11c1808c 	.word	0x11c1808c
 8002884:	eefefffc 	.word	0xeefefffc

08002888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0e9      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800289c:	4b76      	ldr	r3, [pc, #472]	@ (8002a78 <HAL_RCC_ClockConfig+0x1f0>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2207      	movs	r2, #7
 80028a2:	4013      	ands	r3, r2
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d91e      	bls.n	80028e8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028aa:	4b73      	ldr	r3, [pc, #460]	@ (8002a78 <HAL_RCC_ClockConfig+0x1f0>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2207      	movs	r2, #7
 80028b0:	4393      	bics	r3, r2
 80028b2:	0019      	movs	r1, r3
 80028b4:	4b70      	ldr	r3, [pc, #448]	@ (8002a78 <HAL_RCC_ClockConfig+0x1f0>)
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80028bc:	f7fe fd92 	bl	80013e4 <HAL_GetTick>
 80028c0:	0003      	movs	r3, r0
 80028c2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028c4:	e009      	b.n	80028da <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c6:	f7fe fd8d 	bl	80013e4 <HAL_GetTick>
 80028ca:	0002      	movs	r2, r0
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	4a6a      	ldr	r2, [pc, #424]	@ (8002a7c <HAL_RCC_ClockConfig+0x1f4>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e0ca      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028da:	4b67      	ldr	r3, [pc, #412]	@ (8002a78 <HAL_RCC_ClockConfig+0x1f0>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2207      	movs	r2, #7
 80028e0:	4013      	ands	r3, r2
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d1ee      	bne.n	80028c6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2202      	movs	r2, #2
 80028ee:	4013      	ands	r3, r2
 80028f0:	d015      	beq.n	800291e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2204      	movs	r2, #4
 80028f8:	4013      	ands	r3, r2
 80028fa:	d006      	beq.n	800290a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80028fc:	4b60      	ldr	r3, [pc, #384]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	4b5f      	ldr	r3, [pc, #380]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 8002902:	21e0      	movs	r1, #224	@ 0xe0
 8002904:	01c9      	lsls	r1, r1, #7
 8002906:	430a      	orrs	r2, r1
 8002908:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800290a:	4b5d      	ldr	r3, [pc, #372]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	4a5d      	ldr	r2, [pc, #372]	@ (8002a84 <HAL_RCC_ClockConfig+0x1fc>)
 8002910:	4013      	ands	r3, r2
 8002912:	0019      	movs	r1, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	4b59      	ldr	r3, [pc, #356]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 800291a:	430a      	orrs	r2, r1
 800291c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2201      	movs	r2, #1
 8002924:	4013      	ands	r3, r2
 8002926:	d057      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d107      	bne.n	8002940 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002930:	4b53      	ldr	r3, [pc, #332]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	2380      	movs	r3, #128	@ 0x80
 8002936:	029b      	lsls	r3, r3, #10
 8002938:	4013      	ands	r3, r2
 800293a:	d12b      	bne.n	8002994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e097      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	2b02      	cmp	r3, #2
 8002946:	d107      	bne.n	8002958 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002948:	4b4d      	ldr	r3, [pc, #308]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	2380      	movs	r3, #128	@ 0x80
 800294e:	049b      	lsls	r3, r3, #18
 8002950:	4013      	ands	r3, r2
 8002952:	d11f      	bne.n	8002994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e08b      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d107      	bne.n	8002970 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002960:	4b47      	ldr	r3, [pc, #284]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	2380      	movs	r3, #128	@ 0x80
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4013      	ands	r3, r2
 800296a:	d113      	bne.n	8002994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e07f      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2b03      	cmp	r3, #3
 8002976:	d106      	bne.n	8002986 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002978:	4b41      	ldr	r3, [pc, #260]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 800297a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800297c:	2202      	movs	r2, #2
 800297e:	4013      	ands	r3, r2
 8002980:	d108      	bne.n	8002994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e074      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002986:	4b3e      	ldr	r3, [pc, #248]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 8002988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298a:	2202      	movs	r2, #2
 800298c:	4013      	ands	r3, r2
 800298e:	d101      	bne.n	8002994 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e06d      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002994:	4b3a      	ldr	r3, [pc, #232]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	2207      	movs	r2, #7
 800299a:	4393      	bics	r3, r2
 800299c:	0019      	movs	r1, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	4b37      	ldr	r3, [pc, #220]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 80029a4:	430a      	orrs	r2, r1
 80029a6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029a8:	f7fe fd1c 	bl	80013e4 <HAL_GetTick>
 80029ac:	0003      	movs	r3, r0
 80029ae:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b0:	e009      	b.n	80029c6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029b2:	f7fe fd17 	bl	80013e4 <HAL_GetTick>
 80029b6:	0002      	movs	r2, r0
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	4a2f      	ldr	r2, [pc, #188]	@ (8002a7c <HAL_RCC_ClockConfig+0x1f4>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e054      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2238      	movs	r2, #56	@ 0x38
 80029cc:	401a      	ands	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d1ec      	bne.n	80029b2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029d8:	4b27      	ldr	r3, [pc, #156]	@ (8002a78 <HAL_RCC_ClockConfig+0x1f0>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2207      	movs	r2, #7
 80029de:	4013      	ands	r3, r2
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d21e      	bcs.n	8002a24 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e6:	4b24      	ldr	r3, [pc, #144]	@ (8002a78 <HAL_RCC_ClockConfig+0x1f0>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2207      	movs	r2, #7
 80029ec:	4393      	bics	r3, r2
 80029ee:	0019      	movs	r1, r3
 80029f0:	4b21      	ldr	r3, [pc, #132]	@ (8002a78 <HAL_RCC_ClockConfig+0x1f0>)
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80029f8:	f7fe fcf4 	bl	80013e4 <HAL_GetTick>
 80029fc:	0003      	movs	r3, r0
 80029fe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a00:	e009      	b.n	8002a16 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a02:	f7fe fcef 	bl	80013e4 <HAL_GetTick>
 8002a06:	0002      	movs	r2, r0
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8002a7c <HAL_RCC_ClockConfig+0x1f4>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e02c      	b.n	8002a70 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a16:	4b18      	ldr	r3, [pc, #96]	@ (8002a78 <HAL_RCC_ClockConfig+0x1f0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2207      	movs	r2, #7
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d1ee      	bne.n	8002a02 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2204      	movs	r2, #4
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d009      	beq.n	8002a42 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a2e:	4b14      	ldr	r3, [pc, #80]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	4a15      	ldr	r2, [pc, #84]	@ (8002a88 <HAL_RCC_ClockConfig+0x200>)
 8002a34:	4013      	ands	r3, r2
 8002a36:	0019      	movs	r1, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68da      	ldr	r2, [r3, #12]
 8002a3c:	4b10      	ldr	r3, [pc, #64]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002a42:	f000 f829 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 8002a46:	0001      	movs	r1, r0
 8002a48:	4b0d      	ldr	r3, [pc, #52]	@ (8002a80 <HAL_RCC_ClockConfig+0x1f8>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	0a1b      	lsrs	r3, r3, #8
 8002a4e:	220f      	movs	r2, #15
 8002a50:	401a      	ands	r2, r3
 8002a52:	4b0e      	ldr	r3, [pc, #56]	@ (8002a8c <HAL_RCC_ClockConfig+0x204>)
 8002a54:	0092      	lsls	r2, r2, #2
 8002a56:	58d3      	ldr	r3, [r2, r3]
 8002a58:	221f      	movs	r2, #31
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	000a      	movs	r2, r1
 8002a5e:	40da      	lsrs	r2, r3
 8002a60:	4b0b      	ldr	r3, [pc, #44]	@ (8002a90 <HAL_RCC_ClockConfig+0x208>)
 8002a62:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a64:	4b0b      	ldr	r3, [pc, #44]	@ (8002a94 <HAL_RCC_ClockConfig+0x20c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f7fe fc5f 	bl	800132c <HAL_InitTick>
 8002a6e:	0003      	movs	r3, r0
}
 8002a70:	0018      	movs	r0, r3
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b004      	add	sp, #16
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40022000 	.word	0x40022000
 8002a7c:	00001388 	.word	0x00001388
 8002a80:	40021000 	.word	0x40021000
 8002a84:	fffff0ff 	.word	0xfffff0ff
 8002a88:	ffff8fff 	.word	0xffff8fff
 8002a8c:	08004c8c 	.word	0x08004c8c
 8002a90:	20000000 	.word	0x20000000
 8002a94:	20000004 	.word	0x20000004

08002a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	2238      	movs	r2, #56	@ 0x38
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	d10f      	bne.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002aa8:	4b39      	ldr	r3, [pc, #228]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	0adb      	lsrs	r3, r3, #11
 8002aae:	2207      	movs	r2, #7
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	409a      	lsls	r2, r3
 8002ab6:	0013      	movs	r3, r2
 8002ab8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002aba:	6839      	ldr	r1, [r7, #0]
 8002abc:	4835      	ldr	r0, [pc, #212]	@ (8002b94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002abe:	f7fd fb2b 	bl	8000118 <__udivsi3>
 8002ac2:	0003      	movs	r3, r0
 8002ac4:	613b      	str	r3, [r7, #16]
 8002ac6:	e05d      	b.n	8002b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ac8:	4b31      	ldr	r3, [pc, #196]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	2238      	movs	r2, #56	@ 0x38
 8002ace:	4013      	ands	r3, r2
 8002ad0:	2b08      	cmp	r3, #8
 8002ad2:	d102      	bne.n	8002ada <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ad4:	4b30      	ldr	r3, [pc, #192]	@ (8002b98 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ad6:	613b      	str	r3, [r7, #16]
 8002ad8:	e054      	b.n	8002b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ada:	4b2d      	ldr	r3, [pc, #180]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	2238      	movs	r2, #56	@ 0x38
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b10      	cmp	r3, #16
 8002ae4:	d138      	bne.n	8002b58 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002ae6:	4b2a      	ldr	r3, [pc, #168]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	2203      	movs	r2, #3
 8002aec:	4013      	ands	r3, r2
 8002aee:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002af0:	4b27      	ldr	r3, [pc, #156]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	091b      	lsrs	r3, r3, #4
 8002af6:	2207      	movs	r2, #7
 8002af8:	4013      	ands	r3, r2
 8002afa:	3301      	adds	r3, #1
 8002afc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2b03      	cmp	r3, #3
 8002b02:	d10d      	bne.n	8002b20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b04:	68b9      	ldr	r1, [r7, #8]
 8002b06:	4824      	ldr	r0, [pc, #144]	@ (8002b98 <HAL_RCC_GetSysClockFreq+0x100>)
 8002b08:	f7fd fb06 	bl	8000118 <__udivsi3>
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	0019      	movs	r1, r3
 8002b10:	4b1f      	ldr	r3, [pc, #124]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	0a1b      	lsrs	r3, r3, #8
 8002b16:	227f      	movs	r2, #127	@ 0x7f
 8002b18:	4013      	ands	r3, r2
 8002b1a:	434b      	muls	r3, r1
 8002b1c:	617b      	str	r3, [r7, #20]
        break;
 8002b1e:	e00d      	b.n	8002b3c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002b20:	68b9      	ldr	r1, [r7, #8]
 8002b22:	481c      	ldr	r0, [pc, #112]	@ (8002b94 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002b24:	f7fd faf8 	bl	8000118 <__udivsi3>
 8002b28:	0003      	movs	r3, r0
 8002b2a:	0019      	movs	r1, r3
 8002b2c:	4b18      	ldr	r3, [pc, #96]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	0a1b      	lsrs	r3, r3, #8
 8002b32:	227f      	movs	r2, #127	@ 0x7f
 8002b34:	4013      	ands	r3, r2
 8002b36:	434b      	muls	r3, r1
 8002b38:	617b      	str	r3, [r7, #20]
        break;
 8002b3a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002b3c:	4b14      	ldr	r3, [pc, #80]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	0f5b      	lsrs	r3, r3, #29
 8002b42:	2207      	movs	r2, #7
 8002b44:	4013      	ands	r3, r2
 8002b46:	3301      	adds	r3, #1
 8002b48:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002b4a:	6879      	ldr	r1, [r7, #4]
 8002b4c:	6978      	ldr	r0, [r7, #20]
 8002b4e:	f7fd fae3 	bl	8000118 <__udivsi3>
 8002b52:	0003      	movs	r3, r0
 8002b54:	613b      	str	r3, [r7, #16]
 8002b56:	e015      	b.n	8002b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002b58:	4b0d      	ldr	r3, [pc, #52]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	2238      	movs	r2, #56	@ 0x38
 8002b5e:	4013      	ands	r3, r2
 8002b60:	2b20      	cmp	r3, #32
 8002b62:	d103      	bne.n	8002b6c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002b64:	2380      	movs	r3, #128	@ 0x80
 8002b66:	021b      	lsls	r3, r3, #8
 8002b68:	613b      	str	r3, [r7, #16]
 8002b6a:	e00b      	b.n	8002b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002b6c:	4b08      	ldr	r3, [pc, #32]	@ (8002b90 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	2238      	movs	r2, #56	@ 0x38
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b18      	cmp	r3, #24
 8002b76:	d103      	bne.n	8002b80 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002b78:	23fa      	movs	r3, #250	@ 0xfa
 8002b7a:	01db      	lsls	r3, r3, #7
 8002b7c:	613b      	str	r3, [r7, #16]
 8002b7e:	e001      	b.n	8002b84 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002b84:	693b      	ldr	r3, [r7, #16]
}
 8002b86:	0018      	movs	r0, r3
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	b006      	add	sp, #24
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	46c0      	nop			@ (mov r8, r8)
 8002b90:	40021000 	.word	0x40021000
 8002b94:	00f42400 	.word	0x00f42400
 8002b98:	007a1200 	.word	0x007a1200

08002b9c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ba0:	4b02      	ldr	r3, [pc, #8]	@ (8002bac <HAL_RCC_GetHCLKFreq+0x10>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
}
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	46c0      	nop			@ (mov r8, r8)
 8002bac:	20000000 	.word	0x20000000

08002bb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bb0:	b5b0      	push	{r4, r5, r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002bb4:	f7ff fff2 	bl	8002b9c <HAL_RCC_GetHCLKFreq>
 8002bb8:	0004      	movs	r4, r0
 8002bba:	f7ff fb3f 	bl	800223c <LL_RCC_GetAPB1Prescaler>
 8002bbe:	0003      	movs	r3, r0
 8002bc0:	0b1a      	lsrs	r2, r3, #12
 8002bc2:	4b05      	ldr	r3, [pc, #20]	@ (8002bd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bc4:	0092      	lsls	r2, r2, #2
 8002bc6:	58d3      	ldr	r3, [r2, r3]
 8002bc8:	221f      	movs	r2, #31
 8002bca:	4013      	ands	r3, r2
 8002bcc:	40dc      	lsrs	r4, r3
 8002bce:	0023      	movs	r3, r4
}
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bdb0      	pop	{r4, r5, r7, pc}
 8002bd6:	46c0      	nop			@ (mov r8, r8)
 8002bd8:	08004ccc 	.word	0x08004ccc

08002bdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002be4:	2313      	movs	r3, #19
 8002be6:	18fb      	adds	r3, r7, r3
 8002be8:	2200      	movs	r2, #0
 8002bea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002bec:	2312      	movs	r3, #18
 8002bee:	18fb      	adds	r3, r7, r3
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	2380      	movs	r3, #128	@ 0x80
 8002bfa:	029b      	lsls	r3, r3, #10
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	d100      	bne.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002c00:	e0a3      	b.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c02:	2011      	movs	r0, #17
 8002c04:	183b      	adds	r3, r7, r0
 8002c06:	2200      	movs	r2, #0
 8002c08:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c0a:	4bc3      	ldr	r3, [pc, #780]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c0e:	2380      	movs	r3, #128	@ 0x80
 8002c10:	055b      	lsls	r3, r3, #21
 8002c12:	4013      	ands	r3, r2
 8002c14:	d110      	bne.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c16:	4bc0      	ldr	r3, [pc, #768]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c1a:	4bbf      	ldr	r3, [pc, #764]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c1c:	2180      	movs	r1, #128	@ 0x80
 8002c1e:	0549      	lsls	r1, r1, #21
 8002c20:	430a      	orrs	r2, r1
 8002c22:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c24:	4bbc      	ldr	r3, [pc, #752]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c28:	2380      	movs	r3, #128	@ 0x80
 8002c2a:	055b      	lsls	r3, r3, #21
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	60bb      	str	r3, [r7, #8]
 8002c30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c32:	183b      	adds	r3, r7, r0
 8002c34:	2201      	movs	r2, #1
 8002c36:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c38:	4bb8      	ldr	r3, [pc, #736]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	4bb7      	ldr	r3, [pc, #732]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002c3e:	2180      	movs	r1, #128	@ 0x80
 8002c40:	0049      	lsls	r1, r1, #1
 8002c42:	430a      	orrs	r2, r1
 8002c44:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c46:	f7fe fbcd 	bl	80013e4 <HAL_GetTick>
 8002c4a:	0003      	movs	r3, r0
 8002c4c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c4e:	e00b      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c50:	f7fe fbc8 	bl	80013e4 <HAL_GetTick>
 8002c54:	0002      	movs	r2, r0
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d904      	bls.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002c5e:	2313      	movs	r3, #19
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	2203      	movs	r2, #3
 8002c64:	701a      	strb	r2, [r3, #0]
        break;
 8002c66:	e005      	b.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c68:	4bac      	ldr	r3, [pc, #688]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	2380      	movs	r3, #128	@ 0x80
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	4013      	ands	r3, r2
 8002c72:	d0ed      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002c74:	2313      	movs	r3, #19
 8002c76:	18fb      	adds	r3, r7, r3
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d154      	bne.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c7e:	4ba6      	ldr	r3, [pc, #664]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002c82:	23c0      	movs	r3, #192	@ 0xc0
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4013      	ands	r3, r2
 8002c88:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d019      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d014      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c9a:	4b9f      	ldr	r3, [pc, #636]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9e:	4aa0      	ldr	r2, [pc, #640]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ca4:	4b9c      	ldr	r3, [pc, #624]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ca6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ca8:	4b9b      	ldr	r3, [pc, #620]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002caa:	2180      	movs	r1, #128	@ 0x80
 8002cac:	0249      	lsls	r1, r1, #9
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cb2:	4b99      	ldr	r3, [pc, #612]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cb4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002cb6:	4b98      	ldr	r3, [pc, #608]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cb8:	499a      	ldr	r1, [pc, #616]	@ (8002f24 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002cba:	400a      	ands	r2, r1
 8002cbc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002cbe:	4b96      	ldr	r3, [pc, #600]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cc0:	697a      	ldr	r2, [r7, #20]
 8002cc2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d016      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ccc:	f7fe fb8a 	bl	80013e4 <HAL_GetTick>
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cd4:	e00c      	b.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cd6:	f7fe fb85 	bl	80013e4 <HAL_GetTick>
 8002cda:	0002      	movs	r2, r0
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	4a91      	ldr	r2, [pc, #580]	@ (8002f28 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d904      	bls.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002ce6:	2313      	movs	r3, #19
 8002ce8:	18fb      	adds	r3, r7, r3
 8002cea:	2203      	movs	r2, #3
 8002cec:	701a      	strb	r2, [r3, #0]
            break;
 8002cee:	e004      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cf0:	4b89      	ldr	r3, [pc, #548]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d0ed      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002cfa:	2313      	movs	r3, #19
 8002cfc:	18fb      	adds	r3, r7, r3
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d10a      	bne.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d04:	4b84      	ldr	r3, [pc, #528]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d08:	4a85      	ldr	r2, [pc, #532]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	0019      	movs	r1, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d12:	4b81      	ldr	r3, [pc, #516]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d14:	430a      	orrs	r2, r1
 8002d16:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d18:	e00c      	b.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d1a:	2312      	movs	r3, #18
 8002d1c:	18fb      	adds	r3, r7, r3
 8002d1e:	2213      	movs	r2, #19
 8002d20:	18ba      	adds	r2, r7, r2
 8002d22:	7812      	ldrb	r2, [r2, #0]
 8002d24:	701a      	strb	r2, [r3, #0]
 8002d26:	e005      	b.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d28:	2312      	movs	r3, #18
 8002d2a:	18fb      	adds	r3, r7, r3
 8002d2c:	2213      	movs	r2, #19
 8002d2e:	18ba      	adds	r2, r7, r2
 8002d30:	7812      	ldrb	r2, [r2, #0]
 8002d32:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d34:	2311      	movs	r3, #17
 8002d36:	18fb      	adds	r3, r7, r3
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d105      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d3e:	4b76      	ldr	r3, [pc, #472]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d42:	4b75      	ldr	r3, [pc, #468]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d44:	4979      	ldr	r1, [pc, #484]	@ (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002d46:	400a      	ands	r2, r1
 8002d48:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	4013      	ands	r3, r2
 8002d52:	d009      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d54:	4b70      	ldr	r3, [pc, #448]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d58:	2203      	movs	r2, #3
 8002d5a:	4393      	bics	r3, r2
 8002d5c:	0019      	movs	r1, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	4b6d      	ldr	r3, [pc, #436]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d64:	430a      	orrs	r2, r1
 8002d66:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	4013      	ands	r3, r2
 8002d70:	d009      	beq.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d72:	4b69      	ldr	r3, [pc, #420]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d76:	220c      	movs	r2, #12
 8002d78:	4393      	bics	r3, r2
 8002d7a:	0019      	movs	r1, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	4b65      	ldr	r3, [pc, #404]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d82:	430a      	orrs	r2, r1
 8002d84:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2210      	movs	r2, #16
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	d009      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d90:	4b61      	ldr	r3, [pc, #388]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d94:	4a66      	ldr	r2, [pc, #408]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002d96:	4013      	ands	r3, r2
 8002d98:	0019      	movs	r1, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	4b5e      	ldr	r3, [pc, #376]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002da0:	430a      	orrs	r2, r1
 8002da2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	2380      	movs	r3, #128	@ 0x80
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4013      	ands	r3, r2
 8002dae:	d009      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002db0:	4b59      	ldr	r3, [pc, #356]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db4:	4a5f      	ldr	r2, [pc, #380]	@ (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002db6:	4013      	ands	r3, r2
 8002db8:	0019      	movs	r1, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	699a      	ldr	r2, [r3, #24]
 8002dbe:	4b56      	ldr	r3, [pc, #344]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	2380      	movs	r3, #128	@ 0x80
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d009      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002dd0:	4b51      	ldr	r3, [pc, #324]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd4:	4a58      	ldr	r2, [pc, #352]	@ (8002f38 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	0019      	movs	r1, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	69da      	ldr	r2, [r3, #28]
 8002dde:	4b4e      	ldr	r3, [pc, #312]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002de0:	430a      	orrs	r2, r1
 8002de2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2220      	movs	r2, #32
 8002dea:	4013      	ands	r3, r2
 8002dec:	d009      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dee:	4b4a      	ldr	r3, [pc, #296]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df2:	4a52      	ldr	r2, [pc, #328]	@ (8002f3c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	0019      	movs	r1, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	691a      	ldr	r2, [r3, #16]
 8002dfc:	4b46      	ldr	r3, [pc, #280]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	2380      	movs	r3, #128	@ 0x80
 8002e08:	01db      	lsls	r3, r3, #7
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	d015      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e0e:	4b42      	ldr	r3, [pc, #264]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	0899      	lsrs	r1, r3, #2
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a1a      	ldr	r2, [r3, #32]
 8002e1a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a1a      	ldr	r2, [r3, #32]
 8002e24:	2380      	movs	r3, #128	@ 0x80
 8002e26:	05db      	lsls	r3, r3, #23
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d106      	bne.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002e2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	4b39      	ldr	r3, [pc, #228]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e32:	2180      	movs	r1, #128	@ 0x80
 8002e34:	0249      	lsls	r1, r1, #9
 8002e36:	430a      	orrs	r2, r1
 8002e38:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	2380      	movs	r3, #128	@ 0x80
 8002e40:	031b      	lsls	r3, r3, #12
 8002e42:	4013      	ands	r3, r2
 8002e44:	d009      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e46:	4b34      	ldr	r3, [pc, #208]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e4a:	2240      	movs	r2, #64	@ 0x40
 8002e4c:	4393      	bics	r3, r2
 8002e4e:	0019      	movs	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e54:	4b30      	ldr	r3, [pc, #192]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e56:	430a      	orrs	r2, r1
 8002e58:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	2380      	movs	r3, #128	@ 0x80
 8002e60:	039b      	lsls	r3, r3, #14
 8002e62:	4013      	ands	r3, r2
 8002e64:	d016      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002e66:	4b2c      	ldr	r3, [pc, #176]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e6a:	4a35      	ldr	r2, [pc, #212]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	0019      	movs	r1, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e74:	4b28      	ldr	r3, [pc, #160]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e76:	430a      	orrs	r2, r1
 8002e78:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e7e:	2380      	movs	r3, #128	@ 0x80
 8002e80:	03db      	lsls	r3, r3, #15
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d106      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002e86:	4b24      	ldr	r3, [pc, #144]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	4b23      	ldr	r3, [pc, #140]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002e8c:	2180      	movs	r1, #128	@ 0x80
 8002e8e:	0449      	lsls	r1, r1, #17
 8002e90:	430a      	orrs	r2, r1
 8002e92:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	2380      	movs	r3, #128	@ 0x80
 8002e9a:	03db      	lsls	r3, r3, #15
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	d016      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea4:	4a27      	ldr	r2, [pc, #156]	@ (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	0019      	movs	r1, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eae:	4b1a      	ldr	r3, [pc, #104]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eb8:	2380      	movs	r3, #128	@ 0x80
 8002eba:	045b      	lsls	r3, r3, #17
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d106      	bne.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002ec0:	4b15      	ldr	r3, [pc, #84]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	4b14      	ldr	r3, [pc, #80]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002ec6:	2180      	movs	r1, #128	@ 0x80
 8002ec8:	0449      	lsls	r1, r1, #17
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	2380      	movs	r3, #128	@ 0x80
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	d016      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002eda:	4b0f      	ldr	r3, [pc, #60]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ede:	4a1a      	ldr	r2, [pc, #104]	@ (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	695a      	ldr	r2, [r3, #20]
 8002ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002eea:	430a      	orrs	r2, r1
 8002eec:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	695a      	ldr	r2, [r3, #20]
 8002ef2:	2380      	movs	r3, #128	@ 0x80
 8002ef4:	01db      	lsls	r3, r3, #7
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d106      	bne.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002efa:	4b07      	ldr	r3, [pc, #28]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002efc:	68da      	ldr	r2, [r3, #12]
 8002efe:	4b06      	ldr	r3, [pc, #24]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002f00:	2180      	movs	r1, #128	@ 0x80
 8002f02:	0249      	lsls	r1, r1, #9
 8002f04:	430a      	orrs	r2, r1
 8002f06:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002f08:	2312      	movs	r3, #18
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	781b      	ldrb	r3, [r3, #0]
}
 8002f0e:	0018      	movs	r0, r3
 8002f10:	46bd      	mov	sp, r7
 8002f12:	b006      	add	sp, #24
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	46c0      	nop			@ (mov r8, r8)
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	40007000 	.word	0x40007000
 8002f20:	fffffcff 	.word	0xfffffcff
 8002f24:	fffeffff 	.word	0xfffeffff
 8002f28:	00001388 	.word	0x00001388
 8002f2c:	efffffff 	.word	0xefffffff
 8002f30:	fffff3ff 	.word	0xfffff3ff
 8002f34:	fff3ffff 	.word	0xfff3ffff
 8002f38:	ffcfffff 	.word	0xffcfffff
 8002f3c:	ffffcfff 	.word	0xffffcfff
 8002f40:	ffbfffff 	.word	0xffbfffff
 8002f44:	feffffff 	.word	0xfeffffff
 8002f48:	ffff3fff 	.word	0xffff3fff

08002f4c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002f4c:	b5b0      	push	{r4, r5, r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002f54:	230f      	movs	r3, #15
 8002f56:	18fb      	adds	r3, r7, r3
 8002f58:	2201      	movs	r2, #1
 8002f5a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d100      	bne.n	8002f64 <HAL_RTC_Init+0x18>
 8002f62:	e08c      	b.n	800307e <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2229      	movs	r2, #41	@ 0x29
 8002f68:	5c9b      	ldrb	r3, [r3, r2]
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10b      	bne.n	8002f88 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2228      	movs	r2, #40	@ 0x28
 8002f74:	2100      	movs	r1, #0
 8002f76:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2288      	movs	r2, #136	@ 0x88
 8002f7c:	0212      	lsls	r2, r2, #8
 8002f7e:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7fe f894 	bl	80010b0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2229      	movs	r2, #41	@ 0x29
 8002f8c:	2102      	movs	r1, #2
 8002f8e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	2210      	movs	r2, #16
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b10      	cmp	r3, #16
 8002f9c:	d062      	beq.n	8003064 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	22ca      	movs	r2, #202	@ 0xca
 8002fa4:	625a      	str	r2, [r3, #36]	@ 0x24
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2253      	movs	r2, #83	@ 0x53
 8002fac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8002fae:	250f      	movs	r5, #15
 8002fb0:	197c      	adds	r4, r7, r5
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f000 fa75 	bl	80034a4 <RTC_EnterInitMode>
 8002fba:	0003      	movs	r3, r0
 8002fbc:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8002fbe:	0028      	movs	r0, r5
 8002fc0:	183b      	adds	r3, r7, r0
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d12c      	bne.n	8003022 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	699a      	ldr	r2, [r3, #24]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	492e      	ldr	r1, [pc, #184]	@ (800308c <HAL_RTC_Init+0x140>)
 8002fd4:	400a      	ands	r2, r1
 8002fd6:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	6999      	ldr	r1, [r3, #24]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689a      	ldr	r2, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	431a      	orrs	r2, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6912      	ldr	r2, [r2, #16]
 8002ffe:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6919      	ldr	r1, [r3, #16]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	041a      	lsls	r2, r3, #16
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	430a      	orrs	r2, r1
 8003012:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003014:	183c      	adds	r4, r7, r0
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	0018      	movs	r0, r3
 800301a:	f000 fa85 	bl	8003528 <RTC_ExitInitMode>
 800301e:	0003      	movs	r3, r0
 8003020:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8003022:	230f      	movs	r3, #15
 8003024:	18fb      	adds	r3, r7, r3
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d116      	bne.n	800305a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	699a      	ldr	r2, [r3, #24]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	00d2      	lsls	r2, r2, #3
 8003038:	08d2      	lsrs	r2, r2, #3
 800303a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6999      	ldr	r1, [r3, #24]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	431a      	orrs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	22ff      	movs	r2, #255	@ 0xff
 8003060:	625a      	str	r2, [r3, #36]	@ 0x24
 8003062:	e003      	b.n	800306c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003064:	230f      	movs	r3, #15
 8003066:	18fb      	adds	r3, r7, r3
 8003068:	2200      	movs	r2, #0
 800306a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800306c:	230f      	movs	r3, #15
 800306e:	18fb      	adds	r3, r7, r3
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d103      	bne.n	800307e <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2229      	movs	r2, #41	@ 0x29
 800307a:	2101      	movs	r1, #1
 800307c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800307e:	230f      	movs	r3, #15
 8003080:	18fb      	adds	r3, r7, r3
 8003082:	781b      	ldrb	r3, [r3, #0]
}
 8003084:	0018      	movs	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	b004      	add	sp, #16
 800308a:	bdb0      	pop	{r4, r5, r7, pc}
 800308c:	fb8fffbf 	.word	0xfb8fffbf

08003090 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003090:	b5b0      	push	{r4, r5, r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2228      	movs	r2, #40	@ 0x28
 80030a0:	5c9b      	ldrb	r3, [r3, r2]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <HAL_RTC_SetTime+0x1a>
 80030a6:	2302      	movs	r3, #2
 80030a8:	e092      	b.n	80031d0 <HAL_RTC_SetTime+0x140>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2228      	movs	r2, #40	@ 0x28
 80030ae:	2101      	movs	r1, #1
 80030b0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2229      	movs	r2, #41	@ 0x29
 80030b6:	2102      	movs	r1, #2
 80030b8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	22ca      	movs	r2, #202	@ 0xca
 80030c0:	625a      	str	r2, [r3, #36]	@ 0x24
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2253      	movs	r2, #83	@ 0x53
 80030c8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80030ca:	2513      	movs	r5, #19
 80030cc:	197c      	adds	r4, r7, r5
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	0018      	movs	r0, r3
 80030d2:	f000 f9e7 	bl	80034a4 <RTC_EnterInitMode>
 80030d6:	0003      	movs	r3, r0
 80030d8:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80030da:	197b      	adds	r3, r7, r5
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d162      	bne.n	80031a8 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d125      	bne.n	8003134 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	2240      	movs	r2, #64	@ 0x40
 80030f0:	4013      	ands	r3, r2
 80030f2:	d102      	bne.n	80030fa <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2200      	movs	r2, #0
 80030f8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	0018      	movs	r0, r3
 8003100:	f000 fa56 	bl	80035b0 <RTC_ByteToBcd2>
 8003104:	0003      	movs	r3, r0
 8003106:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	785b      	ldrb	r3, [r3, #1]
 800310c:	0018      	movs	r0, r3
 800310e:	f000 fa4f 	bl	80035b0 <RTC_ByteToBcd2>
 8003112:	0003      	movs	r3, r0
 8003114:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003116:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	789b      	ldrb	r3, [r3, #2]
 800311c:	0018      	movs	r0, r3
 800311e:	f000 fa47 	bl	80035b0 <RTC_ByteToBcd2>
 8003122:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003124:	0022      	movs	r2, r4
 8003126:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	78db      	ldrb	r3, [r3, #3]
 800312c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800312e:	4313      	orrs	r3, r2
 8003130:	617b      	str	r3, [r7, #20]
 8003132:	e017      	b.n	8003164 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	2240      	movs	r2, #64	@ 0x40
 800313c:	4013      	ands	r3, r2
 800313e:	d102      	bne.n	8003146 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	2200      	movs	r2, #0
 8003144:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	785b      	ldrb	r3, [r3, #1]
 8003150:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003152:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003158:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	78db      	ldrb	r3, [r3, #3]
 800315e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003160:	4313      	orrs	r3, r2
 8003162:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	491b      	ldr	r1, [pc, #108]	@ (80031d8 <HAL_RTC_SetTime+0x148>)
 800316c:	400a      	ands	r2, r1
 800316e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	699a      	ldr	r2, [r3, #24]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4918      	ldr	r1, [pc, #96]	@ (80031dc <HAL_RTC_SetTime+0x14c>)
 800317c:	400a      	ands	r2, r1
 800317e:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6999      	ldr	r1, [r3, #24]
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	431a      	orrs	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	430a      	orrs	r2, r1
 8003196:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003198:	2313      	movs	r3, #19
 800319a:	18fc      	adds	r4, r7, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	0018      	movs	r0, r3
 80031a0:	f000 f9c2 	bl	8003528 <RTC_ExitInitMode>
 80031a4:	0003      	movs	r3, r0
 80031a6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	22ff      	movs	r2, #255	@ 0xff
 80031ae:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 80031b0:	2313      	movs	r3, #19
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d103      	bne.n	80031c2 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2229      	movs	r2, #41	@ 0x29
 80031be:	2101      	movs	r1, #1
 80031c0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2228      	movs	r2, #40	@ 0x28
 80031c6:	2100      	movs	r1, #0
 80031c8:	5499      	strb	r1, [r3, r2]

  return status;
 80031ca:	2313      	movs	r3, #19
 80031cc:	18fb      	adds	r3, r7, r3
 80031ce:	781b      	ldrb	r3, [r3, #0]
}
 80031d0:	0018      	movs	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	b006      	add	sp, #24
 80031d6:	bdb0      	pop	{r4, r5, r7, pc}
 80031d8:	007f7f7f 	.word	0x007f7f7f
 80031dc:	fffbffff 	.word	0xfffbffff

080031e0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b086      	sub	sp, #24
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	045b      	lsls	r3, r3, #17
 80031fe:	0c5a      	lsrs	r2, r3, #17
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a22      	ldr	r2, [pc, #136]	@ (8003294 <HAL_RTC_GetTime+0xb4>)
 800320c:	4013      	ands	r3, r2
 800320e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	0c1b      	lsrs	r3, r3, #16
 8003214:	b2db      	uxtb	r3, r3
 8003216:	223f      	movs	r2, #63	@ 0x3f
 8003218:	4013      	ands	r3, r2
 800321a:	b2da      	uxtb	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	b2db      	uxtb	r3, r3
 8003226:	227f      	movs	r2, #127	@ 0x7f
 8003228:	4013      	ands	r3, r2
 800322a:	b2da      	uxtb	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	b2db      	uxtb	r3, r3
 8003234:	227f      	movs	r2, #127	@ 0x7f
 8003236:	4013      	ands	r3, r2
 8003238:	b2da      	uxtb	r2, r3
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	0d9b      	lsrs	r3, r3, #22
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2201      	movs	r2, #1
 8003246:	4013      	ands	r3, r2
 8003248:	b2da      	uxtb	r2, r3
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d11a      	bne.n	800328a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	0018      	movs	r0, r3
 800325a:	f000 f9d1 	bl	8003600 <RTC_Bcd2ToByte>
 800325e:	0003      	movs	r3, r0
 8003260:	001a      	movs	r2, r3
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	785b      	ldrb	r3, [r3, #1]
 800326a:	0018      	movs	r0, r3
 800326c:	f000 f9c8 	bl	8003600 <RTC_Bcd2ToByte>
 8003270:	0003      	movs	r3, r0
 8003272:	001a      	movs	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	789b      	ldrb	r3, [r3, #2]
 800327c:	0018      	movs	r0, r3
 800327e:	f000 f9bf 	bl	8003600 <RTC_Bcd2ToByte>
 8003282:	0003      	movs	r3, r0
 8003284:	001a      	movs	r2, r3
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	0018      	movs	r0, r3
 800328e:	46bd      	mov	sp, r7
 8003290:	b006      	add	sp, #24
 8003292:	bd80      	pop	{r7, pc}
 8003294:	007f7f7f 	.word	0x007f7f7f

08003298 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003298:	b5b0      	push	{r4, r5, r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2228      	movs	r2, #40	@ 0x28
 80032a8:	5c9b      	ldrb	r3, [r3, r2]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_RTC_SetDate+0x1a>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e07e      	b.n	80033b0 <HAL_RTC_SetDate+0x118>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2228      	movs	r2, #40	@ 0x28
 80032b6:	2101      	movs	r1, #1
 80032b8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2229      	movs	r2, #41	@ 0x29
 80032be:	2102      	movs	r1, #2
 80032c0:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10e      	bne.n	80032e6 <HAL_RTC_SetDate+0x4e>
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	785b      	ldrb	r3, [r3, #1]
 80032cc:	001a      	movs	r2, r3
 80032ce:	2310      	movs	r3, #16
 80032d0:	4013      	ands	r3, r2
 80032d2:	d008      	beq.n	80032e6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	785b      	ldrb	r3, [r3, #1]
 80032d8:	2210      	movs	r2, #16
 80032da:	4393      	bics	r3, r2
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	330a      	adds	r3, #10
 80032e0:	b2da      	uxtb	r2, r3
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d11c      	bne.n	8003326 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	78db      	ldrb	r3, [r3, #3]
 80032f0:	0018      	movs	r0, r3
 80032f2:	f000 f95d 	bl	80035b0 <RTC_ByteToBcd2>
 80032f6:	0003      	movs	r3, r0
 80032f8:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	785b      	ldrb	r3, [r3, #1]
 80032fe:	0018      	movs	r0, r3
 8003300:	f000 f956 	bl	80035b0 <RTC_ByteToBcd2>
 8003304:	0003      	movs	r3, r0
 8003306:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003308:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	789b      	ldrb	r3, [r3, #2]
 800330e:	0018      	movs	r0, r3
 8003310:	f000 f94e 	bl	80035b0 <RTC_ByteToBcd2>
 8003314:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003316:	0022      	movs	r2, r4
 8003318:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003320:	4313      	orrs	r3, r2
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	e00e      	b.n	8003344 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	78db      	ldrb	r3, [r3, #3]
 800332a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	785b      	ldrb	r3, [r3, #1]
 8003330:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003332:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003338:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003340:	4313      	orrs	r3, r2
 8003342:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	22ca      	movs	r2, #202	@ 0xca
 800334a:	625a      	str	r2, [r3, #36]	@ 0x24
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2253      	movs	r2, #83	@ 0x53
 8003352:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003354:	2513      	movs	r5, #19
 8003356:	197c      	adds	r4, r7, r5
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	0018      	movs	r0, r3
 800335c:	f000 f8a2 	bl	80034a4 <RTC_EnterInitMode>
 8003360:	0003      	movs	r3, r0
 8003362:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003364:	0028      	movs	r0, r5
 8003366:	183b      	adds	r3, r7, r0
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10c      	bne.n	8003388 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	4910      	ldr	r1, [pc, #64]	@ (80033b8 <HAL_RTC_SetDate+0x120>)
 8003376:	400a      	ands	r2, r1
 8003378:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800337a:	183c      	adds	r4, r7, r0
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	0018      	movs	r0, r3
 8003380:	f000 f8d2 	bl	8003528 <RTC_ExitInitMode>
 8003384:	0003      	movs	r3, r0
 8003386:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	22ff      	movs	r2, #255	@ 0xff
 800338e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003390:	2313      	movs	r3, #19
 8003392:	18fb      	adds	r3, r7, r3
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d103      	bne.n	80033a2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2229      	movs	r2, #41	@ 0x29
 800339e:	2101      	movs	r1, #1
 80033a0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2228      	movs	r2, #40	@ 0x28
 80033a6:	2100      	movs	r1, #0
 80033a8:	5499      	strb	r1, [r3, r2]

  return status;
 80033aa:	2313      	movs	r3, #19
 80033ac:	18fb      	adds	r3, r7, r3
 80033ae:	781b      	ldrb	r3, [r3, #0]
}
 80033b0:	0018      	movs	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	b006      	add	sp, #24
 80033b6:	bdb0      	pop	{r4, r5, r7, pc}
 80033b8:	00ffff3f 	.word	0x00ffff3f

080033bc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	4a21      	ldr	r2, [pc, #132]	@ (8003454 <HAL_RTC_GetDate+0x98>)
 80033d0:	4013      	ands	r3, r2
 80033d2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	0c1b      	lsrs	r3, r3, #16
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	0a1b      	lsrs	r3, r3, #8
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	221f      	movs	r2, #31
 80033e6:	4013      	ands	r3, r2
 80033e8:	b2da      	uxtb	r2, r3
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	223f      	movs	r2, #63	@ 0x3f
 80033f4:	4013      	ands	r3, r2
 80033f6:	b2da      	uxtb	r2, r3
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	0b5b      	lsrs	r3, r3, #13
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2207      	movs	r2, #7
 8003404:	4013      	ands	r3, r2
 8003406:	b2da      	uxtb	r2, r3
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d11a      	bne.n	8003448 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	78db      	ldrb	r3, [r3, #3]
 8003416:	0018      	movs	r0, r3
 8003418:	f000 f8f2 	bl	8003600 <RTC_Bcd2ToByte>
 800341c:	0003      	movs	r3, r0
 800341e:	001a      	movs	r2, r3
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	785b      	ldrb	r3, [r3, #1]
 8003428:	0018      	movs	r0, r3
 800342a:	f000 f8e9 	bl	8003600 <RTC_Bcd2ToByte>
 800342e:	0003      	movs	r3, r0
 8003430:	001a      	movs	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	789b      	ldrb	r3, [r3, #2]
 800343a:	0018      	movs	r0, r3
 800343c:	f000 f8e0 	bl	8003600 <RTC_Bcd2ToByte>
 8003440:	0003      	movs	r3, r0
 8003442:	001a      	movs	r2, r3
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	0018      	movs	r0, r3
 800344c:	46bd      	mov	sp, r7
 800344e:	b006      	add	sp, #24
 8003450:	bd80      	pop	{r7, pc}
 8003452:	46c0      	nop			@ (mov r8, r8)
 8003454:	00ffff3f 	.word	0x00ffff3f

08003458 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a0e      	ldr	r2, [pc, #56]	@ (80034a0 <HAL_RTC_WaitForSynchro+0x48>)
 8003466:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003468:	f7fd ffbc 	bl	80013e4 <HAL_GetTick>
 800346c:	0003      	movs	r3, r0
 800346e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003470:	e00a      	b.n	8003488 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003472:	f7fd ffb7 	bl	80013e4 <HAL_GetTick>
 8003476:	0002      	movs	r2, r0
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	1ad2      	subs	r2, r2, r3
 800347c:	23fa      	movs	r3, #250	@ 0xfa
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	429a      	cmp	r2, r3
 8003482:	d901      	bls.n	8003488 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e006      	b.n	8003496 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	4013      	ands	r3, r2
 8003492:	d0ee      	beq.n	8003472 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8003494:	2300      	movs	r3, #0
}
 8003496:	0018      	movs	r0, r3
 8003498:	46bd      	mov	sp, r7
 800349a:	b004      	add	sp, #16
 800349c:	bd80      	pop	{r7, pc}
 800349e:	46c0      	nop			@ (mov r8, r8)
 80034a0:	0001005f 	.word	0x0001005f

080034a4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80034ac:	230f      	movs	r3, #15
 80034ae:	18fb      	adds	r3, r7, r3
 80034b0:	2200      	movs	r2, #0
 80034b2:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	2240      	movs	r2, #64	@ 0x40
 80034bc:	4013      	ands	r3, r2
 80034be:	d12c      	bne.n	800351a <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2180      	movs	r1, #128	@ 0x80
 80034cc:	430a      	orrs	r2, r1
 80034ce:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80034d0:	f7fd ff88 	bl	80013e4 <HAL_GetTick>
 80034d4:	0003      	movs	r3, r0
 80034d6:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80034d8:	e014      	b.n	8003504 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80034da:	f7fd ff83 	bl	80013e4 <HAL_GetTick>
 80034de:	0002      	movs	r2, r0
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	1ad2      	subs	r2, r2, r3
 80034e4:	200f      	movs	r0, #15
 80034e6:	183b      	adds	r3, r7, r0
 80034e8:	1839      	adds	r1, r7, r0
 80034ea:	7809      	ldrb	r1, [r1, #0]
 80034ec:	7019      	strb	r1, [r3, #0]
 80034ee:	23fa      	movs	r3, #250	@ 0xfa
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d906      	bls.n	8003504 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80034f6:	183b      	adds	r3, r7, r0
 80034f8:	2203      	movs	r2, #3
 80034fa:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2229      	movs	r2, #41	@ 0x29
 8003500:	2103      	movs	r1, #3
 8003502:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2240      	movs	r2, #64	@ 0x40
 800350c:	4013      	ands	r3, r2
 800350e:	d104      	bne.n	800351a <RTC_EnterInitMode+0x76>
 8003510:	230f      	movs	r3, #15
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	2b03      	cmp	r3, #3
 8003518:	d1df      	bne.n	80034da <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800351a:	230f      	movs	r3, #15
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	781b      	ldrb	r3, [r3, #0]
}
 8003520:	0018      	movs	r0, r3
 8003522:	46bd      	mov	sp, r7
 8003524:	b004      	add	sp, #16
 8003526:	bd80      	pop	{r7, pc}

08003528 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003528:	b590      	push	{r4, r7, lr}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003530:	240f      	movs	r4, #15
 8003532:	193b      	adds	r3, r7, r4
 8003534:	2200      	movs	r2, #0
 8003536:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003538:	4b1c      	ldr	r3, [pc, #112]	@ (80035ac <RTC_ExitInitMode+0x84>)
 800353a:	68da      	ldr	r2, [r3, #12]
 800353c:	4b1b      	ldr	r3, [pc, #108]	@ (80035ac <RTC_ExitInitMode+0x84>)
 800353e:	2180      	movs	r1, #128	@ 0x80
 8003540:	438a      	bics	r2, r1
 8003542:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003544:	4b19      	ldr	r3, [pc, #100]	@ (80035ac <RTC_ExitInitMode+0x84>)
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	2220      	movs	r2, #32
 800354a:	4013      	ands	r3, r2
 800354c:	d10d      	bne.n	800356a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	0018      	movs	r0, r3
 8003552:	f7ff ff81 	bl	8003458 <HAL_RTC_WaitForSynchro>
 8003556:	1e03      	subs	r3, r0, #0
 8003558:	d021      	beq.n	800359e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2229      	movs	r2, #41	@ 0x29
 800355e:	2103      	movs	r1, #3
 8003560:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8003562:	193b      	adds	r3, r7, r4
 8003564:	2203      	movs	r2, #3
 8003566:	701a      	strb	r2, [r3, #0]
 8003568:	e019      	b.n	800359e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800356a:	4b10      	ldr	r3, [pc, #64]	@ (80035ac <RTC_ExitInitMode+0x84>)
 800356c:	699a      	ldr	r2, [r3, #24]
 800356e:	4b0f      	ldr	r3, [pc, #60]	@ (80035ac <RTC_ExitInitMode+0x84>)
 8003570:	2120      	movs	r1, #32
 8003572:	438a      	bics	r2, r1
 8003574:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	0018      	movs	r0, r3
 800357a:	f7ff ff6d 	bl	8003458 <HAL_RTC_WaitForSynchro>
 800357e:	1e03      	subs	r3, r0, #0
 8003580:	d007      	beq.n	8003592 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2229      	movs	r2, #41	@ 0x29
 8003586:	2103      	movs	r1, #3
 8003588:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800358a:	230f      	movs	r3, #15
 800358c:	18fb      	adds	r3, r7, r3
 800358e:	2203      	movs	r2, #3
 8003590:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003592:	4b06      	ldr	r3, [pc, #24]	@ (80035ac <RTC_ExitInitMode+0x84>)
 8003594:	699a      	ldr	r2, [r3, #24]
 8003596:	4b05      	ldr	r3, [pc, #20]	@ (80035ac <RTC_ExitInitMode+0x84>)
 8003598:	2120      	movs	r1, #32
 800359a:	430a      	orrs	r2, r1
 800359c:	619a      	str	r2, [r3, #24]
  }

  return status;
 800359e:	230f      	movs	r3, #15
 80035a0:	18fb      	adds	r3, r7, r3
 80035a2:	781b      	ldrb	r3, [r3, #0]
}
 80035a4:	0018      	movs	r0, r3
 80035a6:	46bd      	mov	sp, r7
 80035a8:	b005      	add	sp, #20
 80035aa:	bd90      	pop	{r4, r7, pc}
 80035ac:	40002800 	.word	0x40002800

080035b0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	0002      	movs	r2, r0
 80035b8:	1dfb      	adds	r3, r7, #7
 80035ba:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80035bc:	2300      	movs	r3, #0
 80035be:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80035c0:	230b      	movs	r3, #11
 80035c2:	18fb      	adds	r3, r7, r3
 80035c4:	1dfa      	adds	r2, r7, #7
 80035c6:	7812      	ldrb	r2, [r2, #0]
 80035c8:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80035ca:	e008      	b.n	80035de <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	3301      	adds	r3, #1
 80035d0:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80035d2:	220b      	movs	r2, #11
 80035d4:	18bb      	adds	r3, r7, r2
 80035d6:	18ba      	adds	r2, r7, r2
 80035d8:	7812      	ldrb	r2, [r2, #0]
 80035da:	3a0a      	subs	r2, #10
 80035dc:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80035de:	210b      	movs	r1, #11
 80035e0:	187b      	adds	r3, r7, r1
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	2b09      	cmp	r3, #9
 80035e6:	d8f1      	bhi.n	80035cc <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	011b      	lsls	r3, r3, #4
 80035ee:	b2da      	uxtb	r2, r3
 80035f0:	187b      	adds	r3, r7, r1
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	b2db      	uxtb	r3, r3
}
 80035f8:	0018      	movs	r0, r3
 80035fa:	46bd      	mov	sp, r7
 80035fc:	b004      	add	sp, #16
 80035fe:	bd80      	pop	{r7, pc}

08003600 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	0002      	movs	r2, r0
 8003608:	1dfb      	adds	r3, r7, #7
 800360a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800360c:	1dfb      	adds	r3, r7, #7
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	091b      	lsrs	r3, r3, #4
 8003612:	b2db      	uxtb	r3, r3
 8003614:	001a      	movs	r2, r3
 8003616:	0013      	movs	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	189b      	adds	r3, r3, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	b2da      	uxtb	r2, r3
 8003624:	1dfb      	adds	r3, r7, #7
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	210f      	movs	r1, #15
 800362a:	400b      	ands	r3, r1
 800362c:	b2db      	uxtb	r3, r3
 800362e:	18d3      	adds	r3, r2, r3
 8003630:	b2db      	uxtb	r3, r3
}
 8003632:	0018      	movs	r0, r3
 8003634:	46bd      	mov	sp, r7
 8003636:	b004      	add	sp, #16
 8003638:	bd80      	pop	{r7, pc}
	...

0800363c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e046      	b.n	80036dc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2288      	movs	r2, #136	@ 0x88
 8003652:	589b      	ldr	r3, [r3, r2]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d107      	bne.n	8003668 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2284      	movs	r2, #132	@ 0x84
 800365c:	2100      	movs	r1, #0
 800365e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	0018      	movs	r0, r3
 8003664:	f7fd fd62 	bl	800112c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2288      	movs	r2, #136	@ 0x88
 800366c:	2124      	movs	r1, #36	@ 0x24
 800366e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2101      	movs	r1, #1
 800367c:	438a      	bics	r2, r1
 800367e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	0018      	movs	r0, r3
 800368c:	f000 faea 	bl	8003c64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	0018      	movs	r0, r3
 8003694:	f000 f828 	bl	80036e8 <UART_SetConfig>
 8003698:	0003      	movs	r3, r0
 800369a:	2b01      	cmp	r3, #1
 800369c:	d101      	bne.n	80036a2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e01c      	b.n	80036dc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	490d      	ldr	r1, [pc, #52]	@ (80036e4 <HAL_UART_Init+0xa8>)
 80036ae:	400a      	ands	r2, r1
 80036b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	212a      	movs	r1, #42	@ 0x2a
 80036be:	438a      	bics	r2, r1
 80036c0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2101      	movs	r1, #1
 80036ce:	430a      	orrs	r2, r1
 80036d0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	0018      	movs	r0, r3
 80036d6:	f000 fb79 	bl	8003dcc <UART_CheckIdleState>
 80036da:	0003      	movs	r3, r0
}
 80036dc:	0018      	movs	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	b002      	add	sp, #8
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	ffffb7ff 	.word	0xffffb7ff

080036e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036e8:	b5b0      	push	{r4, r5, r7, lr}
 80036ea:	b090      	sub	sp, #64	@ 0x40
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80036f0:	231a      	movs	r3, #26
 80036f2:	2220      	movs	r2, #32
 80036f4:	189b      	adds	r3, r3, r2
 80036f6:	19db      	adds	r3, r3, r7
 80036f8:	2200      	movs	r2, #0
 80036fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	431a      	orrs	r2, r3
 8003706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	431a      	orrs	r2, r3
 800370c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370e:	69db      	ldr	r3, [r3, #28]
 8003710:	4313      	orrs	r3, r2
 8003712:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4aaf      	ldr	r2, [pc, #700]	@ (80039d8 <UART_SetConfig+0x2f0>)
 800371c:	4013      	ands	r3, r2
 800371e:	0019      	movs	r1, r3
 8003720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003726:	430b      	orrs	r3, r1
 8003728:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800372a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	4aaa      	ldr	r2, [pc, #680]	@ (80039dc <UART_SetConfig+0x2f4>)
 8003732:	4013      	ands	r3, r2
 8003734:	0018      	movs	r0, r3
 8003736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003738:	68d9      	ldr	r1, [r3, #12]
 800373a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	0003      	movs	r3, r0
 8003740:	430b      	orrs	r3, r1
 8003742:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4aa4      	ldr	r2, [pc, #656]	@ (80039e0 <UART_SetConfig+0x2f8>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d004      	beq.n	800375e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800375a:	4313      	orrs	r3, r2
 800375c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800375e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	4a9f      	ldr	r2, [pc, #636]	@ (80039e4 <UART_SetConfig+0x2fc>)
 8003766:	4013      	ands	r3, r2
 8003768:	0019      	movs	r1, r3
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003770:	430b      	orrs	r3, r1
 8003772:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800377a:	220f      	movs	r2, #15
 800377c:	4393      	bics	r3, r2
 800377e:	0018      	movs	r0, r3
 8003780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003782:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	0003      	movs	r3, r0
 800378a:	430b      	orrs	r3, r1
 800378c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800378e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a95      	ldr	r2, [pc, #596]	@ (80039e8 <UART_SetConfig+0x300>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d131      	bne.n	80037fc <UART_SetConfig+0x114>
 8003798:	4b94      	ldr	r3, [pc, #592]	@ (80039ec <UART_SetConfig+0x304>)
 800379a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800379c:	2203      	movs	r2, #3
 800379e:	4013      	ands	r3, r2
 80037a0:	2b03      	cmp	r3, #3
 80037a2:	d01d      	beq.n	80037e0 <UART_SetConfig+0xf8>
 80037a4:	d823      	bhi.n	80037ee <UART_SetConfig+0x106>
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d00c      	beq.n	80037c4 <UART_SetConfig+0xdc>
 80037aa:	d820      	bhi.n	80037ee <UART_SetConfig+0x106>
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <UART_SetConfig+0xce>
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d00e      	beq.n	80037d2 <UART_SetConfig+0xea>
 80037b4:	e01b      	b.n	80037ee <UART_SetConfig+0x106>
 80037b6:	231b      	movs	r3, #27
 80037b8:	2220      	movs	r2, #32
 80037ba:	189b      	adds	r3, r3, r2
 80037bc:	19db      	adds	r3, r3, r7
 80037be:	2200      	movs	r2, #0
 80037c0:	701a      	strb	r2, [r3, #0]
 80037c2:	e0b4      	b.n	800392e <UART_SetConfig+0x246>
 80037c4:	231b      	movs	r3, #27
 80037c6:	2220      	movs	r2, #32
 80037c8:	189b      	adds	r3, r3, r2
 80037ca:	19db      	adds	r3, r3, r7
 80037cc:	2202      	movs	r2, #2
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	e0ad      	b.n	800392e <UART_SetConfig+0x246>
 80037d2:	231b      	movs	r3, #27
 80037d4:	2220      	movs	r2, #32
 80037d6:	189b      	adds	r3, r3, r2
 80037d8:	19db      	adds	r3, r3, r7
 80037da:	2204      	movs	r2, #4
 80037dc:	701a      	strb	r2, [r3, #0]
 80037de:	e0a6      	b.n	800392e <UART_SetConfig+0x246>
 80037e0:	231b      	movs	r3, #27
 80037e2:	2220      	movs	r2, #32
 80037e4:	189b      	adds	r3, r3, r2
 80037e6:	19db      	adds	r3, r3, r7
 80037e8:	2208      	movs	r2, #8
 80037ea:	701a      	strb	r2, [r3, #0]
 80037ec:	e09f      	b.n	800392e <UART_SetConfig+0x246>
 80037ee:	231b      	movs	r3, #27
 80037f0:	2220      	movs	r2, #32
 80037f2:	189b      	adds	r3, r3, r2
 80037f4:	19db      	adds	r3, r3, r7
 80037f6:	2210      	movs	r2, #16
 80037f8:	701a      	strb	r2, [r3, #0]
 80037fa:	e098      	b.n	800392e <UART_SetConfig+0x246>
 80037fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a7b      	ldr	r2, [pc, #492]	@ (80039f0 <UART_SetConfig+0x308>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d131      	bne.n	800386a <UART_SetConfig+0x182>
 8003806:	4b79      	ldr	r3, [pc, #484]	@ (80039ec <UART_SetConfig+0x304>)
 8003808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380a:	220c      	movs	r2, #12
 800380c:	4013      	ands	r3, r2
 800380e:	2b0c      	cmp	r3, #12
 8003810:	d01d      	beq.n	800384e <UART_SetConfig+0x166>
 8003812:	d823      	bhi.n	800385c <UART_SetConfig+0x174>
 8003814:	2b08      	cmp	r3, #8
 8003816:	d00c      	beq.n	8003832 <UART_SetConfig+0x14a>
 8003818:	d820      	bhi.n	800385c <UART_SetConfig+0x174>
 800381a:	2b00      	cmp	r3, #0
 800381c:	d002      	beq.n	8003824 <UART_SetConfig+0x13c>
 800381e:	2b04      	cmp	r3, #4
 8003820:	d00e      	beq.n	8003840 <UART_SetConfig+0x158>
 8003822:	e01b      	b.n	800385c <UART_SetConfig+0x174>
 8003824:	231b      	movs	r3, #27
 8003826:	2220      	movs	r2, #32
 8003828:	189b      	adds	r3, r3, r2
 800382a:	19db      	adds	r3, r3, r7
 800382c:	2200      	movs	r2, #0
 800382e:	701a      	strb	r2, [r3, #0]
 8003830:	e07d      	b.n	800392e <UART_SetConfig+0x246>
 8003832:	231b      	movs	r3, #27
 8003834:	2220      	movs	r2, #32
 8003836:	189b      	adds	r3, r3, r2
 8003838:	19db      	adds	r3, r3, r7
 800383a:	2202      	movs	r2, #2
 800383c:	701a      	strb	r2, [r3, #0]
 800383e:	e076      	b.n	800392e <UART_SetConfig+0x246>
 8003840:	231b      	movs	r3, #27
 8003842:	2220      	movs	r2, #32
 8003844:	189b      	adds	r3, r3, r2
 8003846:	19db      	adds	r3, r3, r7
 8003848:	2204      	movs	r2, #4
 800384a:	701a      	strb	r2, [r3, #0]
 800384c:	e06f      	b.n	800392e <UART_SetConfig+0x246>
 800384e:	231b      	movs	r3, #27
 8003850:	2220      	movs	r2, #32
 8003852:	189b      	adds	r3, r3, r2
 8003854:	19db      	adds	r3, r3, r7
 8003856:	2208      	movs	r2, #8
 8003858:	701a      	strb	r2, [r3, #0]
 800385a:	e068      	b.n	800392e <UART_SetConfig+0x246>
 800385c:	231b      	movs	r3, #27
 800385e:	2220      	movs	r2, #32
 8003860:	189b      	adds	r3, r3, r2
 8003862:	19db      	adds	r3, r3, r7
 8003864:	2210      	movs	r2, #16
 8003866:	701a      	strb	r2, [r3, #0]
 8003868:	e061      	b.n	800392e <UART_SetConfig+0x246>
 800386a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a61      	ldr	r2, [pc, #388]	@ (80039f4 <UART_SetConfig+0x30c>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d106      	bne.n	8003882 <UART_SetConfig+0x19a>
 8003874:	231b      	movs	r3, #27
 8003876:	2220      	movs	r2, #32
 8003878:	189b      	adds	r3, r3, r2
 800387a:	19db      	adds	r3, r3, r7
 800387c:	2200      	movs	r2, #0
 800387e:	701a      	strb	r2, [r3, #0]
 8003880:	e055      	b.n	800392e <UART_SetConfig+0x246>
 8003882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a5c      	ldr	r2, [pc, #368]	@ (80039f8 <UART_SetConfig+0x310>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d106      	bne.n	800389a <UART_SetConfig+0x1b2>
 800388c:	231b      	movs	r3, #27
 800388e:	2220      	movs	r2, #32
 8003890:	189b      	adds	r3, r3, r2
 8003892:	19db      	adds	r3, r3, r7
 8003894:	2200      	movs	r2, #0
 8003896:	701a      	strb	r2, [r3, #0]
 8003898:	e049      	b.n	800392e <UART_SetConfig+0x246>
 800389a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a50      	ldr	r2, [pc, #320]	@ (80039e0 <UART_SetConfig+0x2f8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d13e      	bne.n	8003922 <UART_SetConfig+0x23a>
 80038a4:	4b51      	ldr	r3, [pc, #324]	@ (80039ec <UART_SetConfig+0x304>)
 80038a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80038a8:	23c0      	movs	r3, #192	@ 0xc0
 80038aa:	011b      	lsls	r3, r3, #4
 80038ac:	4013      	ands	r3, r2
 80038ae:	22c0      	movs	r2, #192	@ 0xc0
 80038b0:	0112      	lsls	r2, r2, #4
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d027      	beq.n	8003906 <UART_SetConfig+0x21e>
 80038b6:	22c0      	movs	r2, #192	@ 0xc0
 80038b8:	0112      	lsls	r2, r2, #4
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d82a      	bhi.n	8003914 <UART_SetConfig+0x22c>
 80038be:	2280      	movs	r2, #128	@ 0x80
 80038c0:	0112      	lsls	r2, r2, #4
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d011      	beq.n	80038ea <UART_SetConfig+0x202>
 80038c6:	2280      	movs	r2, #128	@ 0x80
 80038c8:	0112      	lsls	r2, r2, #4
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d822      	bhi.n	8003914 <UART_SetConfig+0x22c>
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d004      	beq.n	80038dc <UART_SetConfig+0x1f4>
 80038d2:	2280      	movs	r2, #128	@ 0x80
 80038d4:	00d2      	lsls	r2, r2, #3
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d00e      	beq.n	80038f8 <UART_SetConfig+0x210>
 80038da:	e01b      	b.n	8003914 <UART_SetConfig+0x22c>
 80038dc:	231b      	movs	r3, #27
 80038de:	2220      	movs	r2, #32
 80038e0:	189b      	adds	r3, r3, r2
 80038e2:	19db      	adds	r3, r3, r7
 80038e4:	2200      	movs	r2, #0
 80038e6:	701a      	strb	r2, [r3, #0]
 80038e8:	e021      	b.n	800392e <UART_SetConfig+0x246>
 80038ea:	231b      	movs	r3, #27
 80038ec:	2220      	movs	r2, #32
 80038ee:	189b      	adds	r3, r3, r2
 80038f0:	19db      	adds	r3, r3, r7
 80038f2:	2202      	movs	r2, #2
 80038f4:	701a      	strb	r2, [r3, #0]
 80038f6:	e01a      	b.n	800392e <UART_SetConfig+0x246>
 80038f8:	231b      	movs	r3, #27
 80038fa:	2220      	movs	r2, #32
 80038fc:	189b      	adds	r3, r3, r2
 80038fe:	19db      	adds	r3, r3, r7
 8003900:	2204      	movs	r2, #4
 8003902:	701a      	strb	r2, [r3, #0]
 8003904:	e013      	b.n	800392e <UART_SetConfig+0x246>
 8003906:	231b      	movs	r3, #27
 8003908:	2220      	movs	r2, #32
 800390a:	189b      	adds	r3, r3, r2
 800390c:	19db      	adds	r3, r3, r7
 800390e:	2208      	movs	r2, #8
 8003910:	701a      	strb	r2, [r3, #0]
 8003912:	e00c      	b.n	800392e <UART_SetConfig+0x246>
 8003914:	231b      	movs	r3, #27
 8003916:	2220      	movs	r2, #32
 8003918:	189b      	adds	r3, r3, r2
 800391a:	19db      	adds	r3, r3, r7
 800391c:	2210      	movs	r2, #16
 800391e:	701a      	strb	r2, [r3, #0]
 8003920:	e005      	b.n	800392e <UART_SetConfig+0x246>
 8003922:	231b      	movs	r3, #27
 8003924:	2220      	movs	r2, #32
 8003926:	189b      	adds	r3, r3, r2
 8003928:	19db      	adds	r3, r3, r7
 800392a:	2210      	movs	r2, #16
 800392c:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800392e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a2b      	ldr	r2, [pc, #172]	@ (80039e0 <UART_SetConfig+0x2f8>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d000      	beq.n	800393a <UART_SetConfig+0x252>
 8003938:	e0a9      	b.n	8003a8e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800393a:	231b      	movs	r3, #27
 800393c:	2220      	movs	r2, #32
 800393e:	189b      	adds	r3, r3, r2
 8003940:	19db      	adds	r3, r3, r7
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	2b08      	cmp	r3, #8
 8003946:	d015      	beq.n	8003974 <UART_SetConfig+0x28c>
 8003948:	dc18      	bgt.n	800397c <UART_SetConfig+0x294>
 800394a:	2b04      	cmp	r3, #4
 800394c:	d00d      	beq.n	800396a <UART_SetConfig+0x282>
 800394e:	dc15      	bgt.n	800397c <UART_SetConfig+0x294>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <UART_SetConfig+0x272>
 8003954:	2b02      	cmp	r3, #2
 8003956:	d005      	beq.n	8003964 <UART_SetConfig+0x27c>
 8003958:	e010      	b.n	800397c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800395a:	f7ff f929 	bl	8002bb0 <HAL_RCC_GetPCLK1Freq>
 800395e:	0003      	movs	r3, r0
 8003960:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003962:	e014      	b.n	800398e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003964:	4b25      	ldr	r3, [pc, #148]	@ (80039fc <UART_SetConfig+0x314>)
 8003966:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003968:	e011      	b.n	800398e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800396a:	f7ff f895 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 800396e:	0003      	movs	r3, r0
 8003970:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003972:	e00c      	b.n	800398e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003974:	2380      	movs	r3, #128	@ 0x80
 8003976:	021b      	lsls	r3, r3, #8
 8003978:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800397a:	e008      	b.n	800398e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800397c:	2300      	movs	r3, #0
 800397e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003980:	231a      	movs	r3, #26
 8003982:	2220      	movs	r2, #32
 8003984:	189b      	adds	r3, r3, r2
 8003986:	19db      	adds	r3, r3, r7
 8003988:	2201      	movs	r2, #1
 800398a:	701a      	strb	r2, [r3, #0]
        break;
 800398c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800398e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003990:	2b00      	cmp	r3, #0
 8003992:	d100      	bne.n	8003996 <UART_SetConfig+0x2ae>
 8003994:	e14b      	b.n	8003c2e <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003998:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800399a:	4b19      	ldr	r3, [pc, #100]	@ (8003a00 <UART_SetConfig+0x318>)
 800399c:	0052      	lsls	r2, r2, #1
 800399e:	5ad3      	ldrh	r3, [r2, r3]
 80039a0:	0019      	movs	r1, r3
 80039a2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80039a4:	f7fc fbb8 	bl	8000118 <__udivsi3>
 80039a8:	0003      	movs	r3, r0
 80039aa:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ae:	685a      	ldr	r2, [r3, #4]
 80039b0:	0013      	movs	r3, r2
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	189b      	adds	r3, r3, r2
 80039b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d305      	bcc.n	80039c8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80039bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80039c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d91d      	bls.n	8003a04 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80039c8:	231a      	movs	r3, #26
 80039ca:	2220      	movs	r2, #32
 80039cc:	189b      	adds	r3, r3, r2
 80039ce:	19db      	adds	r3, r3, r7
 80039d0:	2201      	movs	r2, #1
 80039d2:	701a      	strb	r2, [r3, #0]
 80039d4:	e12b      	b.n	8003c2e <UART_SetConfig+0x546>
 80039d6:	46c0      	nop			@ (mov r8, r8)
 80039d8:	cfff69f3 	.word	0xcfff69f3
 80039dc:	ffffcfff 	.word	0xffffcfff
 80039e0:	40008000 	.word	0x40008000
 80039e4:	11fff4ff 	.word	0x11fff4ff
 80039e8:	40013800 	.word	0x40013800
 80039ec:	40021000 	.word	0x40021000
 80039f0:	40004400 	.word	0x40004400
 80039f4:	40004800 	.word	0x40004800
 80039f8:	40004c00 	.word	0x40004c00
 80039fc:	00f42400 	.word	0x00f42400
 8003a00:	08004cec 	.word	0x08004cec
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a06:	61bb      	str	r3, [r7, #24]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61fb      	str	r3, [r7, #28]
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a10:	4b92      	ldr	r3, [pc, #584]	@ (8003c5c <UART_SetConfig+0x574>)
 8003a12:	0052      	lsls	r2, r2, #1
 8003a14:	5ad3      	ldrh	r3, [r2, r3]
 8003a16:	613b      	str	r3, [r7, #16]
 8003a18:	2300      	movs	r3, #0
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	69b8      	ldr	r0, [r7, #24]
 8003a22:	69f9      	ldr	r1, [r7, #28]
 8003a24:	f7fc fcee 	bl	8000404 <__aeabi_uldivmod>
 8003a28:	0002      	movs	r2, r0
 8003a2a:	000b      	movs	r3, r1
 8003a2c:	0e11      	lsrs	r1, r2, #24
 8003a2e:	021d      	lsls	r5, r3, #8
 8003a30:	430d      	orrs	r5, r1
 8003a32:	0214      	lsls	r4, r2, #8
 8003a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	085b      	lsrs	r3, r3, #1
 8003a3a:	60bb      	str	r3, [r7, #8]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60fb      	str	r3, [r7, #12]
 8003a40:	68b8      	ldr	r0, [r7, #8]
 8003a42:	68f9      	ldr	r1, [r7, #12]
 8003a44:	1900      	adds	r0, r0, r4
 8003a46:	4169      	adcs	r1, r5
 8003a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	603b      	str	r3, [r7, #0]
 8003a4e:	2300      	movs	r3, #0
 8003a50:	607b      	str	r3, [r7, #4]
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f7fc fcd5 	bl	8000404 <__aeabi_uldivmod>
 8003a5a:	0002      	movs	r2, r0
 8003a5c:	000b      	movs	r3, r1
 8003a5e:	0013      	movs	r3, r2
 8003a60:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a64:	23c0      	movs	r3, #192	@ 0xc0
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d309      	bcc.n	8003a80 <UART_SetConfig+0x398>
 8003a6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a6e:	2380      	movs	r3, #128	@ 0x80
 8003a70:	035b      	lsls	r3, r3, #13
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d204      	bcs.n	8003a80 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a7c:	60da      	str	r2, [r3, #12]
 8003a7e:	e0d6      	b.n	8003c2e <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003a80:	231a      	movs	r3, #26
 8003a82:	2220      	movs	r2, #32
 8003a84:	189b      	adds	r3, r3, r2
 8003a86:	19db      	adds	r3, r3, r7
 8003a88:	2201      	movs	r2, #1
 8003a8a:	701a      	strb	r2, [r3, #0]
 8003a8c:	e0cf      	b.n	8003c2e <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a90:	69da      	ldr	r2, [r3, #28]
 8003a92:	2380      	movs	r3, #128	@ 0x80
 8003a94:	021b      	lsls	r3, r3, #8
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d000      	beq.n	8003a9c <UART_SetConfig+0x3b4>
 8003a9a:	e070      	b.n	8003b7e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003a9c:	231b      	movs	r3, #27
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	189b      	adds	r3, r3, r2
 8003aa2:	19db      	adds	r3, r3, r7
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d015      	beq.n	8003ad6 <UART_SetConfig+0x3ee>
 8003aaa:	dc18      	bgt.n	8003ade <UART_SetConfig+0x3f6>
 8003aac:	2b04      	cmp	r3, #4
 8003aae:	d00d      	beq.n	8003acc <UART_SetConfig+0x3e4>
 8003ab0:	dc15      	bgt.n	8003ade <UART_SetConfig+0x3f6>
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <UART_SetConfig+0x3d4>
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d005      	beq.n	8003ac6 <UART_SetConfig+0x3de>
 8003aba:	e010      	b.n	8003ade <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003abc:	f7ff f878 	bl	8002bb0 <HAL_RCC_GetPCLK1Freq>
 8003ac0:	0003      	movs	r3, r0
 8003ac2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003ac4:	e014      	b.n	8003af0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ac6:	4b66      	ldr	r3, [pc, #408]	@ (8003c60 <UART_SetConfig+0x578>)
 8003ac8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003aca:	e011      	b.n	8003af0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003acc:	f7fe ffe4 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003ad4:	e00c      	b.n	8003af0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ad6:	2380      	movs	r3, #128	@ 0x80
 8003ad8:	021b      	lsls	r3, r3, #8
 8003ada:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003adc:	e008      	b.n	8003af0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003ae2:	231a      	movs	r3, #26
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	189b      	adds	r3, r3, r2
 8003ae8:	19db      	adds	r3, r3, r7
 8003aea:	2201      	movs	r2, #1
 8003aec:	701a      	strb	r2, [r3, #0]
        break;
 8003aee:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d100      	bne.n	8003af8 <UART_SetConfig+0x410>
 8003af6:	e09a      	b.n	8003c2e <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003afc:	4b57      	ldr	r3, [pc, #348]	@ (8003c5c <UART_SetConfig+0x574>)
 8003afe:	0052      	lsls	r2, r2, #1
 8003b00:	5ad3      	ldrh	r3, [r2, r3]
 8003b02:	0019      	movs	r1, r3
 8003b04:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003b06:	f7fc fb07 	bl	8000118 <__udivsi3>
 8003b0a:	0003      	movs	r3, r0
 8003b0c:	005a      	lsls	r2, r3, #1
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	085b      	lsrs	r3, r3, #1
 8003b14:	18d2      	adds	r2, r2, r3
 8003b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	0019      	movs	r1, r3
 8003b1c:	0010      	movs	r0, r2
 8003b1e:	f7fc fafb 	bl	8000118 <__udivsi3>
 8003b22:	0003      	movs	r3, r0
 8003b24:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b28:	2b0f      	cmp	r3, #15
 8003b2a:	d921      	bls.n	8003b70 <UART_SetConfig+0x488>
 8003b2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b2e:	2380      	movs	r3, #128	@ 0x80
 8003b30:	025b      	lsls	r3, r3, #9
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d21c      	bcs.n	8003b70 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b38:	b29a      	uxth	r2, r3
 8003b3a:	200e      	movs	r0, #14
 8003b3c:	2420      	movs	r4, #32
 8003b3e:	1903      	adds	r3, r0, r4
 8003b40:	19db      	adds	r3, r3, r7
 8003b42:	210f      	movs	r1, #15
 8003b44:	438a      	bics	r2, r1
 8003b46:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4a:	085b      	lsrs	r3, r3, #1
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2207      	movs	r2, #7
 8003b50:	4013      	ands	r3, r2
 8003b52:	b299      	uxth	r1, r3
 8003b54:	1903      	adds	r3, r0, r4
 8003b56:	19db      	adds	r3, r3, r7
 8003b58:	1902      	adds	r2, r0, r4
 8003b5a:	19d2      	adds	r2, r2, r7
 8003b5c:	8812      	ldrh	r2, [r2, #0]
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	1902      	adds	r2, r0, r4
 8003b68:	19d2      	adds	r2, r2, r7
 8003b6a:	8812      	ldrh	r2, [r2, #0]
 8003b6c:	60da      	str	r2, [r3, #12]
 8003b6e:	e05e      	b.n	8003c2e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003b70:	231a      	movs	r3, #26
 8003b72:	2220      	movs	r2, #32
 8003b74:	189b      	adds	r3, r3, r2
 8003b76:	19db      	adds	r3, r3, r7
 8003b78:	2201      	movs	r2, #1
 8003b7a:	701a      	strb	r2, [r3, #0]
 8003b7c:	e057      	b.n	8003c2e <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003b7e:	231b      	movs	r3, #27
 8003b80:	2220      	movs	r2, #32
 8003b82:	189b      	adds	r3, r3, r2
 8003b84:	19db      	adds	r3, r3, r7
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	2b08      	cmp	r3, #8
 8003b8a:	d015      	beq.n	8003bb8 <UART_SetConfig+0x4d0>
 8003b8c:	dc18      	bgt.n	8003bc0 <UART_SetConfig+0x4d8>
 8003b8e:	2b04      	cmp	r3, #4
 8003b90:	d00d      	beq.n	8003bae <UART_SetConfig+0x4c6>
 8003b92:	dc15      	bgt.n	8003bc0 <UART_SetConfig+0x4d8>
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <UART_SetConfig+0x4b6>
 8003b98:	2b02      	cmp	r3, #2
 8003b9a:	d005      	beq.n	8003ba8 <UART_SetConfig+0x4c0>
 8003b9c:	e010      	b.n	8003bc0 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b9e:	f7ff f807 	bl	8002bb0 <HAL_RCC_GetPCLK1Freq>
 8003ba2:	0003      	movs	r3, r0
 8003ba4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003ba6:	e014      	b.n	8003bd2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ba8:	4b2d      	ldr	r3, [pc, #180]	@ (8003c60 <UART_SetConfig+0x578>)
 8003baa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003bac:	e011      	b.n	8003bd2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bae:	f7fe ff73 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 8003bb2:	0003      	movs	r3, r0
 8003bb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003bb6:	e00c      	b.n	8003bd2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bb8:	2380      	movs	r3, #128	@ 0x80
 8003bba:	021b      	lsls	r3, r3, #8
 8003bbc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003bbe:	e008      	b.n	8003bd2 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003bc4:	231a      	movs	r3, #26
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	189b      	adds	r3, r3, r2
 8003bca:	19db      	adds	r3, r3, r7
 8003bcc:	2201      	movs	r2, #1
 8003bce:	701a      	strb	r2, [r3, #0]
        break;
 8003bd0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d02a      	beq.n	8003c2e <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8003c5c <UART_SetConfig+0x574>)
 8003bde:	0052      	lsls	r2, r2, #1
 8003be0:	5ad3      	ldrh	r3, [r2, r3]
 8003be2:	0019      	movs	r1, r3
 8003be4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003be6:	f7fc fa97 	bl	8000118 <__udivsi3>
 8003bea:	0003      	movs	r3, r0
 8003bec:	001a      	movs	r2, r3
 8003bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	085b      	lsrs	r3, r3, #1
 8003bf4:	18d2      	adds	r2, r2, r3
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	0019      	movs	r1, r3
 8003bfc:	0010      	movs	r0, r2
 8003bfe:	f7fc fa8b 	bl	8000118 <__udivsi3>
 8003c02:	0003      	movs	r3, r0
 8003c04:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c08:	2b0f      	cmp	r3, #15
 8003c0a:	d90a      	bls.n	8003c22 <UART_SetConfig+0x53a>
 8003c0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c0e:	2380      	movs	r3, #128	@ 0x80
 8003c10:	025b      	lsls	r3, r3, #9
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d205      	bcs.n	8003c22 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	60da      	str	r2, [r3, #12]
 8003c20:	e005      	b.n	8003c2e <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003c22:	231a      	movs	r3, #26
 8003c24:	2220      	movs	r2, #32
 8003c26:	189b      	adds	r3, r3, r2
 8003c28:	19db      	adds	r3, r3, r7
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c30:	226a      	movs	r2, #106	@ 0x6a
 8003c32:	2101      	movs	r1, #1
 8003c34:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	2268      	movs	r2, #104	@ 0x68
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c40:	2200      	movs	r2, #0
 8003c42:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	2200      	movs	r2, #0
 8003c48:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003c4a:	231a      	movs	r3, #26
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	189b      	adds	r3, r3, r2
 8003c50:	19db      	adds	r3, r3, r7
 8003c52:	781b      	ldrb	r3, [r3, #0]
}
 8003c54:	0018      	movs	r0, r3
 8003c56:	46bd      	mov	sp, r7
 8003c58:	b010      	add	sp, #64	@ 0x40
 8003c5a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c5c:	08004cec 	.word	0x08004cec
 8003c60:	00f42400 	.word	0x00f42400

08003c64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c70:	2208      	movs	r2, #8
 8003c72:	4013      	ands	r3, r2
 8003c74:	d00b      	beq.n	8003c8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	4a4a      	ldr	r2, [pc, #296]	@ (8003da8 <UART_AdvFeatureConfig+0x144>)
 8003c7e:	4013      	ands	r3, r2
 8003c80:	0019      	movs	r1, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c92:	2201      	movs	r2, #1
 8003c94:	4013      	ands	r3, r2
 8003c96:	d00b      	beq.n	8003cb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	4a43      	ldr	r2, [pc, #268]	@ (8003dac <UART_AdvFeatureConfig+0x148>)
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	0019      	movs	r1, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	430a      	orrs	r2, r1
 8003cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	d00b      	beq.n	8003cd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8003db0 <UART_AdvFeatureConfig+0x14c>)
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	0019      	movs	r1, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd6:	2204      	movs	r2, #4
 8003cd8:	4013      	ands	r3, r2
 8003cda:	d00b      	beq.n	8003cf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	4a34      	ldr	r2, [pc, #208]	@ (8003db4 <UART_AdvFeatureConfig+0x150>)
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	0019      	movs	r1, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf8:	2210      	movs	r2, #16
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	d00b      	beq.n	8003d16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	4a2c      	ldr	r2, [pc, #176]	@ (8003db8 <UART_AdvFeatureConfig+0x154>)
 8003d06:	4013      	ands	r3, r2
 8003d08:	0019      	movs	r1, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d00b      	beq.n	8003d38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	4a25      	ldr	r2, [pc, #148]	@ (8003dbc <UART_AdvFeatureConfig+0x158>)
 8003d28:	4013      	ands	r3, r2
 8003d2a:	0019      	movs	r1, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	430a      	orrs	r2, r1
 8003d36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3c:	2240      	movs	r2, #64	@ 0x40
 8003d3e:	4013      	ands	r3, r2
 8003d40:	d01d      	beq.n	8003d7e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	4a1d      	ldr	r2, [pc, #116]	@ (8003dc0 <UART_AdvFeatureConfig+0x15c>)
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	0019      	movs	r1, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d5e:	2380      	movs	r3, #128	@ 0x80
 8003d60:	035b      	lsls	r3, r3, #13
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d10b      	bne.n	8003d7e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	4a15      	ldr	r2, [pc, #84]	@ (8003dc4 <UART_AdvFeatureConfig+0x160>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	0019      	movs	r1, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d82:	2280      	movs	r2, #128	@ 0x80
 8003d84:	4013      	ands	r3, r2
 8003d86:	d00b      	beq.n	8003da0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	4a0e      	ldr	r2, [pc, #56]	@ (8003dc8 <UART_AdvFeatureConfig+0x164>)
 8003d90:	4013      	ands	r3, r2
 8003d92:	0019      	movs	r1, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	605a      	str	r2, [r3, #4]
  }
}
 8003da0:	46c0      	nop			@ (mov r8, r8)
 8003da2:	46bd      	mov	sp, r7
 8003da4:	b002      	add	sp, #8
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	ffff7fff 	.word	0xffff7fff
 8003dac:	fffdffff 	.word	0xfffdffff
 8003db0:	fffeffff 	.word	0xfffeffff
 8003db4:	fffbffff 	.word	0xfffbffff
 8003db8:	ffffefff 	.word	0xffffefff
 8003dbc:	ffffdfff 	.word	0xffffdfff
 8003dc0:	ffefffff 	.word	0xffefffff
 8003dc4:	ff9fffff 	.word	0xff9fffff
 8003dc8:	fff7ffff 	.word	0xfff7ffff

08003dcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b092      	sub	sp, #72	@ 0x48
 8003dd0:	af02      	add	r7, sp, #8
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2290      	movs	r2, #144	@ 0x90
 8003dd8:	2100      	movs	r1, #0
 8003dda:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ddc:	f7fd fb02 	bl	80013e4 <HAL_GetTick>
 8003de0:	0003      	movs	r3, r0
 8003de2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2208      	movs	r2, #8
 8003dec:	4013      	ands	r3, r2
 8003dee:	2b08      	cmp	r3, #8
 8003df0:	d12d      	bne.n	8003e4e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003df2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003df4:	2280      	movs	r2, #128	@ 0x80
 8003df6:	0391      	lsls	r1, r2, #14
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	4a47      	ldr	r2, [pc, #284]	@ (8003f18 <UART_CheckIdleState+0x14c>)
 8003dfc:	9200      	str	r2, [sp, #0]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f000 f88e 	bl	8003f20 <UART_WaitOnFlagUntilTimeout>
 8003e04:	1e03      	subs	r3, r0, #0
 8003e06:	d022      	beq.n	8003e4e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e08:	f3ef 8310 	mrs	r3, PRIMASK
 8003e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003e10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e12:	2301      	movs	r3, #1
 8003e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e18:	f383 8810 	msr	PRIMASK, r3
}
 8003e1c:	46c0      	nop			@ (mov r8, r8)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2180      	movs	r1, #128	@ 0x80
 8003e2a:	438a      	bics	r2, r1
 8003e2c:	601a      	str	r2, [r3, #0]
 8003e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e34:	f383 8810 	msr	PRIMASK, r3
}
 8003e38:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2288      	movs	r2, #136	@ 0x88
 8003e3e:	2120      	movs	r1, #32
 8003e40:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2284      	movs	r2, #132	@ 0x84
 8003e46:	2100      	movs	r1, #0
 8003e48:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e060      	b.n	8003f10 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2204      	movs	r2, #4
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b04      	cmp	r3, #4
 8003e5a:	d146      	bne.n	8003eea <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e5e:	2280      	movs	r2, #128	@ 0x80
 8003e60:	03d1      	lsls	r1, r2, #15
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	4a2c      	ldr	r2, [pc, #176]	@ (8003f18 <UART_CheckIdleState+0x14c>)
 8003e66:	9200      	str	r2, [sp, #0]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f000 f859 	bl	8003f20 <UART_WaitOnFlagUntilTimeout>
 8003e6e:	1e03      	subs	r3, r0, #0
 8003e70:	d03b      	beq.n	8003eea <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e72:	f3ef 8310 	mrs	r3, PRIMASK
 8003e76:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e78:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	f383 8810 	msr	PRIMASK, r3
}
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4922      	ldr	r1, [pc, #136]	@ (8003f1c <UART_CheckIdleState+0x150>)
 8003e94:	400a      	ands	r2, r1
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f383 8810 	msr	PRIMASK, r3
}
 8003ea2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ea4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ea8:	61bb      	str	r3, [r7, #24]
  return(result);
 8003eaa:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eac:	633b      	str	r3, [r7, #48]	@ 0x30
 8003eae:	2301      	movs	r3, #1
 8003eb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	f383 8810 	msr	PRIMASK, r3
}
 8003eb8:	46c0      	nop			@ (mov r8, r8)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689a      	ldr	r2, [r3, #8]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	438a      	bics	r2, r1
 8003ec8:	609a      	str	r2, [r3, #8]
 8003eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ecc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ece:	6a3b      	ldr	r3, [r7, #32]
 8003ed0:	f383 8810 	msr	PRIMASK, r3
}
 8003ed4:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	228c      	movs	r2, #140	@ 0x8c
 8003eda:	2120      	movs	r1, #32
 8003edc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2284      	movs	r2, #132	@ 0x84
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e012      	b.n	8003f10 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2288      	movs	r2, #136	@ 0x88
 8003eee:	2120      	movs	r1, #32
 8003ef0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	228c      	movs	r2, #140	@ 0x8c
 8003ef6:	2120      	movs	r1, #32
 8003ef8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2284      	movs	r2, #132	@ 0x84
 8003f0a:	2100      	movs	r1, #0
 8003f0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	0018      	movs	r0, r3
 8003f12:	46bd      	mov	sp, r7
 8003f14:	b010      	add	sp, #64	@ 0x40
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	01ffffff 	.word	0x01ffffff
 8003f1c:	fffffedf 	.word	0xfffffedf

08003f20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	603b      	str	r3, [r7, #0]
 8003f2c:	1dfb      	adds	r3, r7, #7
 8003f2e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f30:	e051      	b.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	3301      	adds	r3, #1
 8003f36:	d04e      	beq.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f38:	f7fd fa54 	bl	80013e4 <HAL_GetTick>
 8003f3c:	0002      	movs	r2, r0
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d302      	bcc.n	8003f4e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e051      	b.n	8003ff6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2204      	movs	r2, #4
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d03b      	beq.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	2b80      	cmp	r3, #128	@ 0x80
 8003f62:	d038      	beq.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2b40      	cmp	r3, #64	@ 0x40
 8003f68:	d035      	beq.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	69db      	ldr	r3, [r3, #28]
 8003f70:	2208      	movs	r2, #8
 8003f72:	4013      	ands	r3, r2
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d111      	bne.n	8003f9c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2208      	movs	r2, #8
 8003f7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	0018      	movs	r0, r3
 8003f84:	f000 f83c 	bl	8004000 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2290      	movs	r2, #144	@ 0x90
 8003f8c:	2108      	movs	r1, #8
 8003f8e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2284      	movs	r2, #132	@ 0x84
 8003f94:	2100      	movs	r1, #0
 8003f96:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e02c      	b.n	8003ff6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	69da      	ldr	r2, [r3, #28]
 8003fa2:	2380      	movs	r3, #128	@ 0x80
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	401a      	ands	r2, r3
 8003fa8:	2380      	movs	r3, #128	@ 0x80
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d112      	bne.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2280      	movs	r2, #128	@ 0x80
 8003fb6:	0112      	lsls	r2, r2, #4
 8003fb8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f000 f81f 	bl	8004000 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2290      	movs	r2, #144	@ 0x90
 8003fc6:	2120      	movs	r1, #32
 8003fc8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2284      	movs	r2, #132	@ 0x84
 8003fce:	2100      	movs	r1, #0
 8003fd0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e00f      	b.n	8003ff6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	68ba      	ldr	r2, [r7, #8]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	425a      	negs	r2, r3
 8003fe6:	4153      	adcs	r3, r2
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	001a      	movs	r2, r3
 8003fec:	1dfb      	adds	r3, r7, #7
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d09e      	beq.n	8003f32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	b004      	add	sp, #16
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b08e      	sub	sp, #56	@ 0x38
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004008:	f3ef 8310 	mrs	r3, PRIMASK
 800400c:	617b      	str	r3, [r7, #20]
  return(result);
 800400e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004010:	637b      	str	r3, [r7, #52]	@ 0x34
 8004012:	2301      	movs	r3, #1
 8004014:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	f383 8810 	msr	PRIMASK, r3
}
 800401c:	46c0      	nop			@ (mov r8, r8)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4926      	ldr	r1, [pc, #152]	@ (80040c4 <UART_EndRxTransfer+0xc4>)
 800402a:	400a      	ands	r2, r1
 800402c:	601a      	str	r2, [r3, #0]
 800402e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004030:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	f383 8810 	msr	PRIMASK, r3
}
 8004038:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800403a:	f3ef 8310 	mrs	r3, PRIMASK
 800403e:	623b      	str	r3, [r7, #32]
  return(result);
 8004040:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004042:	633b      	str	r3, [r7, #48]	@ 0x30
 8004044:	2301      	movs	r3, #1
 8004046:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	f383 8810 	msr	PRIMASK, r3
}
 800404e:	46c0      	nop			@ (mov r8, r8)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689a      	ldr	r2, [r3, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	491b      	ldr	r1, [pc, #108]	@ (80040c8 <UART_EndRxTransfer+0xc8>)
 800405c:	400a      	ands	r2, r1
 800405e:	609a      	str	r2, [r3, #8]
 8004060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004062:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004066:	f383 8810 	msr	PRIMASK, r3
}
 800406a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004070:	2b01      	cmp	r3, #1
 8004072:	d118      	bne.n	80040a6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004074:	f3ef 8310 	mrs	r3, PRIMASK
 8004078:	60bb      	str	r3, [r7, #8]
  return(result);
 800407a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800407c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800407e:	2301      	movs	r3, #1
 8004080:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	f383 8810 	msr	PRIMASK, r3
}
 8004088:	46c0      	nop			@ (mov r8, r8)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2110      	movs	r1, #16
 8004096:	438a      	bics	r2, r1
 8004098:	601a      	str	r2, [r3, #0]
 800409a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	f383 8810 	msr	PRIMASK, r3
}
 80040a4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	228c      	movs	r2, #140	@ 0x8c
 80040aa:	2120      	movs	r1, #32
 80040ac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80040ba:	46c0      	nop			@ (mov r8, r8)
 80040bc:	46bd      	mov	sp, r7
 80040be:	b00e      	add	sp, #56	@ 0x38
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	46c0      	nop			@ (mov r8, r8)
 80040c4:	fffffedf 	.word	0xfffffedf
 80040c8:	effffffe 	.word	0xeffffffe

080040cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2284      	movs	r2, #132	@ 0x84
 80040d8:	5c9b      	ldrb	r3, [r3, r2]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d101      	bne.n	80040e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80040de:	2302      	movs	r3, #2
 80040e0:	e027      	b.n	8004132 <HAL_UARTEx_DisableFifoMode+0x66>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2284      	movs	r2, #132	@ 0x84
 80040e6:	2101      	movs	r1, #1
 80040e8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2288      	movs	r2, #136	@ 0x88
 80040ee:	2124      	movs	r1, #36	@ 0x24
 80040f0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2101      	movs	r1, #1
 8004106:	438a      	bics	r2, r1
 8004108:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	4a0b      	ldr	r2, [pc, #44]	@ (800413c <HAL_UARTEx_DisableFifoMode+0x70>)
 800410e:	4013      	ands	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2288      	movs	r2, #136	@ 0x88
 8004124:	2120      	movs	r1, #32
 8004126:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2284      	movs	r2, #132	@ 0x84
 800412c:	2100      	movs	r1, #0
 800412e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004130:	2300      	movs	r3, #0
}
 8004132:	0018      	movs	r0, r3
 8004134:	46bd      	mov	sp, r7
 8004136:	b004      	add	sp, #16
 8004138:	bd80      	pop	{r7, pc}
 800413a:	46c0      	nop			@ (mov r8, r8)
 800413c:	dfffffff 	.word	0xdfffffff

08004140 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2284      	movs	r2, #132	@ 0x84
 800414e:	5c9b      	ldrb	r3, [r3, r2]
 8004150:	2b01      	cmp	r3, #1
 8004152:	d101      	bne.n	8004158 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004154:	2302      	movs	r3, #2
 8004156:	e02e      	b.n	80041b6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2284      	movs	r2, #132	@ 0x84
 800415c:	2101      	movs	r1, #1
 800415e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2288      	movs	r2, #136	@ 0x88
 8004164:	2124      	movs	r1, #36	@ 0x24
 8004166:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2101      	movs	r1, #1
 800417c:	438a      	bics	r2, r1
 800417e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	08d9      	lsrs	r1, r3, #3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	0018      	movs	r0, r3
 8004198:	f000 f854 	bl	8004244 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2288      	movs	r2, #136	@ 0x88
 80041a8:	2120      	movs	r1, #32
 80041aa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2284      	movs	r2, #132	@ 0x84
 80041b0:	2100      	movs	r1, #0
 80041b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	0018      	movs	r0, r3
 80041b8:	46bd      	mov	sp, r7
 80041ba:	b004      	add	sp, #16
 80041bc:	bd80      	pop	{r7, pc}
	...

080041c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2284      	movs	r2, #132	@ 0x84
 80041ce:	5c9b      	ldrb	r3, [r3, r2]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d101      	bne.n	80041d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80041d4:	2302      	movs	r3, #2
 80041d6:	e02f      	b.n	8004238 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2284      	movs	r2, #132	@ 0x84
 80041dc:	2101      	movs	r1, #1
 80041de:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2288      	movs	r2, #136	@ 0x88
 80041e4:	2124      	movs	r1, #36	@ 0x24
 80041e6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	2101      	movs	r1, #1
 80041fc:	438a      	bics	r2, r1
 80041fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	4a0e      	ldr	r2, [pc, #56]	@ (8004240 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004208:	4013      	ands	r3, r2
 800420a:	0019      	movs	r1, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	683a      	ldr	r2, [r7, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	0018      	movs	r0, r3
 800421a:	f000 f813 	bl	8004244 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2288      	movs	r2, #136	@ 0x88
 800422a:	2120      	movs	r1, #32
 800422c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2284      	movs	r2, #132	@ 0x84
 8004232:	2100      	movs	r1, #0
 8004234:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	0018      	movs	r0, r3
 800423a:	46bd      	mov	sp, r7
 800423c:	b004      	add	sp, #16
 800423e:	bd80      	pop	{r7, pc}
 8004240:	f1ffffff 	.word	0xf1ffffff

08004244 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004250:	2b00      	cmp	r3, #0
 8004252:	d108      	bne.n	8004266 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	226a      	movs	r2, #106	@ 0x6a
 8004258:	2101      	movs	r1, #1
 800425a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2268      	movs	r2, #104	@ 0x68
 8004260:	2101      	movs	r1, #1
 8004262:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004264:	e043      	b.n	80042ee <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004266:	260f      	movs	r6, #15
 8004268:	19bb      	adds	r3, r7, r6
 800426a:	2208      	movs	r2, #8
 800426c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800426e:	200e      	movs	r0, #14
 8004270:	183b      	adds	r3, r7, r0
 8004272:	2208      	movs	r2, #8
 8004274:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	0e5b      	lsrs	r3, r3, #25
 800427e:	b2da      	uxtb	r2, r3
 8004280:	240d      	movs	r4, #13
 8004282:	193b      	adds	r3, r7, r4
 8004284:	2107      	movs	r1, #7
 8004286:	400a      	ands	r2, r1
 8004288:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	0f5b      	lsrs	r3, r3, #29
 8004292:	b2da      	uxtb	r2, r3
 8004294:	250c      	movs	r5, #12
 8004296:	197b      	adds	r3, r7, r5
 8004298:	2107      	movs	r1, #7
 800429a:	400a      	ands	r2, r1
 800429c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800429e:	183b      	adds	r3, r7, r0
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	197a      	adds	r2, r7, r5
 80042a4:	7812      	ldrb	r2, [r2, #0]
 80042a6:	4914      	ldr	r1, [pc, #80]	@ (80042f8 <UARTEx_SetNbDataToProcess+0xb4>)
 80042a8:	5c8a      	ldrb	r2, [r1, r2]
 80042aa:	435a      	muls	r2, r3
 80042ac:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80042ae:	197b      	adds	r3, r7, r5
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	4a12      	ldr	r2, [pc, #72]	@ (80042fc <UARTEx_SetNbDataToProcess+0xb8>)
 80042b4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80042b6:	0019      	movs	r1, r3
 80042b8:	f7fb ffb8 	bl	800022c <__divsi3>
 80042bc:	0003      	movs	r3, r0
 80042be:	b299      	uxth	r1, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	226a      	movs	r2, #106	@ 0x6a
 80042c4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80042c6:	19bb      	adds	r3, r7, r6
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	193a      	adds	r2, r7, r4
 80042cc:	7812      	ldrb	r2, [r2, #0]
 80042ce:	490a      	ldr	r1, [pc, #40]	@ (80042f8 <UARTEx_SetNbDataToProcess+0xb4>)
 80042d0:	5c8a      	ldrb	r2, [r1, r2]
 80042d2:	435a      	muls	r2, r3
 80042d4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80042d6:	193b      	adds	r3, r7, r4
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	4a08      	ldr	r2, [pc, #32]	@ (80042fc <UARTEx_SetNbDataToProcess+0xb8>)
 80042dc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80042de:	0019      	movs	r1, r3
 80042e0:	f7fb ffa4 	bl	800022c <__divsi3>
 80042e4:	0003      	movs	r3, r0
 80042e6:	b299      	uxth	r1, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2268      	movs	r2, #104	@ 0x68
 80042ec:	5299      	strh	r1, [r3, r2]
}
 80042ee:	46c0      	nop			@ (mov r8, r8)
 80042f0:	46bd      	mov	sp, r7
 80042f2:	b005      	add	sp, #20
 80042f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042f6:	46c0      	nop			@ (mov r8, r8)
 80042f8:	08004d04 	.word	0x08004d04
 80042fc:	08004d0c 	.word	0x08004d0c

08004300 <siprintf>:
 8004300:	b40e      	push	{r1, r2, r3}
 8004302:	b510      	push	{r4, lr}
 8004304:	2400      	movs	r4, #0
 8004306:	490c      	ldr	r1, [pc, #48]	@ (8004338 <siprintf+0x38>)
 8004308:	b09d      	sub	sp, #116	@ 0x74
 800430a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800430c:	9002      	str	r0, [sp, #8]
 800430e:	9006      	str	r0, [sp, #24]
 8004310:	9107      	str	r1, [sp, #28]
 8004312:	9104      	str	r1, [sp, #16]
 8004314:	4809      	ldr	r0, [pc, #36]	@ (800433c <siprintf+0x3c>)
 8004316:	490a      	ldr	r1, [pc, #40]	@ (8004340 <siprintf+0x40>)
 8004318:	cb04      	ldmia	r3!, {r2}
 800431a:	9105      	str	r1, [sp, #20]
 800431c:	6800      	ldr	r0, [r0, #0]
 800431e:	a902      	add	r1, sp, #8
 8004320:	9301      	str	r3, [sp, #4]
 8004322:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004324:	f000 f99e 	bl	8004664 <_svfiprintf_r>
 8004328:	9b02      	ldr	r3, [sp, #8]
 800432a:	701c      	strb	r4, [r3, #0]
 800432c:	b01d      	add	sp, #116	@ 0x74
 800432e:	bc10      	pop	{r4}
 8004330:	bc08      	pop	{r3}
 8004332:	b003      	add	sp, #12
 8004334:	4718      	bx	r3
 8004336:	46c0      	nop			@ (mov r8, r8)
 8004338:	7fffffff 	.word	0x7fffffff
 800433c:	2000000c 	.word	0x2000000c
 8004340:	ffff0208 	.word	0xffff0208

08004344 <memset>:
 8004344:	0003      	movs	r3, r0
 8004346:	1882      	adds	r2, r0, r2
 8004348:	4293      	cmp	r3, r2
 800434a:	d100      	bne.n	800434e <memset+0xa>
 800434c:	4770      	bx	lr
 800434e:	7019      	strb	r1, [r3, #0]
 8004350:	3301      	adds	r3, #1
 8004352:	e7f9      	b.n	8004348 <memset+0x4>

08004354 <__errno>:
 8004354:	4b01      	ldr	r3, [pc, #4]	@ (800435c <__errno+0x8>)
 8004356:	6818      	ldr	r0, [r3, #0]
 8004358:	4770      	bx	lr
 800435a:	46c0      	nop			@ (mov r8, r8)
 800435c:	2000000c 	.word	0x2000000c

08004360 <__libc_init_array>:
 8004360:	b570      	push	{r4, r5, r6, lr}
 8004362:	2600      	movs	r6, #0
 8004364:	4c0c      	ldr	r4, [pc, #48]	@ (8004398 <__libc_init_array+0x38>)
 8004366:	4d0d      	ldr	r5, [pc, #52]	@ (800439c <__libc_init_array+0x3c>)
 8004368:	1b64      	subs	r4, r4, r5
 800436a:	10a4      	asrs	r4, r4, #2
 800436c:	42a6      	cmp	r6, r4
 800436e:	d109      	bne.n	8004384 <__libc_init_array+0x24>
 8004370:	2600      	movs	r6, #0
 8004372:	f000 fc61 	bl	8004c38 <_init>
 8004376:	4c0a      	ldr	r4, [pc, #40]	@ (80043a0 <__libc_init_array+0x40>)
 8004378:	4d0a      	ldr	r5, [pc, #40]	@ (80043a4 <__libc_init_array+0x44>)
 800437a:	1b64      	subs	r4, r4, r5
 800437c:	10a4      	asrs	r4, r4, #2
 800437e:	42a6      	cmp	r6, r4
 8004380:	d105      	bne.n	800438e <__libc_init_array+0x2e>
 8004382:	bd70      	pop	{r4, r5, r6, pc}
 8004384:	00b3      	lsls	r3, r6, #2
 8004386:	58eb      	ldr	r3, [r5, r3]
 8004388:	4798      	blx	r3
 800438a:	3601      	adds	r6, #1
 800438c:	e7ee      	b.n	800436c <__libc_init_array+0xc>
 800438e:	00b3      	lsls	r3, r6, #2
 8004390:	58eb      	ldr	r3, [r5, r3]
 8004392:	4798      	blx	r3
 8004394:	3601      	adds	r6, #1
 8004396:	e7f2      	b.n	800437e <__libc_init_array+0x1e>
 8004398:	08004d50 	.word	0x08004d50
 800439c:	08004d50 	.word	0x08004d50
 80043a0:	08004d54 	.word	0x08004d54
 80043a4:	08004d50 	.word	0x08004d50

080043a8 <__retarget_lock_acquire_recursive>:
 80043a8:	4770      	bx	lr

080043aa <__retarget_lock_release_recursive>:
 80043aa:	4770      	bx	lr

080043ac <_free_r>:
 80043ac:	b570      	push	{r4, r5, r6, lr}
 80043ae:	0005      	movs	r5, r0
 80043b0:	1e0c      	subs	r4, r1, #0
 80043b2:	d010      	beq.n	80043d6 <_free_r+0x2a>
 80043b4:	3c04      	subs	r4, #4
 80043b6:	6823      	ldr	r3, [r4, #0]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	da00      	bge.n	80043be <_free_r+0x12>
 80043bc:	18e4      	adds	r4, r4, r3
 80043be:	0028      	movs	r0, r5
 80043c0:	f000 f8e0 	bl	8004584 <__malloc_lock>
 80043c4:	4a1d      	ldr	r2, [pc, #116]	@ (800443c <_free_r+0x90>)
 80043c6:	6813      	ldr	r3, [r2, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d105      	bne.n	80043d8 <_free_r+0x2c>
 80043cc:	6063      	str	r3, [r4, #4]
 80043ce:	6014      	str	r4, [r2, #0]
 80043d0:	0028      	movs	r0, r5
 80043d2:	f000 f8df 	bl	8004594 <__malloc_unlock>
 80043d6:	bd70      	pop	{r4, r5, r6, pc}
 80043d8:	42a3      	cmp	r3, r4
 80043da:	d908      	bls.n	80043ee <_free_r+0x42>
 80043dc:	6820      	ldr	r0, [r4, #0]
 80043de:	1821      	adds	r1, r4, r0
 80043e0:	428b      	cmp	r3, r1
 80043e2:	d1f3      	bne.n	80043cc <_free_r+0x20>
 80043e4:	6819      	ldr	r1, [r3, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	1809      	adds	r1, r1, r0
 80043ea:	6021      	str	r1, [r4, #0]
 80043ec:	e7ee      	b.n	80043cc <_free_r+0x20>
 80043ee:	001a      	movs	r2, r3
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <_free_r+0x4e>
 80043f6:	42a3      	cmp	r3, r4
 80043f8:	d9f9      	bls.n	80043ee <_free_r+0x42>
 80043fa:	6811      	ldr	r1, [r2, #0]
 80043fc:	1850      	adds	r0, r2, r1
 80043fe:	42a0      	cmp	r0, r4
 8004400:	d10b      	bne.n	800441a <_free_r+0x6e>
 8004402:	6820      	ldr	r0, [r4, #0]
 8004404:	1809      	adds	r1, r1, r0
 8004406:	1850      	adds	r0, r2, r1
 8004408:	6011      	str	r1, [r2, #0]
 800440a:	4283      	cmp	r3, r0
 800440c:	d1e0      	bne.n	80043d0 <_free_r+0x24>
 800440e:	6818      	ldr	r0, [r3, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	1841      	adds	r1, r0, r1
 8004414:	6011      	str	r1, [r2, #0]
 8004416:	6053      	str	r3, [r2, #4]
 8004418:	e7da      	b.n	80043d0 <_free_r+0x24>
 800441a:	42a0      	cmp	r0, r4
 800441c:	d902      	bls.n	8004424 <_free_r+0x78>
 800441e:	230c      	movs	r3, #12
 8004420:	602b      	str	r3, [r5, #0]
 8004422:	e7d5      	b.n	80043d0 <_free_r+0x24>
 8004424:	6820      	ldr	r0, [r4, #0]
 8004426:	1821      	adds	r1, r4, r0
 8004428:	428b      	cmp	r3, r1
 800442a:	d103      	bne.n	8004434 <_free_r+0x88>
 800442c:	6819      	ldr	r1, [r3, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	1809      	adds	r1, r1, r0
 8004432:	6021      	str	r1, [r4, #0]
 8004434:	6063      	str	r3, [r4, #4]
 8004436:	6054      	str	r4, [r2, #4]
 8004438:	e7ca      	b.n	80043d0 <_free_r+0x24>
 800443a:	46c0      	nop			@ (mov r8, r8)
 800443c:	20000328 	.word	0x20000328

08004440 <sbrk_aligned>:
 8004440:	b570      	push	{r4, r5, r6, lr}
 8004442:	4e0f      	ldr	r6, [pc, #60]	@ (8004480 <sbrk_aligned+0x40>)
 8004444:	000d      	movs	r5, r1
 8004446:	6831      	ldr	r1, [r6, #0]
 8004448:	0004      	movs	r4, r0
 800444a:	2900      	cmp	r1, #0
 800444c:	d102      	bne.n	8004454 <sbrk_aligned+0x14>
 800444e:	f000 fb95 	bl	8004b7c <_sbrk_r>
 8004452:	6030      	str	r0, [r6, #0]
 8004454:	0029      	movs	r1, r5
 8004456:	0020      	movs	r0, r4
 8004458:	f000 fb90 	bl	8004b7c <_sbrk_r>
 800445c:	1c43      	adds	r3, r0, #1
 800445e:	d103      	bne.n	8004468 <sbrk_aligned+0x28>
 8004460:	2501      	movs	r5, #1
 8004462:	426d      	negs	r5, r5
 8004464:	0028      	movs	r0, r5
 8004466:	bd70      	pop	{r4, r5, r6, pc}
 8004468:	2303      	movs	r3, #3
 800446a:	1cc5      	adds	r5, r0, #3
 800446c:	439d      	bics	r5, r3
 800446e:	42a8      	cmp	r0, r5
 8004470:	d0f8      	beq.n	8004464 <sbrk_aligned+0x24>
 8004472:	1a29      	subs	r1, r5, r0
 8004474:	0020      	movs	r0, r4
 8004476:	f000 fb81 	bl	8004b7c <_sbrk_r>
 800447a:	3001      	adds	r0, #1
 800447c:	d1f2      	bne.n	8004464 <sbrk_aligned+0x24>
 800447e:	e7ef      	b.n	8004460 <sbrk_aligned+0x20>
 8004480:	20000324 	.word	0x20000324

08004484 <_malloc_r>:
 8004484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004486:	2203      	movs	r2, #3
 8004488:	1ccb      	adds	r3, r1, #3
 800448a:	4393      	bics	r3, r2
 800448c:	3308      	adds	r3, #8
 800448e:	0005      	movs	r5, r0
 8004490:	001f      	movs	r7, r3
 8004492:	2b0c      	cmp	r3, #12
 8004494:	d234      	bcs.n	8004500 <_malloc_r+0x7c>
 8004496:	270c      	movs	r7, #12
 8004498:	42b9      	cmp	r1, r7
 800449a:	d833      	bhi.n	8004504 <_malloc_r+0x80>
 800449c:	0028      	movs	r0, r5
 800449e:	f000 f871 	bl	8004584 <__malloc_lock>
 80044a2:	4e37      	ldr	r6, [pc, #220]	@ (8004580 <_malloc_r+0xfc>)
 80044a4:	6833      	ldr	r3, [r6, #0]
 80044a6:	001c      	movs	r4, r3
 80044a8:	2c00      	cmp	r4, #0
 80044aa:	d12f      	bne.n	800450c <_malloc_r+0x88>
 80044ac:	0039      	movs	r1, r7
 80044ae:	0028      	movs	r0, r5
 80044b0:	f7ff ffc6 	bl	8004440 <sbrk_aligned>
 80044b4:	0004      	movs	r4, r0
 80044b6:	1c43      	adds	r3, r0, #1
 80044b8:	d15f      	bne.n	800457a <_malloc_r+0xf6>
 80044ba:	6834      	ldr	r4, [r6, #0]
 80044bc:	9400      	str	r4, [sp, #0]
 80044be:	9b00      	ldr	r3, [sp, #0]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d14a      	bne.n	800455a <_malloc_r+0xd6>
 80044c4:	2c00      	cmp	r4, #0
 80044c6:	d052      	beq.n	800456e <_malloc_r+0xea>
 80044c8:	6823      	ldr	r3, [r4, #0]
 80044ca:	0028      	movs	r0, r5
 80044cc:	18e3      	adds	r3, r4, r3
 80044ce:	9900      	ldr	r1, [sp, #0]
 80044d0:	9301      	str	r3, [sp, #4]
 80044d2:	f000 fb53 	bl	8004b7c <_sbrk_r>
 80044d6:	9b01      	ldr	r3, [sp, #4]
 80044d8:	4283      	cmp	r3, r0
 80044da:	d148      	bne.n	800456e <_malloc_r+0xea>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	0028      	movs	r0, r5
 80044e0:	1aff      	subs	r7, r7, r3
 80044e2:	0039      	movs	r1, r7
 80044e4:	f7ff ffac 	bl	8004440 <sbrk_aligned>
 80044e8:	3001      	adds	r0, #1
 80044ea:	d040      	beq.n	800456e <_malloc_r+0xea>
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	19db      	adds	r3, r3, r7
 80044f0:	6023      	str	r3, [r4, #0]
 80044f2:	6833      	ldr	r3, [r6, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	2a00      	cmp	r2, #0
 80044f8:	d133      	bne.n	8004562 <_malloc_r+0xde>
 80044fa:	9b00      	ldr	r3, [sp, #0]
 80044fc:	6033      	str	r3, [r6, #0]
 80044fe:	e019      	b.n	8004534 <_malloc_r+0xb0>
 8004500:	2b00      	cmp	r3, #0
 8004502:	dac9      	bge.n	8004498 <_malloc_r+0x14>
 8004504:	230c      	movs	r3, #12
 8004506:	602b      	str	r3, [r5, #0]
 8004508:	2000      	movs	r0, #0
 800450a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800450c:	6821      	ldr	r1, [r4, #0]
 800450e:	1bc9      	subs	r1, r1, r7
 8004510:	d420      	bmi.n	8004554 <_malloc_r+0xd0>
 8004512:	290b      	cmp	r1, #11
 8004514:	d90a      	bls.n	800452c <_malloc_r+0xa8>
 8004516:	19e2      	adds	r2, r4, r7
 8004518:	6027      	str	r7, [r4, #0]
 800451a:	42a3      	cmp	r3, r4
 800451c:	d104      	bne.n	8004528 <_malloc_r+0xa4>
 800451e:	6032      	str	r2, [r6, #0]
 8004520:	6863      	ldr	r3, [r4, #4]
 8004522:	6011      	str	r1, [r2, #0]
 8004524:	6053      	str	r3, [r2, #4]
 8004526:	e005      	b.n	8004534 <_malloc_r+0xb0>
 8004528:	605a      	str	r2, [r3, #4]
 800452a:	e7f9      	b.n	8004520 <_malloc_r+0x9c>
 800452c:	6862      	ldr	r2, [r4, #4]
 800452e:	42a3      	cmp	r3, r4
 8004530:	d10e      	bne.n	8004550 <_malloc_r+0xcc>
 8004532:	6032      	str	r2, [r6, #0]
 8004534:	0028      	movs	r0, r5
 8004536:	f000 f82d 	bl	8004594 <__malloc_unlock>
 800453a:	0020      	movs	r0, r4
 800453c:	2207      	movs	r2, #7
 800453e:	300b      	adds	r0, #11
 8004540:	1d23      	adds	r3, r4, #4
 8004542:	4390      	bics	r0, r2
 8004544:	1ac2      	subs	r2, r0, r3
 8004546:	4298      	cmp	r0, r3
 8004548:	d0df      	beq.n	800450a <_malloc_r+0x86>
 800454a:	1a1b      	subs	r3, r3, r0
 800454c:	50a3      	str	r3, [r4, r2]
 800454e:	e7dc      	b.n	800450a <_malloc_r+0x86>
 8004550:	605a      	str	r2, [r3, #4]
 8004552:	e7ef      	b.n	8004534 <_malloc_r+0xb0>
 8004554:	0023      	movs	r3, r4
 8004556:	6864      	ldr	r4, [r4, #4]
 8004558:	e7a6      	b.n	80044a8 <_malloc_r+0x24>
 800455a:	9c00      	ldr	r4, [sp, #0]
 800455c:	6863      	ldr	r3, [r4, #4]
 800455e:	9300      	str	r3, [sp, #0]
 8004560:	e7ad      	b.n	80044be <_malloc_r+0x3a>
 8004562:	001a      	movs	r2, r3
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	42a3      	cmp	r3, r4
 8004568:	d1fb      	bne.n	8004562 <_malloc_r+0xde>
 800456a:	2300      	movs	r3, #0
 800456c:	e7da      	b.n	8004524 <_malloc_r+0xa0>
 800456e:	230c      	movs	r3, #12
 8004570:	0028      	movs	r0, r5
 8004572:	602b      	str	r3, [r5, #0]
 8004574:	f000 f80e 	bl	8004594 <__malloc_unlock>
 8004578:	e7c6      	b.n	8004508 <_malloc_r+0x84>
 800457a:	6007      	str	r7, [r0, #0]
 800457c:	e7da      	b.n	8004534 <_malloc_r+0xb0>
 800457e:	46c0      	nop			@ (mov r8, r8)
 8004580:	20000328 	.word	0x20000328

08004584 <__malloc_lock>:
 8004584:	b510      	push	{r4, lr}
 8004586:	4802      	ldr	r0, [pc, #8]	@ (8004590 <__malloc_lock+0xc>)
 8004588:	f7ff ff0e 	bl	80043a8 <__retarget_lock_acquire_recursive>
 800458c:	bd10      	pop	{r4, pc}
 800458e:	46c0      	nop			@ (mov r8, r8)
 8004590:	20000320 	.word	0x20000320

08004594 <__malloc_unlock>:
 8004594:	b510      	push	{r4, lr}
 8004596:	4802      	ldr	r0, [pc, #8]	@ (80045a0 <__malloc_unlock+0xc>)
 8004598:	f7ff ff07 	bl	80043aa <__retarget_lock_release_recursive>
 800459c:	bd10      	pop	{r4, pc}
 800459e:	46c0      	nop			@ (mov r8, r8)
 80045a0:	20000320 	.word	0x20000320

080045a4 <__ssputs_r>:
 80045a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045a6:	688e      	ldr	r6, [r1, #8]
 80045a8:	b085      	sub	sp, #20
 80045aa:	001f      	movs	r7, r3
 80045ac:	000c      	movs	r4, r1
 80045ae:	680b      	ldr	r3, [r1, #0]
 80045b0:	9002      	str	r0, [sp, #8]
 80045b2:	9203      	str	r2, [sp, #12]
 80045b4:	42be      	cmp	r6, r7
 80045b6:	d830      	bhi.n	800461a <__ssputs_r+0x76>
 80045b8:	210c      	movs	r1, #12
 80045ba:	5e62      	ldrsh	r2, [r4, r1]
 80045bc:	2190      	movs	r1, #144	@ 0x90
 80045be:	00c9      	lsls	r1, r1, #3
 80045c0:	420a      	tst	r2, r1
 80045c2:	d028      	beq.n	8004616 <__ssputs_r+0x72>
 80045c4:	2003      	movs	r0, #3
 80045c6:	6921      	ldr	r1, [r4, #16]
 80045c8:	1a5b      	subs	r3, r3, r1
 80045ca:	9301      	str	r3, [sp, #4]
 80045cc:	6963      	ldr	r3, [r4, #20]
 80045ce:	4343      	muls	r3, r0
 80045d0:	9801      	ldr	r0, [sp, #4]
 80045d2:	0fdd      	lsrs	r5, r3, #31
 80045d4:	18ed      	adds	r5, r5, r3
 80045d6:	1c7b      	adds	r3, r7, #1
 80045d8:	181b      	adds	r3, r3, r0
 80045da:	106d      	asrs	r5, r5, #1
 80045dc:	42ab      	cmp	r3, r5
 80045de:	d900      	bls.n	80045e2 <__ssputs_r+0x3e>
 80045e0:	001d      	movs	r5, r3
 80045e2:	0552      	lsls	r2, r2, #21
 80045e4:	d528      	bpl.n	8004638 <__ssputs_r+0x94>
 80045e6:	0029      	movs	r1, r5
 80045e8:	9802      	ldr	r0, [sp, #8]
 80045ea:	f7ff ff4b 	bl	8004484 <_malloc_r>
 80045ee:	1e06      	subs	r6, r0, #0
 80045f0:	d02c      	beq.n	800464c <__ssputs_r+0xa8>
 80045f2:	9a01      	ldr	r2, [sp, #4]
 80045f4:	6921      	ldr	r1, [r4, #16]
 80045f6:	f000 fade 	bl	8004bb6 <memcpy>
 80045fa:	89a2      	ldrh	r2, [r4, #12]
 80045fc:	4b18      	ldr	r3, [pc, #96]	@ (8004660 <__ssputs_r+0xbc>)
 80045fe:	401a      	ands	r2, r3
 8004600:	2380      	movs	r3, #128	@ 0x80
 8004602:	4313      	orrs	r3, r2
 8004604:	81a3      	strh	r3, [r4, #12]
 8004606:	9b01      	ldr	r3, [sp, #4]
 8004608:	6126      	str	r6, [r4, #16]
 800460a:	18f6      	adds	r6, r6, r3
 800460c:	6026      	str	r6, [r4, #0]
 800460e:	003e      	movs	r6, r7
 8004610:	6165      	str	r5, [r4, #20]
 8004612:	1aed      	subs	r5, r5, r3
 8004614:	60a5      	str	r5, [r4, #8]
 8004616:	42be      	cmp	r6, r7
 8004618:	d900      	bls.n	800461c <__ssputs_r+0x78>
 800461a:	003e      	movs	r6, r7
 800461c:	0032      	movs	r2, r6
 800461e:	9903      	ldr	r1, [sp, #12]
 8004620:	6820      	ldr	r0, [r4, #0]
 8004622:	f000 fa99 	bl	8004b58 <memmove>
 8004626:	2000      	movs	r0, #0
 8004628:	68a3      	ldr	r3, [r4, #8]
 800462a:	1b9b      	subs	r3, r3, r6
 800462c:	60a3      	str	r3, [r4, #8]
 800462e:	6823      	ldr	r3, [r4, #0]
 8004630:	199b      	adds	r3, r3, r6
 8004632:	6023      	str	r3, [r4, #0]
 8004634:	b005      	add	sp, #20
 8004636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004638:	002a      	movs	r2, r5
 800463a:	9802      	ldr	r0, [sp, #8]
 800463c:	f000 fac4 	bl	8004bc8 <_realloc_r>
 8004640:	1e06      	subs	r6, r0, #0
 8004642:	d1e0      	bne.n	8004606 <__ssputs_r+0x62>
 8004644:	6921      	ldr	r1, [r4, #16]
 8004646:	9802      	ldr	r0, [sp, #8]
 8004648:	f7ff feb0 	bl	80043ac <_free_r>
 800464c:	230c      	movs	r3, #12
 800464e:	2001      	movs	r0, #1
 8004650:	9a02      	ldr	r2, [sp, #8]
 8004652:	4240      	negs	r0, r0
 8004654:	6013      	str	r3, [r2, #0]
 8004656:	89a2      	ldrh	r2, [r4, #12]
 8004658:	3334      	adds	r3, #52	@ 0x34
 800465a:	4313      	orrs	r3, r2
 800465c:	81a3      	strh	r3, [r4, #12]
 800465e:	e7e9      	b.n	8004634 <__ssputs_r+0x90>
 8004660:	fffffb7f 	.word	0xfffffb7f

08004664 <_svfiprintf_r>:
 8004664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004666:	b0a1      	sub	sp, #132	@ 0x84
 8004668:	9003      	str	r0, [sp, #12]
 800466a:	001d      	movs	r5, r3
 800466c:	898b      	ldrh	r3, [r1, #12]
 800466e:	000f      	movs	r7, r1
 8004670:	0016      	movs	r6, r2
 8004672:	061b      	lsls	r3, r3, #24
 8004674:	d511      	bpl.n	800469a <_svfiprintf_r+0x36>
 8004676:	690b      	ldr	r3, [r1, #16]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d10e      	bne.n	800469a <_svfiprintf_r+0x36>
 800467c:	2140      	movs	r1, #64	@ 0x40
 800467e:	f7ff ff01 	bl	8004484 <_malloc_r>
 8004682:	6038      	str	r0, [r7, #0]
 8004684:	6138      	str	r0, [r7, #16]
 8004686:	2800      	cmp	r0, #0
 8004688:	d105      	bne.n	8004696 <_svfiprintf_r+0x32>
 800468a:	230c      	movs	r3, #12
 800468c:	9a03      	ldr	r2, [sp, #12]
 800468e:	6013      	str	r3, [r2, #0]
 8004690:	2001      	movs	r0, #1
 8004692:	4240      	negs	r0, r0
 8004694:	e0cf      	b.n	8004836 <_svfiprintf_r+0x1d2>
 8004696:	2340      	movs	r3, #64	@ 0x40
 8004698:	617b      	str	r3, [r7, #20]
 800469a:	2300      	movs	r3, #0
 800469c:	ac08      	add	r4, sp, #32
 800469e:	6163      	str	r3, [r4, #20]
 80046a0:	3320      	adds	r3, #32
 80046a2:	7663      	strb	r3, [r4, #25]
 80046a4:	3310      	adds	r3, #16
 80046a6:	76a3      	strb	r3, [r4, #26]
 80046a8:	9507      	str	r5, [sp, #28]
 80046aa:	0035      	movs	r5, r6
 80046ac:	782b      	ldrb	r3, [r5, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <_svfiprintf_r+0x52>
 80046b2:	2b25      	cmp	r3, #37	@ 0x25
 80046b4:	d148      	bne.n	8004748 <_svfiprintf_r+0xe4>
 80046b6:	1bab      	subs	r3, r5, r6
 80046b8:	9305      	str	r3, [sp, #20]
 80046ba:	42b5      	cmp	r5, r6
 80046bc:	d00b      	beq.n	80046d6 <_svfiprintf_r+0x72>
 80046be:	0032      	movs	r2, r6
 80046c0:	0039      	movs	r1, r7
 80046c2:	9803      	ldr	r0, [sp, #12]
 80046c4:	f7ff ff6e 	bl	80045a4 <__ssputs_r>
 80046c8:	3001      	adds	r0, #1
 80046ca:	d100      	bne.n	80046ce <_svfiprintf_r+0x6a>
 80046cc:	e0ae      	b.n	800482c <_svfiprintf_r+0x1c8>
 80046ce:	6963      	ldr	r3, [r4, #20]
 80046d0:	9a05      	ldr	r2, [sp, #20]
 80046d2:	189b      	adds	r3, r3, r2
 80046d4:	6163      	str	r3, [r4, #20]
 80046d6:	782b      	ldrb	r3, [r5, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d100      	bne.n	80046de <_svfiprintf_r+0x7a>
 80046dc:	e0a6      	b.n	800482c <_svfiprintf_r+0x1c8>
 80046de:	2201      	movs	r2, #1
 80046e0:	2300      	movs	r3, #0
 80046e2:	4252      	negs	r2, r2
 80046e4:	6062      	str	r2, [r4, #4]
 80046e6:	a904      	add	r1, sp, #16
 80046e8:	3254      	adds	r2, #84	@ 0x54
 80046ea:	1852      	adds	r2, r2, r1
 80046ec:	1c6e      	adds	r6, r5, #1
 80046ee:	6023      	str	r3, [r4, #0]
 80046f0:	60e3      	str	r3, [r4, #12]
 80046f2:	60a3      	str	r3, [r4, #8]
 80046f4:	7013      	strb	r3, [r2, #0]
 80046f6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80046f8:	4b54      	ldr	r3, [pc, #336]	@ (800484c <_svfiprintf_r+0x1e8>)
 80046fa:	2205      	movs	r2, #5
 80046fc:	0018      	movs	r0, r3
 80046fe:	7831      	ldrb	r1, [r6, #0]
 8004700:	9305      	str	r3, [sp, #20]
 8004702:	f000 fa4d 	bl	8004ba0 <memchr>
 8004706:	1c75      	adds	r5, r6, #1
 8004708:	2800      	cmp	r0, #0
 800470a:	d11f      	bne.n	800474c <_svfiprintf_r+0xe8>
 800470c:	6822      	ldr	r2, [r4, #0]
 800470e:	06d3      	lsls	r3, r2, #27
 8004710:	d504      	bpl.n	800471c <_svfiprintf_r+0xb8>
 8004712:	2353      	movs	r3, #83	@ 0x53
 8004714:	a904      	add	r1, sp, #16
 8004716:	185b      	adds	r3, r3, r1
 8004718:	2120      	movs	r1, #32
 800471a:	7019      	strb	r1, [r3, #0]
 800471c:	0713      	lsls	r3, r2, #28
 800471e:	d504      	bpl.n	800472a <_svfiprintf_r+0xc6>
 8004720:	2353      	movs	r3, #83	@ 0x53
 8004722:	a904      	add	r1, sp, #16
 8004724:	185b      	adds	r3, r3, r1
 8004726:	212b      	movs	r1, #43	@ 0x2b
 8004728:	7019      	strb	r1, [r3, #0]
 800472a:	7833      	ldrb	r3, [r6, #0]
 800472c:	2b2a      	cmp	r3, #42	@ 0x2a
 800472e:	d016      	beq.n	800475e <_svfiprintf_r+0xfa>
 8004730:	0035      	movs	r5, r6
 8004732:	2100      	movs	r1, #0
 8004734:	200a      	movs	r0, #10
 8004736:	68e3      	ldr	r3, [r4, #12]
 8004738:	782a      	ldrb	r2, [r5, #0]
 800473a:	1c6e      	adds	r6, r5, #1
 800473c:	3a30      	subs	r2, #48	@ 0x30
 800473e:	2a09      	cmp	r2, #9
 8004740:	d950      	bls.n	80047e4 <_svfiprintf_r+0x180>
 8004742:	2900      	cmp	r1, #0
 8004744:	d111      	bne.n	800476a <_svfiprintf_r+0x106>
 8004746:	e017      	b.n	8004778 <_svfiprintf_r+0x114>
 8004748:	3501      	adds	r5, #1
 800474a:	e7af      	b.n	80046ac <_svfiprintf_r+0x48>
 800474c:	9b05      	ldr	r3, [sp, #20]
 800474e:	6822      	ldr	r2, [r4, #0]
 8004750:	1ac0      	subs	r0, r0, r3
 8004752:	2301      	movs	r3, #1
 8004754:	4083      	lsls	r3, r0
 8004756:	4313      	orrs	r3, r2
 8004758:	002e      	movs	r6, r5
 800475a:	6023      	str	r3, [r4, #0]
 800475c:	e7cc      	b.n	80046f8 <_svfiprintf_r+0x94>
 800475e:	9b07      	ldr	r3, [sp, #28]
 8004760:	1d19      	adds	r1, r3, #4
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	9107      	str	r1, [sp, #28]
 8004766:	2b00      	cmp	r3, #0
 8004768:	db01      	blt.n	800476e <_svfiprintf_r+0x10a>
 800476a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800476c:	e004      	b.n	8004778 <_svfiprintf_r+0x114>
 800476e:	425b      	negs	r3, r3
 8004770:	60e3      	str	r3, [r4, #12]
 8004772:	2302      	movs	r3, #2
 8004774:	4313      	orrs	r3, r2
 8004776:	6023      	str	r3, [r4, #0]
 8004778:	782b      	ldrb	r3, [r5, #0]
 800477a:	2b2e      	cmp	r3, #46	@ 0x2e
 800477c:	d10c      	bne.n	8004798 <_svfiprintf_r+0x134>
 800477e:	786b      	ldrb	r3, [r5, #1]
 8004780:	2b2a      	cmp	r3, #42	@ 0x2a
 8004782:	d134      	bne.n	80047ee <_svfiprintf_r+0x18a>
 8004784:	9b07      	ldr	r3, [sp, #28]
 8004786:	3502      	adds	r5, #2
 8004788:	1d1a      	adds	r2, r3, #4
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	9207      	str	r2, [sp, #28]
 800478e:	2b00      	cmp	r3, #0
 8004790:	da01      	bge.n	8004796 <_svfiprintf_r+0x132>
 8004792:	2301      	movs	r3, #1
 8004794:	425b      	negs	r3, r3
 8004796:	9309      	str	r3, [sp, #36]	@ 0x24
 8004798:	4e2d      	ldr	r6, [pc, #180]	@ (8004850 <_svfiprintf_r+0x1ec>)
 800479a:	2203      	movs	r2, #3
 800479c:	0030      	movs	r0, r6
 800479e:	7829      	ldrb	r1, [r5, #0]
 80047a0:	f000 f9fe 	bl	8004ba0 <memchr>
 80047a4:	2800      	cmp	r0, #0
 80047a6:	d006      	beq.n	80047b6 <_svfiprintf_r+0x152>
 80047a8:	2340      	movs	r3, #64	@ 0x40
 80047aa:	1b80      	subs	r0, r0, r6
 80047ac:	4083      	lsls	r3, r0
 80047ae:	6822      	ldr	r2, [r4, #0]
 80047b0:	3501      	adds	r5, #1
 80047b2:	4313      	orrs	r3, r2
 80047b4:	6023      	str	r3, [r4, #0]
 80047b6:	7829      	ldrb	r1, [r5, #0]
 80047b8:	2206      	movs	r2, #6
 80047ba:	4826      	ldr	r0, [pc, #152]	@ (8004854 <_svfiprintf_r+0x1f0>)
 80047bc:	1c6e      	adds	r6, r5, #1
 80047be:	7621      	strb	r1, [r4, #24]
 80047c0:	f000 f9ee 	bl	8004ba0 <memchr>
 80047c4:	2800      	cmp	r0, #0
 80047c6:	d038      	beq.n	800483a <_svfiprintf_r+0x1d6>
 80047c8:	4b23      	ldr	r3, [pc, #140]	@ (8004858 <_svfiprintf_r+0x1f4>)
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d122      	bne.n	8004814 <_svfiprintf_r+0x1b0>
 80047ce:	2207      	movs	r2, #7
 80047d0:	9b07      	ldr	r3, [sp, #28]
 80047d2:	3307      	adds	r3, #7
 80047d4:	4393      	bics	r3, r2
 80047d6:	3308      	adds	r3, #8
 80047d8:	9307      	str	r3, [sp, #28]
 80047da:	6963      	ldr	r3, [r4, #20]
 80047dc:	9a04      	ldr	r2, [sp, #16]
 80047de:	189b      	adds	r3, r3, r2
 80047e0:	6163      	str	r3, [r4, #20]
 80047e2:	e762      	b.n	80046aa <_svfiprintf_r+0x46>
 80047e4:	4343      	muls	r3, r0
 80047e6:	0035      	movs	r5, r6
 80047e8:	2101      	movs	r1, #1
 80047ea:	189b      	adds	r3, r3, r2
 80047ec:	e7a4      	b.n	8004738 <_svfiprintf_r+0xd4>
 80047ee:	2300      	movs	r3, #0
 80047f0:	200a      	movs	r0, #10
 80047f2:	0019      	movs	r1, r3
 80047f4:	3501      	adds	r5, #1
 80047f6:	6063      	str	r3, [r4, #4]
 80047f8:	782a      	ldrb	r2, [r5, #0]
 80047fa:	1c6e      	adds	r6, r5, #1
 80047fc:	3a30      	subs	r2, #48	@ 0x30
 80047fe:	2a09      	cmp	r2, #9
 8004800:	d903      	bls.n	800480a <_svfiprintf_r+0x1a6>
 8004802:	2b00      	cmp	r3, #0
 8004804:	d0c8      	beq.n	8004798 <_svfiprintf_r+0x134>
 8004806:	9109      	str	r1, [sp, #36]	@ 0x24
 8004808:	e7c6      	b.n	8004798 <_svfiprintf_r+0x134>
 800480a:	4341      	muls	r1, r0
 800480c:	0035      	movs	r5, r6
 800480e:	2301      	movs	r3, #1
 8004810:	1889      	adds	r1, r1, r2
 8004812:	e7f1      	b.n	80047f8 <_svfiprintf_r+0x194>
 8004814:	aa07      	add	r2, sp, #28
 8004816:	9200      	str	r2, [sp, #0]
 8004818:	0021      	movs	r1, r4
 800481a:	003a      	movs	r2, r7
 800481c:	4b0f      	ldr	r3, [pc, #60]	@ (800485c <_svfiprintf_r+0x1f8>)
 800481e:	9803      	ldr	r0, [sp, #12]
 8004820:	e000      	b.n	8004824 <_svfiprintf_r+0x1c0>
 8004822:	bf00      	nop
 8004824:	9004      	str	r0, [sp, #16]
 8004826:	9b04      	ldr	r3, [sp, #16]
 8004828:	3301      	adds	r3, #1
 800482a:	d1d6      	bne.n	80047da <_svfiprintf_r+0x176>
 800482c:	89bb      	ldrh	r3, [r7, #12]
 800482e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004830:	065b      	lsls	r3, r3, #25
 8004832:	d500      	bpl.n	8004836 <_svfiprintf_r+0x1d2>
 8004834:	e72c      	b.n	8004690 <_svfiprintf_r+0x2c>
 8004836:	b021      	add	sp, #132	@ 0x84
 8004838:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800483a:	aa07      	add	r2, sp, #28
 800483c:	9200      	str	r2, [sp, #0]
 800483e:	0021      	movs	r1, r4
 8004840:	003a      	movs	r2, r7
 8004842:	4b06      	ldr	r3, [pc, #24]	@ (800485c <_svfiprintf_r+0x1f8>)
 8004844:	9803      	ldr	r0, [sp, #12]
 8004846:	f000 f87b 	bl	8004940 <_printf_i>
 800484a:	e7eb      	b.n	8004824 <_svfiprintf_r+0x1c0>
 800484c:	08004d14 	.word	0x08004d14
 8004850:	08004d1a 	.word	0x08004d1a
 8004854:	08004d1e 	.word	0x08004d1e
 8004858:	00000000 	.word	0x00000000
 800485c:	080045a5 	.word	0x080045a5

08004860 <_printf_common>:
 8004860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004862:	0016      	movs	r6, r2
 8004864:	9301      	str	r3, [sp, #4]
 8004866:	688a      	ldr	r2, [r1, #8]
 8004868:	690b      	ldr	r3, [r1, #16]
 800486a:	000c      	movs	r4, r1
 800486c:	9000      	str	r0, [sp, #0]
 800486e:	4293      	cmp	r3, r2
 8004870:	da00      	bge.n	8004874 <_printf_common+0x14>
 8004872:	0013      	movs	r3, r2
 8004874:	0022      	movs	r2, r4
 8004876:	6033      	str	r3, [r6, #0]
 8004878:	3243      	adds	r2, #67	@ 0x43
 800487a:	7812      	ldrb	r2, [r2, #0]
 800487c:	2a00      	cmp	r2, #0
 800487e:	d001      	beq.n	8004884 <_printf_common+0x24>
 8004880:	3301      	adds	r3, #1
 8004882:	6033      	str	r3, [r6, #0]
 8004884:	6823      	ldr	r3, [r4, #0]
 8004886:	069b      	lsls	r3, r3, #26
 8004888:	d502      	bpl.n	8004890 <_printf_common+0x30>
 800488a:	6833      	ldr	r3, [r6, #0]
 800488c:	3302      	adds	r3, #2
 800488e:	6033      	str	r3, [r6, #0]
 8004890:	6822      	ldr	r2, [r4, #0]
 8004892:	2306      	movs	r3, #6
 8004894:	0015      	movs	r5, r2
 8004896:	401d      	ands	r5, r3
 8004898:	421a      	tst	r2, r3
 800489a:	d027      	beq.n	80048ec <_printf_common+0x8c>
 800489c:	0023      	movs	r3, r4
 800489e:	3343      	adds	r3, #67	@ 0x43
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	1e5a      	subs	r2, r3, #1
 80048a4:	4193      	sbcs	r3, r2
 80048a6:	6822      	ldr	r2, [r4, #0]
 80048a8:	0692      	lsls	r2, r2, #26
 80048aa:	d430      	bmi.n	800490e <_printf_common+0xae>
 80048ac:	0022      	movs	r2, r4
 80048ae:	9901      	ldr	r1, [sp, #4]
 80048b0:	9800      	ldr	r0, [sp, #0]
 80048b2:	9d08      	ldr	r5, [sp, #32]
 80048b4:	3243      	adds	r2, #67	@ 0x43
 80048b6:	47a8      	blx	r5
 80048b8:	3001      	adds	r0, #1
 80048ba:	d025      	beq.n	8004908 <_printf_common+0xa8>
 80048bc:	2206      	movs	r2, #6
 80048be:	6823      	ldr	r3, [r4, #0]
 80048c0:	2500      	movs	r5, #0
 80048c2:	4013      	ands	r3, r2
 80048c4:	2b04      	cmp	r3, #4
 80048c6:	d105      	bne.n	80048d4 <_printf_common+0x74>
 80048c8:	6833      	ldr	r3, [r6, #0]
 80048ca:	68e5      	ldr	r5, [r4, #12]
 80048cc:	1aed      	subs	r5, r5, r3
 80048ce:	43eb      	mvns	r3, r5
 80048d0:	17db      	asrs	r3, r3, #31
 80048d2:	401d      	ands	r5, r3
 80048d4:	68a3      	ldr	r3, [r4, #8]
 80048d6:	6922      	ldr	r2, [r4, #16]
 80048d8:	4293      	cmp	r3, r2
 80048da:	dd01      	ble.n	80048e0 <_printf_common+0x80>
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	18ed      	adds	r5, r5, r3
 80048e0:	2600      	movs	r6, #0
 80048e2:	42b5      	cmp	r5, r6
 80048e4:	d120      	bne.n	8004928 <_printf_common+0xc8>
 80048e6:	2000      	movs	r0, #0
 80048e8:	e010      	b.n	800490c <_printf_common+0xac>
 80048ea:	3501      	adds	r5, #1
 80048ec:	68e3      	ldr	r3, [r4, #12]
 80048ee:	6832      	ldr	r2, [r6, #0]
 80048f0:	1a9b      	subs	r3, r3, r2
 80048f2:	42ab      	cmp	r3, r5
 80048f4:	ddd2      	ble.n	800489c <_printf_common+0x3c>
 80048f6:	0022      	movs	r2, r4
 80048f8:	2301      	movs	r3, #1
 80048fa:	9901      	ldr	r1, [sp, #4]
 80048fc:	9800      	ldr	r0, [sp, #0]
 80048fe:	9f08      	ldr	r7, [sp, #32]
 8004900:	3219      	adds	r2, #25
 8004902:	47b8      	blx	r7
 8004904:	3001      	adds	r0, #1
 8004906:	d1f0      	bne.n	80048ea <_printf_common+0x8a>
 8004908:	2001      	movs	r0, #1
 800490a:	4240      	negs	r0, r0
 800490c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800490e:	2030      	movs	r0, #48	@ 0x30
 8004910:	18e1      	adds	r1, r4, r3
 8004912:	3143      	adds	r1, #67	@ 0x43
 8004914:	7008      	strb	r0, [r1, #0]
 8004916:	0021      	movs	r1, r4
 8004918:	1c5a      	adds	r2, r3, #1
 800491a:	3145      	adds	r1, #69	@ 0x45
 800491c:	7809      	ldrb	r1, [r1, #0]
 800491e:	18a2      	adds	r2, r4, r2
 8004920:	3243      	adds	r2, #67	@ 0x43
 8004922:	3302      	adds	r3, #2
 8004924:	7011      	strb	r1, [r2, #0]
 8004926:	e7c1      	b.n	80048ac <_printf_common+0x4c>
 8004928:	0022      	movs	r2, r4
 800492a:	2301      	movs	r3, #1
 800492c:	9901      	ldr	r1, [sp, #4]
 800492e:	9800      	ldr	r0, [sp, #0]
 8004930:	9f08      	ldr	r7, [sp, #32]
 8004932:	321a      	adds	r2, #26
 8004934:	47b8      	blx	r7
 8004936:	3001      	adds	r0, #1
 8004938:	d0e6      	beq.n	8004908 <_printf_common+0xa8>
 800493a:	3601      	adds	r6, #1
 800493c:	e7d1      	b.n	80048e2 <_printf_common+0x82>
	...

08004940 <_printf_i>:
 8004940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004942:	b08b      	sub	sp, #44	@ 0x2c
 8004944:	9206      	str	r2, [sp, #24]
 8004946:	000a      	movs	r2, r1
 8004948:	3243      	adds	r2, #67	@ 0x43
 800494a:	9307      	str	r3, [sp, #28]
 800494c:	9005      	str	r0, [sp, #20]
 800494e:	9203      	str	r2, [sp, #12]
 8004950:	7e0a      	ldrb	r2, [r1, #24]
 8004952:	000c      	movs	r4, r1
 8004954:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004956:	2a78      	cmp	r2, #120	@ 0x78
 8004958:	d809      	bhi.n	800496e <_printf_i+0x2e>
 800495a:	2a62      	cmp	r2, #98	@ 0x62
 800495c:	d80b      	bhi.n	8004976 <_printf_i+0x36>
 800495e:	2a00      	cmp	r2, #0
 8004960:	d100      	bne.n	8004964 <_printf_i+0x24>
 8004962:	e0ba      	b.n	8004ada <_printf_i+0x19a>
 8004964:	497a      	ldr	r1, [pc, #488]	@ (8004b50 <_printf_i+0x210>)
 8004966:	9104      	str	r1, [sp, #16]
 8004968:	2a58      	cmp	r2, #88	@ 0x58
 800496a:	d100      	bne.n	800496e <_printf_i+0x2e>
 800496c:	e08e      	b.n	8004a8c <_printf_i+0x14c>
 800496e:	0025      	movs	r5, r4
 8004970:	3542      	adds	r5, #66	@ 0x42
 8004972:	702a      	strb	r2, [r5, #0]
 8004974:	e022      	b.n	80049bc <_printf_i+0x7c>
 8004976:	0010      	movs	r0, r2
 8004978:	3863      	subs	r0, #99	@ 0x63
 800497a:	2815      	cmp	r0, #21
 800497c:	d8f7      	bhi.n	800496e <_printf_i+0x2e>
 800497e:	f7fb fbc1 	bl	8000104 <__gnu_thumb1_case_shi>
 8004982:	0016      	.short	0x0016
 8004984:	fff6001f 	.word	0xfff6001f
 8004988:	fff6fff6 	.word	0xfff6fff6
 800498c:	001ffff6 	.word	0x001ffff6
 8004990:	fff6fff6 	.word	0xfff6fff6
 8004994:	fff6fff6 	.word	0xfff6fff6
 8004998:	0036009f 	.word	0x0036009f
 800499c:	fff6007e 	.word	0xfff6007e
 80049a0:	00b0fff6 	.word	0x00b0fff6
 80049a4:	0036fff6 	.word	0x0036fff6
 80049a8:	fff6fff6 	.word	0xfff6fff6
 80049ac:	0082      	.short	0x0082
 80049ae:	0025      	movs	r5, r4
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	3542      	adds	r5, #66	@ 0x42
 80049b4:	1d11      	adds	r1, r2, #4
 80049b6:	6019      	str	r1, [r3, #0]
 80049b8:	6813      	ldr	r3, [r2, #0]
 80049ba:	702b      	strb	r3, [r5, #0]
 80049bc:	2301      	movs	r3, #1
 80049be:	e09e      	b.n	8004afe <_printf_i+0x1be>
 80049c0:	6818      	ldr	r0, [r3, #0]
 80049c2:	6809      	ldr	r1, [r1, #0]
 80049c4:	1d02      	adds	r2, r0, #4
 80049c6:	060d      	lsls	r5, r1, #24
 80049c8:	d50b      	bpl.n	80049e2 <_printf_i+0xa2>
 80049ca:	6806      	ldr	r6, [r0, #0]
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	2e00      	cmp	r6, #0
 80049d0:	da03      	bge.n	80049da <_printf_i+0x9a>
 80049d2:	232d      	movs	r3, #45	@ 0x2d
 80049d4:	9a03      	ldr	r2, [sp, #12]
 80049d6:	4276      	negs	r6, r6
 80049d8:	7013      	strb	r3, [r2, #0]
 80049da:	4b5d      	ldr	r3, [pc, #372]	@ (8004b50 <_printf_i+0x210>)
 80049dc:	270a      	movs	r7, #10
 80049de:	9304      	str	r3, [sp, #16]
 80049e0:	e018      	b.n	8004a14 <_printf_i+0xd4>
 80049e2:	6806      	ldr	r6, [r0, #0]
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	0649      	lsls	r1, r1, #25
 80049e8:	d5f1      	bpl.n	80049ce <_printf_i+0x8e>
 80049ea:	b236      	sxth	r6, r6
 80049ec:	e7ef      	b.n	80049ce <_printf_i+0x8e>
 80049ee:	6808      	ldr	r0, [r1, #0]
 80049f0:	6819      	ldr	r1, [r3, #0]
 80049f2:	c940      	ldmia	r1!, {r6}
 80049f4:	0605      	lsls	r5, r0, #24
 80049f6:	d402      	bmi.n	80049fe <_printf_i+0xbe>
 80049f8:	0640      	lsls	r0, r0, #25
 80049fa:	d500      	bpl.n	80049fe <_printf_i+0xbe>
 80049fc:	b2b6      	uxth	r6, r6
 80049fe:	6019      	str	r1, [r3, #0]
 8004a00:	4b53      	ldr	r3, [pc, #332]	@ (8004b50 <_printf_i+0x210>)
 8004a02:	270a      	movs	r7, #10
 8004a04:	9304      	str	r3, [sp, #16]
 8004a06:	2a6f      	cmp	r2, #111	@ 0x6f
 8004a08:	d100      	bne.n	8004a0c <_printf_i+0xcc>
 8004a0a:	3f02      	subs	r7, #2
 8004a0c:	0023      	movs	r3, r4
 8004a0e:	2200      	movs	r2, #0
 8004a10:	3343      	adds	r3, #67	@ 0x43
 8004a12:	701a      	strb	r2, [r3, #0]
 8004a14:	6863      	ldr	r3, [r4, #4]
 8004a16:	60a3      	str	r3, [r4, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	db06      	blt.n	8004a2a <_printf_i+0xea>
 8004a1c:	2104      	movs	r1, #4
 8004a1e:	6822      	ldr	r2, [r4, #0]
 8004a20:	9d03      	ldr	r5, [sp, #12]
 8004a22:	438a      	bics	r2, r1
 8004a24:	6022      	str	r2, [r4, #0]
 8004a26:	4333      	orrs	r3, r6
 8004a28:	d00c      	beq.n	8004a44 <_printf_i+0x104>
 8004a2a:	9d03      	ldr	r5, [sp, #12]
 8004a2c:	0030      	movs	r0, r6
 8004a2e:	0039      	movs	r1, r7
 8004a30:	f7fb fbf8 	bl	8000224 <__aeabi_uidivmod>
 8004a34:	9b04      	ldr	r3, [sp, #16]
 8004a36:	3d01      	subs	r5, #1
 8004a38:	5c5b      	ldrb	r3, [r3, r1]
 8004a3a:	702b      	strb	r3, [r5, #0]
 8004a3c:	0033      	movs	r3, r6
 8004a3e:	0006      	movs	r6, r0
 8004a40:	429f      	cmp	r7, r3
 8004a42:	d9f3      	bls.n	8004a2c <_printf_i+0xec>
 8004a44:	2f08      	cmp	r7, #8
 8004a46:	d109      	bne.n	8004a5c <_printf_i+0x11c>
 8004a48:	6823      	ldr	r3, [r4, #0]
 8004a4a:	07db      	lsls	r3, r3, #31
 8004a4c:	d506      	bpl.n	8004a5c <_printf_i+0x11c>
 8004a4e:	6862      	ldr	r2, [r4, #4]
 8004a50:	6923      	ldr	r3, [r4, #16]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	dc02      	bgt.n	8004a5c <_printf_i+0x11c>
 8004a56:	2330      	movs	r3, #48	@ 0x30
 8004a58:	3d01      	subs	r5, #1
 8004a5a:	702b      	strb	r3, [r5, #0]
 8004a5c:	9b03      	ldr	r3, [sp, #12]
 8004a5e:	1b5b      	subs	r3, r3, r5
 8004a60:	6123      	str	r3, [r4, #16]
 8004a62:	9b07      	ldr	r3, [sp, #28]
 8004a64:	0021      	movs	r1, r4
 8004a66:	9300      	str	r3, [sp, #0]
 8004a68:	9805      	ldr	r0, [sp, #20]
 8004a6a:	9b06      	ldr	r3, [sp, #24]
 8004a6c:	aa09      	add	r2, sp, #36	@ 0x24
 8004a6e:	f7ff fef7 	bl	8004860 <_printf_common>
 8004a72:	3001      	adds	r0, #1
 8004a74:	d148      	bne.n	8004b08 <_printf_i+0x1c8>
 8004a76:	2001      	movs	r0, #1
 8004a78:	4240      	negs	r0, r0
 8004a7a:	b00b      	add	sp, #44	@ 0x2c
 8004a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a7e:	2220      	movs	r2, #32
 8004a80:	6809      	ldr	r1, [r1, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	6022      	str	r2, [r4, #0]
 8004a86:	2278      	movs	r2, #120	@ 0x78
 8004a88:	4932      	ldr	r1, [pc, #200]	@ (8004b54 <_printf_i+0x214>)
 8004a8a:	9104      	str	r1, [sp, #16]
 8004a8c:	0021      	movs	r1, r4
 8004a8e:	3145      	adds	r1, #69	@ 0x45
 8004a90:	700a      	strb	r2, [r1, #0]
 8004a92:	6819      	ldr	r1, [r3, #0]
 8004a94:	6822      	ldr	r2, [r4, #0]
 8004a96:	c940      	ldmia	r1!, {r6}
 8004a98:	0610      	lsls	r0, r2, #24
 8004a9a:	d402      	bmi.n	8004aa2 <_printf_i+0x162>
 8004a9c:	0650      	lsls	r0, r2, #25
 8004a9e:	d500      	bpl.n	8004aa2 <_printf_i+0x162>
 8004aa0:	b2b6      	uxth	r6, r6
 8004aa2:	6019      	str	r1, [r3, #0]
 8004aa4:	07d3      	lsls	r3, r2, #31
 8004aa6:	d502      	bpl.n	8004aae <_printf_i+0x16e>
 8004aa8:	2320      	movs	r3, #32
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	6023      	str	r3, [r4, #0]
 8004aae:	2e00      	cmp	r6, #0
 8004ab0:	d001      	beq.n	8004ab6 <_printf_i+0x176>
 8004ab2:	2710      	movs	r7, #16
 8004ab4:	e7aa      	b.n	8004a0c <_printf_i+0xcc>
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	6823      	ldr	r3, [r4, #0]
 8004aba:	4393      	bics	r3, r2
 8004abc:	6023      	str	r3, [r4, #0]
 8004abe:	e7f8      	b.n	8004ab2 <_printf_i+0x172>
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	680d      	ldr	r5, [r1, #0]
 8004ac4:	1d10      	adds	r0, r2, #4
 8004ac6:	6949      	ldr	r1, [r1, #20]
 8004ac8:	6018      	str	r0, [r3, #0]
 8004aca:	6813      	ldr	r3, [r2, #0]
 8004acc:	062e      	lsls	r6, r5, #24
 8004ace:	d501      	bpl.n	8004ad4 <_printf_i+0x194>
 8004ad0:	6019      	str	r1, [r3, #0]
 8004ad2:	e002      	b.n	8004ada <_printf_i+0x19a>
 8004ad4:	066d      	lsls	r5, r5, #25
 8004ad6:	d5fb      	bpl.n	8004ad0 <_printf_i+0x190>
 8004ad8:	8019      	strh	r1, [r3, #0]
 8004ada:	2300      	movs	r3, #0
 8004adc:	9d03      	ldr	r5, [sp, #12]
 8004ade:	6123      	str	r3, [r4, #16]
 8004ae0:	e7bf      	b.n	8004a62 <_printf_i+0x122>
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	1d11      	adds	r1, r2, #4
 8004ae6:	6019      	str	r1, [r3, #0]
 8004ae8:	6815      	ldr	r5, [r2, #0]
 8004aea:	2100      	movs	r1, #0
 8004aec:	0028      	movs	r0, r5
 8004aee:	6862      	ldr	r2, [r4, #4]
 8004af0:	f000 f856 	bl	8004ba0 <memchr>
 8004af4:	2800      	cmp	r0, #0
 8004af6:	d001      	beq.n	8004afc <_printf_i+0x1bc>
 8004af8:	1b40      	subs	r0, r0, r5
 8004afa:	6060      	str	r0, [r4, #4]
 8004afc:	6863      	ldr	r3, [r4, #4]
 8004afe:	6123      	str	r3, [r4, #16]
 8004b00:	2300      	movs	r3, #0
 8004b02:	9a03      	ldr	r2, [sp, #12]
 8004b04:	7013      	strb	r3, [r2, #0]
 8004b06:	e7ac      	b.n	8004a62 <_printf_i+0x122>
 8004b08:	002a      	movs	r2, r5
 8004b0a:	6923      	ldr	r3, [r4, #16]
 8004b0c:	9906      	ldr	r1, [sp, #24]
 8004b0e:	9805      	ldr	r0, [sp, #20]
 8004b10:	9d07      	ldr	r5, [sp, #28]
 8004b12:	47a8      	blx	r5
 8004b14:	3001      	adds	r0, #1
 8004b16:	d0ae      	beq.n	8004a76 <_printf_i+0x136>
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	079b      	lsls	r3, r3, #30
 8004b1c:	d415      	bmi.n	8004b4a <_printf_i+0x20a>
 8004b1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b20:	68e0      	ldr	r0, [r4, #12]
 8004b22:	4298      	cmp	r0, r3
 8004b24:	daa9      	bge.n	8004a7a <_printf_i+0x13a>
 8004b26:	0018      	movs	r0, r3
 8004b28:	e7a7      	b.n	8004a7a <_printf_i+0x13a>
 8004b2a:	0022      	movs	r2, r4
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	9906      	ldr	r1, [sp, #24]
 8004b30:	9805      	ldr	r0, [sp, #20]
 8004b32:	9e07      	ldr	r6, [sp, #28]
 8004b34:	3219      	adds	r2, #25
 8004b36:	47b0      	blx	r6
 8004b38:	3001      	adds	r0, #1
 8004b3a:	d09c      	beq.n	8004a76 <_printf_i+0x136>
 8004b3c:	3501      	adds	r5, #1
 8004b3e:	68e3      	ldr	r3, [r4, #12]
 8004b40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b42:	1a9b      	subs	r3, r3, r2
 8004b44:	42ab      	cmp	r3, r5
 8004b46:	dcf0      	bgt.n	8004b2a <_printf_i+0x1ea>
 8004b48:	e7e9      	b.n	8004b1e <_printf_i+0x1de>
 8004b4a:	2500      	movs	r5, #0
 8004b4c:	e7f7      	b.n	8004b3e <_printf_i+0x1fe>
 8004b4e:	46c0      	nop			@ (mov r8, r8)
 8004b50:	08004d25 	.word	0x08004d25
 8004b54:	08004d36 	.word	0x08004d36

08004b58 <memmove>:
 8004b58:	b510      	push	{r4, lr}
 8004b5a:	4288      	cmp	r0, r1
 8004b5c:	d902      	bls.n	8004b64 <memmove+0xc>
 8004b5e:	188b      	adds	r3, r1, r2
 8004b60:	4298      	cmp	r0, r3
 8004b62:	d308      	bcc.n	8004b76 <memmove+0x1e>
 8004b64:	2300      	movs	r3, #0
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d007      	beq.n	8004b7a <memmove+0x22>
 8004b6a:	5ccc      	ldrb	r4, [r1, r3]
 8004b6c:	54c4      	strb	r4, [r0, r3]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	e7f9      	b.n	8004b66 <memmove+0xe>
 8004b72:	5c8b      	ldrb	r3, [r1, r2]
 8004b74:	5483      	strb	r3, [r0, r2]
 8004b76:	3a01      	subs	r2, #1
 8004b78:	d2fb      	bcs.n	8004b72 <memmove+0x1a>
 8004b7a:	bd10      	pop	{r4, pc}

08004b7c <_sbrk_r>:
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	b570      	push	{r4, r5, r6, lr}
 8004b80:	4d06      	ldr	r5, [pc, #24]	@ (8004b9c <_sbrk_r+0x20>)
 8004b82:	0004      	movs	r4, r0
 8004b84:	0008      	movs	r0, r1
 8004b86:	602b      	str	r3, [r5, #0]
 8004b88:	f7fc fb4a 	bl	8001220 <_sbrk>
 8004b8c:	1c43      	adds	r3, r0, #1
 8004b8e:	d103      	bne.n	8004b98 <_sbrk_r+0x1c>
 8004b90:	682b      	ldr	r3, [r5, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d000      	beq.n	8004b98 <_sbrk_r+0x1c>
 8004b96:	6023      	str	r3, [r4, #0]
 8004b98:	bd70      	pop	{r4, r5, r6, pc}
 8004b9a:	46c0      	nop			@ (mov r8, r8)
 8004b9c:	2000031c 	.word	0x2000031c

08004ba0 <memchr>:
 8004ba0:	b2c9      	uxtb	r1, r1
 8004ba2:	1882      	adds	r2, r0, r2
 8004ba4:	4290      	cmp	r0, r2
 8004ba6:	d101      	bne.n	8004bac <memchr+0xc>
 8004ba8:	2000      	movs	r0, #0
 8004baa:	4770      	bx	lr
 8004bac:	7803      	ldrb	r3, [r0, #0]
 8004bae:	428b      	cmp	r3, r1
 8004bb0:	d0fb      	beq.n	8004baa <memchr+0xa>
 8004bb2:	3001      	adds	r0, #1
 8004bb4:	e7f6      	b.n	8004ba4 <memchr+0x4>

08004bb6 <memcpy>:
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	b510      	push	{r4, lr}
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d100      	bne.n	8004bc0 <memcpy+0xa>
 8004bbe:	bd10      	pop	{r4, pc}
 8004bc0:	5ccc      	ldrb	r4, [r1, r3]
 8004bc2:	54c4      	strb	r4, [r0, r3]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	e7f8      	b.n	8004bba <memcpy+0x4>

08004bc8 <_realloc_r>:
 8004bc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bca:	0006      	movs	r6, r0
 8004bcc:	000c      	movs	r4, r1
 8004bce:	0015      	movs	r5, r2
 8004bd0:	2900      	cmp	r1, #0
 8004bd2:	d105      	bne.n	8004be0 <_realloc_r+0x18>
 8004bd4:	0011      	movs	r1, r2
 8004bd6:	f7ff fc55 	bl	8004484 <_malloc_r>
 8004bda:	0004      	movs	r4, r0
 8004bdc:	0020      	movs	r0, r4
 8004bde:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004be0:	2a00      	cmp	r2, #0
 8004be2:	d103      	bne.n	8004bec <_realloc_r+0x24>
 8004be4:	f7ff fbe2 	bl	80043ac <_free_r>
 8004be8:	002c      	movs	r4, r5
 8004bea:	e7f7      	b.n	8004bdc <_realloc_r+0x14>
 8004bec:	f000 f81c 	bl	8004c28 <_malloc_usable_size_r>
 8004bf0:	0007      	movs	r7, r0
 8004bf2:	4285      	cmp	r5, r0
 8004bf4:	d802      	bhi.n	8004bfc <_realloc_r+0x34>
 8004bf6:	0843      	lsrs	r3, r0, #1
 8004bf8:	42ab      	cmp	r3, r5
 8004bfa:	d3ef      	bcc.n	8004bdc <_realloc_r+0x14>
 8004bfc:	0029      	movs	r1, r5
 8004bfe:	0030      	movs	r0, r6
 8004c00:	f7ff fc40 	bl	8004484 <_malloc_r>
 8004c04:	9001      	str	r0, [sp, #4]
 8004c06:	2800      	cmp	r0, #0
 8004c08:	d101      	bne.n	8004c0e <_realloc_r+0x46>
 8004c0a:	9c01      	ldr	r4, [sp, #4]
 8004c0c:	e7e6      	b.n	8004bdc <_realloc_r+0x14>
 8004c0e:	002a      	movs	r2, r5
 8004c10:	42bd      	cmp	r5, r7
 8004c12:	d900      	bls.n	8004c16 <_realloc_r+0x4e>
 8004c14:	003a      	movs	r2, r7
 8004c16:	0021      	movs	r1, r4
 8004c18:	9801      	ldr	r0, [sp, #4]
 8004c1a:	f7ff ffcc 	bl	8004bb6 <memcpy>
 8004c1e:	0021      	movs	r1, r4
 8004c20:	0030      	movs	r0, r6
 8004c22:	f7ff fbc3 	bl	80043ac <_free_r>
 8004c26:	e7f0      	b.n	8004c0a <_realloc_r+0x42>

08004c28 <_malloc_usable_size_r>:
 8004c28:	1f0b      	subs	r3, r1, #4
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	1f18      	subs	r0, r3, #4
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	da01      	bge.n	8004c36 <_malloc_usable_size_r+0xe>
 8004c32:	580b      	ldr	r3, [r1, r0]
 8004c34:	18c0      	adds	r0, r0, r3
 8004c36:	4770      	bx	lr

08004c38 <_init>:
 8004c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c3a:	46c0      	nop			@ (mov r8, r8)
 8004c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c3e:	bc08      	pop	{r3}
 8004c40:	469e      	mov	lr, r3
 8004c42:	4770      	bx	lr

08004c44 <_fini>:
 8004c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c46:	46c0      	nop			@ (mov r8, r8)
 8004c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c4a:	bc08      	pop	{r3}
 8004c4c:	469e      	mov	lr, r3
 8004c4e:	4770      	bx	lr
