#cell1 bsmrig32_c CMOS schematic 17408 v7r5.6
# 27-May-92 16:27 27-May-92 16:27 dea9106 * .icn nChannelTransistor .sc
# nChannelTransistor .
V 4
 $H 2 10000 "Asheet" 1 ""; $B "Asheet" 1100 800; $D 1; D
"nChannelTransistor" "nChannelTransistor" 3 "gate" 0 0 1 "source" 30
-20 2 "drain" 30 20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
$N 23 "IN_1" "COM" "OUT_2_S" "OUT_2_S" "IN_3" "IN_3" "DAT_2" "DAT_2"
"IN_2" "IN_2" "DAT_1" "DAT_1" "OUT_1_S" "OUT_1_S" "IN_1" "VSS" "VSS1"
"VSS1" "VSS" "COM" "VDD" "VDD" "BULK"; $C 22; C 22 1 1; C 11 1 2;
C 15 1 3; C 6 1 3; C 7 1 5; C 13 1 5; C 14 1 7; C 8 1 7; C 4 1 9
; C 17 1 9; C 18 1 11; C 5 1 11; C 19 1 13; C 3 1 13; C 20 1 1;
C 9 1 16; C 21 1 17; C 2 1 17; C 12 1 16; C 1 1 2; C 16 1 21; C
10 1 21; $J 2; J 1 "u2" 3 1 1 2 2 1 9 3 1 13 2 1 0 "7" 2 0 "1"; J 1
"u3" 3 1 1 2 2 1 5 3 1 3 2 1 0 "7" 2 0 "1"; $I 2; I 1 "u2" "@" 550
520 4 22 2 1 0 "7" 2 0 "1"; I 1 "u3" "@" 550 400 4 22 2 1 0 "7" 2 0
"1"; $E 31; E 20400002 550 520 1 1 1; E 20400002 520 500 1 1 2; E
20400002 520 540 1 1 3; E 20400002 550 400 1 2 1; E 20400002 520 380
1 2 2; E 20400002 520 420 1 2 3; E 20200002 490 600 + 490 605 "in_1"
1 LB H 0 + 490 585 "" 1 LB H 0 22 0; E 20200002 550 300 + 550 305
"com" 1 LB H 0 + 550 285 "" 1 LB H 0 11 0; E 20200002 470 420 + 470
425 "out_2_s" 1 LB H 0 + 470 405 "" 1 LB H 0 15 0; E 20200002 570 420
+ 570 425 "out_2_s" 1 LB H 0 + 570 405 "" 1 LB H 0 6 0; E 20200002
570 380 + 570 385 "in_3" 1 LB H 0 + 570 365 "" 1 LB H 0 7 0; E
20000002 520 340 0; E 20200002 470 340 + 470 345 "in_3" 1 LB H 0 +
470 325 "" 1 LB H 0 13 0; E 20200002 470 360 + 470 365 "dat_2" 1 LB H
0 + 470 345 "" 1 LB H 0 14 0; E 20200002 570 360 + 570 365 "dat_2" 1
LB H 0 + 570 345 "" 1 LB H 0 8 0; E 20200002 570 500 + 570 505 "in_2"
1 LB H 0 + 570 485 "" 1 LB H 0 4 0; E 20000002 520 460 0; E 20200002
470 460 + 470 465 "in_2" 1 LB H 0 + 470 445 "" 1 LB H 0 17 0; E
20200002 470 480 + 470 485 "dat_1" 1 LB H 0 + 470 465 "" 1 LB H 0 18 0
; E 20200002 570 480 + 570 485 "dat_1" 1 LB H 0 + 570 465 "" 1 LB H 0
5 0; E 20200002 470 540 + 470 545 "out_1_s" 1 LB H 0 + 470 525 "" 1
LB H 0 19 0; E 20200002 570 540 + 570 545 "out_1_s" 1 LB H 0 + 570
525 "" 1 LB H 0 3 0; E 20200002 470 560 + 470 565 "in_1" 1 LB H 0 +
470 545 "" 1 LB H 0 20 0; E 20000002 490 560 0; E 20200002 570 320 +
570 325 "vss" 1 LB H 0 + 570 305 "" 1 LB H 0 9 0; E 20200002 470 580
+ 470 585 "vss1" 1 LB H 0 + 470 565 "" 1 LB H 0 21 0; E 20200002 570
580 + 570 585 "vss1" 1 LB H 0 + 570 565 "" 1 LB H 0 2 0; E 20200002
470 320 + 470 325 "vss" 1 LB H 0 + 470 305 "" 1 LB H 0 12 0; E
20200002 550 600 + 550 605 "com" 1 LB H 0 + 550 585 "" 1 LB H 0 1 0;
E 20200002 470 440 + 470 445 "vdd" 1 LB H 0 + 470 425 "" 1 LB H 0 16 0
; E 20200002 570 440 + 570 445 "vdd" 1 LB H 0 + 570 425 "" 1 LB H 0 10
0; $S 20; S 24 7 2; S 4 1 2; S 8 4 2; S 9 6 2; S 6 10 2; S 5 11
2; S 12 5 2; S 13 12 2; S 14 15 2; S 2 16 2; S 17 2 2; S 18 17 2
; S 19 20 2; S 21 3 2; S 3 22 2; S 23 24 2; S 28 25 2; S 26 27 2
; S 1 29 2; S 30 31 2; $Z;
