

================================================================
== Synthesis Summary Report of 'matmul_1'
================================================================
+ General Information: 
    * Date:           Sun Jun 30 22:43:07 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        MatMul
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                       Modules                      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |          |            |            |     |
    |                       & Loops                      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ matmul_1                                          |     -|  0.00|       65|  650.000|         -|       66|     -|        no|     -|  15 (~0%)|  1935 (~0%)|  1768 (~0%)|    -|
    | + matmul_1_Pipeline_loop_input_A1_loop_input_A2    |     -|  4.79|       11|  110.000|         -|       11|     -|        no|     -|         -|   298 (~0%)|   129 (~0%)|    -|
    |  o loop_input_A1_loop_input_A2                     |     -|  7.30|        9|   90.000|         1|        1|     9|       yes|     -|         -|           -|           -|    -|
    | + matmul_1_Pipeline_loop_input_B1_loop_input_B2    |     -|  4.79|       11|  110.000|         -|       11|     -|        no|     -|         -|   306 (~0%)|   129 (~0%)|    -|
    |  o loop_input_B1_loop_input_B2                     |     -|  7.30|        9|   90.000|         1|        1|     9|       yes|     -|         -|           -|           -|    -|
    | + matmul_1_Pipeline_loop1_loop2                    |     -|  0.00|       22|  220.000|         -|       22|     -|        no|     -|  15 (~0%)|  1272 (~0%)|  1209 (~0%)|    -|
    |  o loop1_loop2                                     |     -|  7.30|       20|  200.000|        13|        1|     9|       yes|     -|         -|           -|           -|    -|
    | + matmul_1_Pipeline_loop_output_C1_loop_output_C2  |     -|  4.68|       11|  110.000|         -|       11|     -|        no|     -|         -|    12 (~0%)|   178 (~0%)|    -|
    |  o loop_output_C1_loop_output_C2                   |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|     -|         -|           -|           -|    -|
    +----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| in_A      | in        | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| out_C     | out       | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------------------+
| Argument | Direction | Datatype                                                |
+----------+-----------+---------------------------------------------------------+
| in_A     | in        | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
| out_C    | out       | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
+----------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in_A     | in_A         | interface |
| out_C    | out_C        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                               | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+----------------------------------------------------+-----+--------+------------+------+---------+---------+
| + matmul_1                                         | 15  |        |            |      |         |         |
|  + matmul_1_Pipeline_loop_input_A1_loop_input_A2   | 0   |        |            |      |         |         |
|    add_ln24_1_fu_219_p2                            |     |        | add_ln24_1 | add  | fabric  | 0       |
|    add_ln24_fu_231_p2                              |     |        | add_ln24   | add  | fabric  | 0       |
|    add_ln26_fu_312_p2                              |     |        | add_ln26   | add  | fabric  | 0       |
|  + matmul_1_Pipeline_loop_input_B1_loop_input_B2   | 0   |        |            |      |         |         |
|    add_ln36_1_fu_247_p2                            |     |        | add_ln36_1 | add  | fabric  | 0       |
|    add_ln36_fu_259_p2                              |     |        | add_ln36   | add  | fabric  | 0       |
|    add_ln38_fu_348_p2                              |     |        | add_ln38   | add  | fabric  | 0       |
|  + matmul_1_Pipeline_loop1_loop2                   | 15  |        |            |      |         |         |
|    add_ln49_1_fu_260_p2                            |     |        | add_ln49_1 | add  | fabric  | 0       |
|    add_ln49_fu_272_p2                              |     |        | add_ln49   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U32               | 3   |        | mul        | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_3_full_dsp_1_U29              | 2   |        | res        | fadd | fulldsp | 2       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U33               | 3   |        | mul_1      | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_3_full_dsp_1_U30              | 2   |        | res_1      | fadd | fulldsp | 2       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U34               | 3   |        | mul_2      | fmul | maxdsp  | 1       |
|    fadd_32ns_32ns_32_3_full_dsp_1_U31              | 2   |        | res_2      | fadd | fulldsp | 2       |
|    add_ln50_fu_300_p2                              |     |        | add_ln50   | add  | fabric  | 0       |
|  + matmul_1_Pipeline_loop_output_C1_loop_output_C2 | 0   |        |            |      |         |         |
|    add_ln61_1_fu_143_p2                            |     |        | add_ln61_1 | add  | fabric  | 0       |
|    add_ln61_fu_155_p2                              |     |        | add_ln61   | add  | fabric  | 0       |
|    add_ln62_fu_234_p2                              |     |        | add_ln62   | add  | fabric  | 0       |
+----------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |              |      |      |      |        |          |      |         | Banks            |
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + matmul_1   |              |      | 0    | 0    |        |          |      |         |                  |
|   output_C_U | ram_1p array |      |      |      |        | output_C | auto | 1       | 32, 9, 1         |
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------------+---------------------------------------------+
| Type      | Options                                          | Location                                    |
+-----------+--------------------------------------------------+---------------------------------------------+
| interface | mode=axis register_mode=both port=in_A register  | MatMul/src/matmul.cpp:6 in matmul_1, in_A   |
| interface | mode=axis register_mode=both port=out_C register | MatMul/src/matmul.cpp:7 in matmul_1, out_C  |
| interface | mode=ap_ctrl_none port=return                    | MatMul/src/matmul.cpp:8 in matmul_1, return |
+-----------+--------------------------------------------------+---------------------------------------------+


