Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date             : Sat Jan 11 03:13:09 2014
| Host             : MCmicro running 64-bit CentOS release 6.5 (Final)
| Command          : report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb
| Design           : xilinx_pcie_2_1_ep_7x
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.197 |
| Dynamic (W)              | 3.004 |
| Device Static (W)        | 0.193 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 79.3  |
| Junction Temperature (C) | 30.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.077 |       11 |       --- |             --- |
| Slice Logic    |     0.018 |     8601 |       --- |             --- |
|   LUT as Logic |     0.017 |     3874 |    203800 |            1.90 |
|   Register     |    <0.001 |     4042 |    407600 |            0.99 |
|   F7/F8 Muxes  |    <0.001 |       65 |    203800 |            0.03 |
|   CARRY4       |    <0.001 |      109 |     50950 |            0.21 |
|   Others       |     0.000 |      152 |       --- |             --- |
| Signals        |     0.028 |     7939 |       --- |             --- |
| Block RAM      |     0.050 |        8 |       445 |            1.79 |
| MMCM           |     0.109 |        1 |        10 |           10.00 |
| PCIE           |     0.000 |        1 |         1 |          100.00 |
| I/O            |    <0.001 |       39 |       500 |            7.80 |
| GTX            |     2.722 |        8 |        16 |           50.00 |
| Static Power   |     0.193 |          |           |                 |
| Total          |     3.197 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.715 |       0.630 |      0.086 |
| Vccaux    |       1.800 |     0.088 |       0.059 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.004 |      0.002 |
| MGTAVcc   |       1.000 |     1.260 |       1.255 |      0.005 |
| MGTAVtt   |       1.200 |     0.817 |       0.812 |      0.005 |
| MGTVccaux |       1.800 |     0.020 |       0.020 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                          | Domain                                                                                         | Constraint (ns) |
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------+
| pcie_7x_gen2x8_core_i/inst/ext_ch_gt_drpclk                                                    | pcie_7x_gen2x8_core_i/inst/ext_ch_gt_drpclk                                                    |             8.0 |
| pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz | pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz |             8.0 |
| pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz | pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz |             4.0 |
| pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb    | pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb    |            10.0 |
| pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk     | pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk     |            10.0 |
| pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1   | pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1   |             2.0 |
| pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2   | pcie_7x_gen2x8_core_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2   |             4.0 |
| pcie_7x_gen2x8_core_i/inst/int_pipe_rxusrclk_out                                               | pcie_7x_gen2x8_core_i/inst/int_pipe_rxusrclk_out                                               |             4.0 |
| pcie_7x_gen2x8_core_i/inst/int_userclk1_out                                                    | pcie_7x_gen2x8_core_i/inst/int_userclk1_out                                                    |             2.0 |
| pcie_7x_gen2x8_core_i/inst/int_userclk2_out                                                    | pcie_7x_gen2x8_core_i/inst/int_userclk2_out                                                    |             4.0 |
| pcie_7x_gen2x8_core_i/inst/pipe_txoutclk_out                                                   | pcie_7x_gen2x8_core_i/inst/pipe_txoutclk_out                                                   |            10.0 |
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| xilinx_pcie_2_1_ep_7x   |     3.004 |
|   app                   |     0.014 |
|     PIO                 |     0.014 |
|       PIO_EP_inst       |     0.014 |
|         EP_MEM_inst     |     0.010 |
|           EP_MEM_inst   |     0.009 |
|         EP_RX_inst      |     0.002 |
|         EP_TX_inst      |     0.002 |
|   pcie_7x_gen2x8_core_i |     2.989 |
|     inst                |     2.989 |
+-------------------------+-----------+


