#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  8 18:58:36 2021
# Process ID: 11936
# Current directory: E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calendar_final.runs/synth_1
# Command line: vivado.exe -log top_file.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_file.tcl
# Log file: E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calendar_final.runs/synth_1/top_file.vds
# Journal file: E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calendar_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_file.tcl -notrace
Command: synth_design -top top_file -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_file' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/top_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'time_div' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/time_div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'time_div' (1#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/time_div.v:2]
INFO: [Synth 8-6157] synthesizing module 'key_debounce' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/key_debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_debounce' (2#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/key_debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'main_counter' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/main_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Dcounter' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/Dcounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Dcounter' (3#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/Dcounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mcounter' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/Mcounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mcounter' (4#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/Mcounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Ycounter' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/Ycounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Ycounter' (5#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/Ycounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ExceptFor' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/ExceptFor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ExceptFor' (6#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/ExceptFor.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main_counter' (7#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/main_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'hms_counter' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/hms_counter.v:3]
	Parameter MAXCNT bound to: 1000000 - type: integer 
	Parameter MINCNT bound to: 1156 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hms_counter' (8#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/hms_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'note_module' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calendar_final.srcs/sources_1/new/note_module.v:2]
INFO: [Synth 8-6155] done synthesizing module 'note_module' (9#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calendar_final.srcs/sources_1/new/note_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'smg' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/smg.v:1]
	Parameter maxcnt bound to: 16'b1100001101010000 
	Parameter maxflashcnt bound to: 24'b100110001001011010000000 
INFO: [Synth 8-226] default block is never used [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/smg.v:77]
WARNING: [Synth 8-567] referenced signal 'dot_disp' should be on the sensitivity list [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/smg.v:132]
INFO: [Synth 8-6155] done synthesizing module 'smg' (10#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/smg.v:1]
INFO: [Synth 8-6157] synthesizing module 'main_UART' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/main_UART.v:3]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 868 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_recv' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/uart_recv.v:23]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter BPS_CNT bound to: 868 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_recv' (11#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/uart_recv.v:23]
WARNING: [Synth 8-7071] port 'rx_flag' of module 'uart_recv' is unconnected for instance 'u_uart_recv' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/main_UART.v:26]
WARNING: [Synth 8-7071] port 'rx_cnt' of module 'uart_recv' is unconnected for instance 'u_uart_recv' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/main_UART.v:26]
WARNING: [Synth 8-7071] port 'rxdata' of module 'uart_recv' is unconnected for instance 'u_uart_recv' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/main_UART.v:26]
WARNING: [Synth 8-7023] instance 'u_uart_recv' of module 'uart_recv' has 8 connections declared, but only 5 given [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/main_UART.v:26]
INFO: [Synth 8-6155] done synthesizing module 'main_UART' (12#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/main_UART.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_file' (13#1) [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/top_file.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.824 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1017.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc]
WARNING: [Vivado 12-584] No ports matched 'pos_info[2]'. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pos_info[1]'. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pos_info[0]'. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pos_info[2]'. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pos_info[1]'. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pos_info[0]'. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'stop_info'. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'stop_info'. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/constrs_1/new/CON_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1048.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1048.902 ; gain = 31.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1048.902 ; gain = 31.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1048.902 ; gain = 31.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cnt1_reg' in module 'main_UART'
WARNING: [Synth 8-327] inferring latch for variable 'LeapYear_reg' [E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calenaor_final.srcs/sources_1/new/ExceptFor.v:22]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0000000000000001 |                             0000
                 iSTATE6 |                 0000000000000010 |                             0001
                 iSTATE1 |                 0000000000000100 |                             0010
                  iSTATE |                 0000000000001000 |                             0011
                 iSTATE0 |                 0000000000010000 |                             0100
                iSTATE14 |                 0000000000100000 |                             0101
                iSTATE11 |                 0000000001000000 |                             0110
                 iSTATE9 |                 0000000010000000 |                             0111
                iSTATE10 |                 0000000100000000 |                             1000
                 iSTATE8 |                 0000001000000000 |                             1001
                 iSTATE5 |                 0000010000000000 |                             1010
                 iSTATE4 |                 0000100000000000 |                             1011
                 iSTATE3 |                 0001000000000000 |                             1100
                 iSTATE2 |                 0010000000000000 |                             1101
                iSTATE13 |                 0100000000000000 |                             1110
                iSTATE12 |                 1000000000000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt1_reg' using encoding 'one-hot' in module 'main_UART'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1048.902 ; gain = 31.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 11    
	   4 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 63    
+---Muxes : 
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 3     
	  16 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 14    
	   2 Input   10 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 45    
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 43    
	   3 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1048.902 ; gain = 31.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1048.902 ; gain = 31.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1048.902 ; gain = 31.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1078.453 ; gain = 60.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.312 ; gain = 74.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.312 ; gain = 74.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.312 ; gain = 74.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.312 ; gain = 74.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.312 ; gain = 74.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.312 ; gain = 74.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   145|
|3     |LUT1   |    56|
|4     |LUT2   |   277|
|5     |LUT3   |   309|
|6     |LUT4   |   170|
|7     |LUT5   |   178|
|8     |LUT6   |   270|
|9     |MUXF7  |     4|
|10    |FDCE   |   228|
|11    |FDPE   |    54|
|12    |FDRE   |    80|
|13    |LDC    |    42|
|14    |LDCP   |     2|
|15    |IBUF   |    12|
|16    |OBUF   |    37|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.312 ; gain = 74.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1092.312 ; gain = 43.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1092.312 ; gain = 74.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1104.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1104.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LDC => LDCE: 42 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 14 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1104.328 ; gain = 86.504
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/Study/Grade2.two/Digital_elec/kechengsheji/FPGA_files/FPGA_calendar_final/FPGA_calendar_final.runs/synth_1/top_file.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_file_utilization_synth.rpt -pb top_file_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 18:59:25 2021...
