//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Aug 17 22:27:40 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  ff_sdr_ready,
  ff_busy,
  w_register_write,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_valid,
  slot_data_dir_d,
  ff_valid_7,
  w_bus_write,
  w_iorq_rd,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input ff_sdr_ready;
input ff_busy;
input w_register_write;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_valid;
output slot_data_dir_d;
output ff_valid_7;
output w_bus_write;
output w_iorq_rd;
output [1:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire n258_3;
wire ff_valid_6;
wire ff_valid_8;
wire ff_valid_9;
wire w_iorq_wr_11;
wire w_iorq_rd_8;
wire w_active_7;
wire w_active;
wire n65_7;
wire n79_10;
wire ff_iorq_rd;
wire ff_active;
wire ff_iorq_wr;
wire ff_initial_busy;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire w_bus_ioreq;
wire ff_iorq_rd_10;
wire [7:2] w_bus_address_0;
wire VCC;
wire GND;
  LUT2 n258_s0 (
    .F(n258_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n258_s0.INIT=4'h4;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(w_bus_write),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(ff_valid_7),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 ff_valid_s4 (
    .F(ff_valid_7),
    .I0(w_bus_address_0[2]),
    .I1(ff_valid_8),
    .I2(w_bus_address_0[3]),
    .I3(ff_valid_9) 
);
defparam ff_valid_s4.INIT=16'h4000;
  LUT3 ff_valid_s5 (
    .F(ff_valid_8),
    .I0(ff_busy),
    .I1(w_register_write),
    .I2(w_bus_ioreq) 
);
defparam ff_valid_s5.INIT=8'h10;
  LUT4 ff_valid_s6 (
    .F(ff_valid_9),
    .I0(w_bus_address_0[4]),
    .I1(w_bus_address_0[5]),
    .I2(w_bus_address_0[6]),
    .I3(w_bus_address_0[7]) 
);
defparam ff_valid_s6.INIT=16'h0100;
  LUT4 w_iorq_wr_s3 (
    .F(w_iorq_wr_11),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d),
    .I2(ff_iorq_wr_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_wr_s3.INIT=16'hF011;
  LUT4 w_iorq_rd_s4 (
    .F(w_iorq_rd_8),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d),
    .I2(ff_iorq_rd_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_rd_s4.INIT=16'hF011;
  LUT2 w_iorq_rd_s5 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s5.INIT=4'h1;
  LUT4 w_active_s2 (
    .F(w_active_7),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n65_s2.INIT=8'h0E;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n79_s4.INIT=16'hF0BB;
  DFFCE ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address_0[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address_0[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address_0[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address_0[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address_0[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address_0[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(clk85m),
    .CE(ff_sdr_ready),
    .PRESET(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n65_7),
    .CLK(clk85m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_iorq_wr_pre_s2 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_pre_s2.INIT=1'b0;
  DFFC ff_iorq_rd_pre_s2 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_pre_s2.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n79_10),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV ff_iorq_rd_s4 (
    .O(ff_iorq_rd_10),
    .I(ff_initial_busy) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  clk85m,
  n36_6,
  w_bus_write,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1477_4,
  n196_4,
  n1177_7,
  w_bus_valid,
  ff_valid_7,
  w_sprite_collision,
  ff_sprite_collision_9,
  ff_display_color_7_11,
  n255_11,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  ff_half_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_register_write,
  w_cpu_vram_valid,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  reg_vram_type,
  n943_5,
  ff_busy,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1477_4;
input n196_4;
input n1177_7;
input w_bus_valid;
input ff_valid_7;
input w_sprite_collision;
input ff_sprite_collision_9;
input ff_display_color_7_11;
input n255_11;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [12:7] ff_half_count;
input [3:3] w_screen_pos_x_Z;
input [7:3] w_screen_pos_y_Z;
input w_screen_pos_y_0_1;
input w_screen_pos_y_1_1;
input w_screen_pos_y_2_1;
input w_screen_pos_y_8_1;
input w_screen_pos_y_9_1;
output w_register_write;
output w_cpu_vram_valid;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output reg_vram_type;
output n943_5;
output ff_busy;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n933_28;
wire n933_29;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n1608_3;
wire n1611_3;
wire n1618_3;
wire n1625_3;
wire n1628_3;
wire n1636_3;
wire n1642_3;
wire n1644_3;
wire n1652_3;
wire n1658_3;
wire n1666_3;
wire n1669_3;
wire n1681_3;
wire n1689_3;
wire n1693_3;
wire n1701_3;
wire n1709_3;
wire n1717_3;
wire n1722_3;
wire n1728_3;
wire n843_3;
wire n849_3;
wire n887_3;
wire n888_3;
wire n889_3;
wire n890_3;
wire n943_3;
wire n944_3;
wire n945_3;
wire n946_3;
wire n947_3;
wire n948_3;
wire n949_3;
wire n950_3;
wire n1448_4;
wire n1474_3;
wire n1518_4;
wire n1752_4;
wire n933_37;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_address_inc_8;
wire ff_vram_address_13_6;
wire ff_vram_address_16_6;
wire ff_color_palette_valid_7;
wire ff_line_interrupt_8;
wire ff_frame_interrupt_8;
wire n1008_7;
wire n992_7;
wire n200_9;
wire n933_39;
wire n951_6;
wire n74_4;
wire n155_4;
wire n155_5;
wire n158_4;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n316_4;
wire n317_4;
wire n318_4;
wire n319_4;
wire n362_4;
wire n362_5;
wire n363_4;
wire n364_4;
wire n1608_4;
wire n1625_4;
wire n1693_4;
wire n1717_4;
wire n843_4;
wire n849_4;
wire n887_4;
wire n888_4;
wire n943_4;
wire n944_4;
wire n945_4;
wire n946_4;
wire n947_4;
wire n948_4;
wire n949_4;
wire n950_4;
wire n1518_5;
wire ff_vram_address_16_7;
wire ff_line_interrupt_9;
wire ff_line_interrupt_10;
wire ff_frame_interrupt_9;
wire n308_5;
wire n943_6;
wire n943_7;
wire n943_8;
wire n944_5;
wire n944_6;
wire n945_5;
wire n945_6;
wire n946_5;
wire n946_6;
wire n947_5;
wire n947_6;
wire n948_5;
wire n949_5;
wire n949_6;
wire ff_line_interrupt_11;
wire ff_line_interrupt_12;
wire ff_line_interrupt_13;
wire ff_line_interrupt_14;
wire ff_frame_interrupt_10;
wire ff_frame_interrupt_11;
wire n943_9;
wire n944_7;
wire n948_6;
wire n949_7;
wire ff_line_interrupt_15;
wire ff_frame_interrupt_12;
wire ff_frame_interrupt_13;
wire ff_frame_interrupt_14;
wire ff_frame_interrupt_15;
wire n157_6;
wire n156_6;
wire n35_8;
wire n211_10;
wire n89_7;
wire n891_14;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_address_inc;
wire ff_line_interrupt;
wire ff_frame_interrupt;
wire ff_2nd_access;
wire ff_color_palette_g_phase;
wire n933_31;
wire n933_33;
wire n933_35;
wire n188_8;
wire [7:0] reg_interrupt_line;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n933_s28 (
    .F(n933_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n933_s28.INIT=8'hCA;
  LUT3 n933_s29 (
    .F(n933_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n933_s29.INIT=8'hCA;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(w_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'hAC;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(w_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n74_4) 
);
defparam n75_s0.INIT=8'hAC;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(w_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n74_4) 
);
defparam n76_s0.INIT=8'hAC;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(w_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n74_4) 
);
defparam n77_s0.INIT=8'hAC;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(w_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n74_4) 
);
defparam n78_s0.INIT=8'hAC;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(w_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n74_4) 
);
defparam n79_s0.INIT=8'hAC;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(w_register_data[5]),
    .I1(n155_4),
    .I2(ff_register_pointer[5]),
    .I3(n155_5) 
);
defparam n155_s0.INIT=16'h3CAA;
  LUT4 n156_s0 (
    .F(n156_3),
    .I0(w_register_data[4]),
    .I1(n156_6),
    .I2(ff_register_pointer[4]),
    .I3(n155_5) 
);
defparam n156_s0.INIT=16'h3CAA;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(w_register_data[3]),
    .I1(n157_6),
    .I2(ff_register_pointer[3]),
    .I3(n155_5) 
);
defparam n157_s0.INIT=16'h3CAA;
  LUT4 n158_s0 (
    .F(n158_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n158_4),
    .I3(n155_5) 
);
defparam n158_s0.INIT=16'h3CAA;
  LUT4 n159_s0 (
    .F(n159_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n155_5) 
);
defparam n159_s0.INIT=16'h3CAA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n155_5) 
);
defparam n160_s0.INIT=8'h3A;
  LUT4 n308_s0 (
    .F(n308_3),
    .I0(w_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n308_4),
    .I3(ff_vram_address_inc) 
);
defparam n308_s0.INIT=16'h3CAA;
  LUT4 n309_s0 (
    .F(n309_3),
    .I0(w_bus_wdata[4]),
    .I1(n309_4),
    .I2(w_cpu_vram_address[12]),
    .I3(ff_vram_address_inc) 
);
defparam n309_s0.INIT=16'h3CAA;
  LUT4 n310_s0 (
    .F(n310_3),
    .I0(w_bus_wdata[3]),
    .I1(n310_4),
    .I2(w_cpu_vram_address[11]),
    .I3(ff_vram_address_inc) 
);
defparam n310_s0.INIT=16'h3CAA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n311_4),
    .I3(ff_vram_address_inc) 
);
defparam n311_s0.INIT=16'h3CAA;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(w_bus_wdata[1]),
    .I1(n312_4),
    .I2(w_cpu_vram_address[9]),
    .I3(ff_vram_address_inc) 
);
defparam n312_s0.INIT=16'h3CAA;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(w_bus_wdata[0]),
    .I1(n313_4),
    .I2(w_cpu_vram_address[8]),
    .I3(ff_vram_address_inc) 
);
defparam n313_s0.INIT=16'h3CAA;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n314_4),
    .I3(ff_vram_address_inc) 
);
defparam n314_s0.INIT=16'h3CAA;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(w_register_data[6]),
    .I1(n315_4),
    .I2(w_cpu_vram_address[6]),
    .I3(ff_vram_address_inc) 
);
defparam n315_s0.INIT=16'h3CAA;
  LUT4 n316_s0 (
    .F(n316_3),
    .I0(w_register_data[5]),
    .I1(n316_4),
    .I2(w_cpu_vram_address[5]),
    .I3(ff_vram_address_inc) 
);
defparam n316_s0.INIT=16'h3CAA;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n317_4),
    .I3(ff_vram_address_inc) 
);
defparam n317_s0.INIT=16'h3CAA;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(w_register_data[3]),
    .I1(n318_4),
    .I2(w_cpu_vram_address[3]),
    .I3(ff_vram_address_inc) 
);
defparam n318_s0.INIT=16'h3CAA;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(w_register_data[2]),
    .I1(n319_4),
    .I2(w_cpu_vram_address[2]),
    .I3(ff_vram_address_inc) 
);
defparam n319_s0.INIT=16'h3CAA;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n320_s0.INIT=16'h3CAA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(ff_vram_address_inc) 
);
defparam n321_s0.INIT=8'h5C;
  LUT4 n362_s0 (
    .F(n362_3),
    .I0(w_register_data[2]),
    .I1(n362_4),
    .I2(w_cpu_vram_address[16]),
    .I3(n362_5) 
);
defparam n362_s0.INIT=16'hAA3C;
  LUT4 n363_s0 (
    .F(n363_3),
    .I0(w_register_data[1]),
    .I1(n363_4),
    .I2(w_cpu_vram_address[15]),
    .I3(n362_5) 
);
defparam n363_s0.INIT=16'hAA3C;
  LUT4 n364_s0 (
    .F(n364_3),
    .I0(w_register_data[0]),
    .I1(n364_4),
    .I2(w_cpu_vram_address[14]),
    .I3(n362_5) 
);
defparam n364_s0.INIT=16'hAA3C;
  LUT4 n1608_s0 (
    .F(n1608_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1608_s0.INIT=16'h0100;
  LUT4 n1611_s0 (
    .F(n1611_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1608_4) 
);
defparam n1611_s0.INIT=16'h1000;
  LUT4 n1618_s0 (
    .F(n1618_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1608_4) 
);
defparam n1618_s0.INIT=16'h1000;
  LUT4 n1625_s0 (
    .F(n1625_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1625_4) 
);
defparam n1625_s0.INIT=16'h1000;
  LUT4 n1628_s0 (
    .F(n1628_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1608_4) 
);
defparam n1628_s0.INIT=16'h4000;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1636_s0.INIT=16'h1000;
  LUT4 n1642_s0 (
    .F(n1642_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1625_4) 
);
defparam n1642_s0.INIT=16'h4000;
  LUT4 n1644_s0 (
    .F(n1644_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1644_s0.INIT=16'h4000;
  LUT4 n1652_s0 (
    .F(n1652_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1652_s0.INIT=16'h4000;
  LUT4 n1658_s0 (
    .F(n1658_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1658_s0.INIT=16'h8000;
  LUT4 n1666_s0 (
    .F(n1666_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1666_s0.INIT=16'h0100;
  LUT4 n1669_s0 (
    .F(n1669_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1625_4) 
);
defparam n1669_s0.INIT=16'h1000;
  LUT4 n1681_s0 (
    .F(n1681_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1681_s0.INIT=16'h4000;
  LUT4 n1689_s0 (
    .F(n1689_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1689_s0.INIT=16'h8000;
  LUT4 n1693_s0 (
    .F(n1693_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1693_4) 
);
defparam n1693_s0.INIT=16'h1000;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1693_4) 
);
defparam n1701_s0.INIT=16'h4000;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1693_4) 
);
defparam n1709_s0.INIT=16'h8000;
  LUT4 n1717_s0 (
    .F(n1717_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1717_4) 
);
defparam n1717_s0.INIT=16'h1000;
  LUT4 n1722_s0 (
    .F(n1722_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1717_4) 
);
defparam n1722_s0.INIT=16'h1000;
  LUT4 n1728_s0 (
    .F(n1728_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1717_4) 
);
defparam n1728_s0.INIT=16'h4000;
  LUT4 n843_s0 (
    .F(n843_3),
    .I0(w_register_write),
    .I1(n849_3),
    .I2(w_palette_valid),
    .I3(n843_4) 
);
defparam n843_s0.INIT=16'hFF10;
  LUT4 n849_s0 (
    .F(n849_3),
    .I0(w_bus_address[0]),
    .I1(w_bus_write),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n849_s0.INIT=16'h4000;
  LUT4 n887_s0 (
    .F(n887_3),
    .I0(w_register_data[3]),
    .I1(n887_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n887_s0.INIT=16'hAA3C;
  LUT4 n888_s0 (
    .F(n888_3),
    .I0(w_register_data[2]),
    .I1(n888_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n888_s0.INIT=16'hAA3C;
  LUT4 n889_s0 (
    .F(n889_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n889_s0.INIT=16'hAA3C;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n890_s0.INIT=8'hC5;
  LUT4 n943_s0 (
    .F(n943_3),
    .I0(n943_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n943_s0.INIT=16'hF044;
  LUT4 n944_s0 (
    .F(n944_3),
    .I0(n944_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n944_s0.INIT=16'hF044;
  LUT3 n945_s0 (
    .F(n945_3),
    .I0(n945_4),
    .I1(w_cpu_vram_rdata[5]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n945_s0.INIT=8'hCA;
  LUT3 n946_s0 (
    .F(n946_3),
    .I0(n946_4),
    .I1(w_cpu_vram_rdata[4]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n946_s0.INIT=8'hCA;
  LUT3 n947_s0 (
    .F(n947_3),
    .I0(n947_4),
    .I1(w_cpu_vram_rdata[3]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n947_s0.INIT=8'hCA;
  LUT4 n948_s0 (
    .F(n948_3),
    .I0(n943_5),
    .I1(n948_4),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n948_s0.INIT=16'hF088;
  LUT3 n949_s0 (
    .F(n949_3),
    .I0(n949_4),
    .I1(w_cpu_vram_rdata[1]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n949_s0.INIT=8'hCA;
  LUT4 n950_s0 (
    .F(n950_3),
    .I0(n950_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n950_s0.INIT=16'hF088;
  LUT3 n1448_s1 (
    .F(n1448_4),
    .I0(w_bus_address[1]),
    .I1(ff_2nd_access),
    .I2(n35_8) 
);
defparam n1448_s1.INIT=8'hB0;
  LUT4 n1474_s0 (
    .F(n1474_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1693_4) 
);
defparam n1474_s0.INIT=16'h1000;
  LUT3 n1518_s1 (
    .F(n1518_4),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en),
    .I2(n1518_5) 
);
defparam n1518_s1.INIT=8'h10;
  LUT2 n1752_s1 (
    .F(n1752_4),
    .I0(ff_color_palette_g_phase),
    .I1(n849_3) 
);
defparam n1752_s1.INIT=4'h4;
  LUT3 n933_s31 (
    .F(n933_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n933_s31.INIT=8'hCA;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_g_phase),
    .I1(n849_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n35_8),
    .I1(ff_busy),
    .I2(ff_register_num_5_7) 
);
defparam ff_register_write_s4.INIT=8'hB1;
  LUT4 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(w_bus_address[1]),
    .I3(n35_8) 
);
defparam ff_register_num_5_s4.INIT=16'hF800;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n155_5),
    .I2(n1474_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_address_inc_8),
    .I1(n1518_5),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT4 ff_vram_address_inc_s3 (
    .F(ff_vram_address_inc_8),
    .I0(n1477_4),
    .I1(n196_4),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_address_inc_s3.INIT=16'hFFF8;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n74_4),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_address_inc),
    .I2(n362_5) 
);
defparam ff_vram_address_16_s3.INIT=8'hF4;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n849_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 ff_line_interrupt_s3 (
    .F(ff_line_interrupt_8),
    .I0(ff_line_interrupt_9),
    .I1(ff_line_interrupt_10),
    .I2(n943_5),
    .I3(ff_line_interrupt_enable) 
);
defparam ff_line_interrupt_s3.INIT=16'hCAFF;
  LUT4 ff_frame_interrupt_s3 (
    .F(ff_frame_interrupt_8),
    .I0(ff_frame_interrupt_9),
    .I1(n943_5),
    .I2(ff_frame_interrupt_enable),
    .I3(n1177_7) 
);
defparam ff_frame_interrupt_s3.INIT=16'h2FFF;
  LUT2 n1008_s2 (
    .F(n1008_7),
    .I0(n943_5),
    .I1(ff_frame_interrupt_enable) 
);
defparam n1008_s2.INIT=4'h4;
  LUT2 n992_s2 (
    .F(n992_7),
    .I0(n943_5),
    .I1(ff_line_interrupt_enable) 
);
defparam n992_s2.INIT=4'h4;
  LUT3 n200_s4 (
    .F(n200_9),
    .I0(w_cpu_vram_write),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_address_inc) 
);
defparam n200_s4.INIT=8'h0E;
  LUT2 n933_s30 (
    .F(n933_39),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n933_s30.INIT=4'h8;
  LUT2 n951_s1 (
    .F(n951_6),
    .I0(w_cpu_vram_rdata_en),
    .I1(n943_5) 
);
defparam n951_s1.INIT=4'hE;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_bus_write),
    .I3(n849_4) 
);
defparam n74_s1.INIT=16'h4000;
  LUT4 n155_s1 (
    .F(n155_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n158_4) 
);
defparam n155_s1.INIT=16'h8000;
  LUT4 n155_s2 (
    .F(n155_5),
    .I0(w_bus_write),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n155_s2.INIT=16'h8000;
  LUT2 n158_s1 (
    .F(n158_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n158_s1.INIT=4'h8;
  LUT4 n308_s1 (
    .F(n308_4),
    .I0(n308_5),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]),
    .I3(n314_4) 
);
defparam n308_s1.INIT=16'h8000;
  LUT3 n309_s1 (
    .F(n309_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n311_4) 
);
defparam n309_s1.INIT=8'h80;
  LUT2 n310_s1 (
    .F(n310_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n311_4) 
);
defparam n310_s1.INIT=4'h8;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n314_4) 
);
defparam n311_s1.INIT=16'h8000;
  LUT3 n312_s1 (
    .F(n312_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n314_4) 
);
defparam n312_s1.INIT=8'h80;
  LUT2 n313_s1 (
    .F(n313_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n314_4) 
);
defparam n313_s1.INIT=4'h8;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n317_4) 
);
defparam n314_s1.INIT=16'h8000;
  LUT3 n315_s1 (
    .F(n315_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n317_4) 
);
defparam n315_s1.INIT=8'h80;
  LUT2 n316_s1 (
    .F(n316_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n317_4) 
);
defparam n316_s1.INIT=4'h8;
  LUT4 n317_s1 (
    .F(n317_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n317_s1.INIT=16'h8000;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n318_s1.INIT=8'h80;
  LUT2 n319_s1 (
    .F(n319_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n319_s1.INIT=4'h8;
  LUT4 n362_s1 (
    .F(n362_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[15]),
    .I3(n308_4) 
);
defparam n362_s1.INIT=16'h8000;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n362_s2.INIT=16'h4000;
  LUT3 n363_s1 (
    .F(n363_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(n308_4) 
);
defparam n363_s1.INIT=8'h80;
  LUT2 n364_s1 (
    .F(n364_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n308_4) 
);
defparam n364_s1.INIT=4'h8;
  LUT4 n1608_s1 (
    .F(n1608_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1608_s1.INIT=16'h0100;
  LUT4 n1625_s1 (
    .F(n1625_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1625_s1.INIT=16'h1000;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT4 n1717_s1 (
    .F(n1717_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1717_s1.INIT=16'h4000;
  LUT4 n843_s1 (
    .F(n843_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1693_4) 
);
defparam n843_s1.INIT=16'h0100;
  LUT2 n849_s1 (
    .F(n849_4),
    .I0(w_bus_valid),
    .I1(ff_valid_7) 
);
defparam n849_s1.INIT=4'h8;
  LUT3 n887_s1 (
    .F(n887_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n887_s1.INIT=8'h80;
  LUT2 n888_s1 (
    .F(n888_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n888_s1.INIT=4'h8;
  LUT4 n943_s1 (
    .F(n943_4),
    .I0(n943_6),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n943_7) 
);
defparam n943_s1.INIT=16'h320E;
  LUT4 n943_s2 (
    .F(n943_5),
    .I0(w_bus_write),
    .I1(n943_8),
    .I2(w_bus_valid),
    .I3(ff_valid_7) 
);
defparam n943_s2.INIT=16'h4000;
  LUT4 n944_s1 (
    .F(n944_4),
    .I0(n944_5),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n944_6) 
);
defparam n944_s1.INIT=16'h320E;
  LUT4 n945_s1 (
    .F(n945_4),
    .I0(ff_status_register_pointer[2]),
    .I1(n945_5),
    .I2(n945_6),
    .I3(n943_5) 
);
defparam n945_s1.INIT=16'h0B00;
  LUT4 n946_s1 (
    .F(n946_4),
    .I0(ff_status_register_pointer[2]),
    .I1(n946_5),
    .I2(n946_6),
    .I3(n943_5) 
);
defparam n946_s1.INIT=16'h0B00;
  LUT4 n947_s1 (
    .F(n947_4),
    .I0(ff_status_register_pointer[2]),
    .I1(n947_5),
    .I2(n947_6),
    .I3(n943_5) 
);
defparam n947_s1.INIT=16'h0B00;
  LUT4 n948_s1 (
    .F(n948_4),
    .I0(n948_5),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n948_s1.INIT=16'h57FC;
  LUT4 n949_s1 (
    .F(n949_4),
    .I0(ff_status_register_pointer[0]),
    .I1(n949_5),
    .I2(n949_6),
    .I3(n943_5) 
);
defparam n949_s1.INIT=16'h8F00;
  LUT4 n950_s1 (
    .F(n950_4),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n933_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n950_s1.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(w_cpu_vram_valid),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n1518_s2.INIT=16'h0100;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=16'h0007;
  LUT4 ff_line_interrupt_s4 (
    .F(ff_line_interrupt_9),
    .I0(ff_line_interrupt_11),
    .I1(ff_line_interrupt_12),
    .I2(ff_line_interrupt_13),
    .I3(ff_line_interrupt_14) 
);
defparam ff_line_interrupt_s4.INIT=16'h8000;
  LUT4 ff_line_interrupt_s5 (
    .F(ff_line_interrupt_10),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_line_interrupt_s5.INIT=16'h0100;
  LUT4 ff_frame_interrupt_s4 (
    .F(ff_frame_interrupt_9),
    .I0(ff_half_count[9]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_frame_interrupt_10),
    .I3(ff_frame_interrupt_11) 
);
defparam ff_frame_interrupt_s4.INIT=16'h4000;
  LUT4 n308_s2 (
    .F(n308_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(w_cpu_vram_address[7]) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n943_s3 (
    .F(n943_6),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n943_s3.INIT=16'h3FF5;
  LUT4 n943_s4 (
    .F(n943_7),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_9),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n943_s4.INIT=16'h05CF;
  LUT2 n943_s5 (
    .F(n943_8),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n943_s5.INIT=4'h4;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n944_s2.INIT=16'h3FF5;
  LUT4 n944_s3 (
    .F(n944_6),
    .I0(ff_status_register_pointer[3]),
    .I1(n944_7),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n944_s3.INIT=16'h415F;
  LUT4 n945_s2 (
    .F(n945_5),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n945_s2.INIT=16'h133F;
  LUT4 n945_s3 (
    .F(n945_6),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_sprite_collision_9) 
);
defparam n945_s3.INIT=16'h3500;
  LUT4 n946_s2 (
    .F(n946_5),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n946_s2.INIT=16'h133F;
  LUT4 n946_s3 (
    .F(n946_6),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_sprite_collision_9) 
);
defparam n946_s3.INIT=16'h3500;
  LUT4 n947_s2 (
    .F(n947_5),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n947_s2.INIT=16'h0733;
  LUT4 n947_s3 (
    .F(n947_6),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_sprite_collision_9) 
);
defparam n947_s3.INIT=16'h3500;
  LUT4 n948_s2 (
    .F(n948_5),
    .I0(w_sprite_collision_x[2]),
    .I1(n948_6),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n948_s2.INIT=16'h0C05;
  LUT4 n949_s2 (
    .F(n949_5),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n949_s2.INIT=16'hCA00;
  LUT4 n949_s3 (
    .F(n949_6),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(n949_7) 
);
defparam n949_s3.INIT=16'h0733;
  LUT4 ff_line_interrupt_s6 (
    .F(ff_line_interrupt_11),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam ff_line_interrupt_s6.INIT=16'h9009;
  LUT3 ff_line_interrupt_s7 (
    .F(ff_line_interrupt_12),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_interrupt_line[1]),
    .I2(ff_line_interrupt_15) 
);
defparam ff_line_interrupt_s7.INIT=8'h90;
  LUT4 ff_line_interrupt_s8 (
    .F(ff_line_interrupt_13),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y_Z[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam ff_line_interrupt_s8.INIT=16'h9009;
  LUT4 ff_line_interrupt_s9 (
    .F(ff_line_interrupt_14),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1),
    .I2(w_screen_pos_y_Z[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam ff_line_interrupt_s9.INIT=16'h1001;
  LUT3 ff_frame_interrupt_s5 (
    .F(ff_frame_interrupt_10),
    .I0(ff_half_count[12]),
    .I1(ff_display_color_7_11),
    .I2(n255_11) 
);
defparam ff_frame_interrupt_s5.INIT=8'h40;
  LUT4 ff_frame_interrupt_s6 (
    .F(ff_frame_interrupt_11),
    .I0(w_screen_pos_y_1_1),
    .I1(w_screen_pos_y_Z[3]),
    .I2(ff_frame_interrupt_12),
    .I3(ff_frame_interrupt_13) 
);
defparam ff_frame_interrupt_s6.INIT=16'h1000;
  LUT3 n943_s6 (
    .F(n943_9),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n943_s6.INIT=8'hCA;
  LUT3 n944_s4 (
    .F(n944_7),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n944_s4.INIT=8'hC5;
  LUT3 n948_s3 (
    .F(n948_6),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n948_s3.INIT=8'h35;
  LUT3 n949_s4 (
    .F(n949_7),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n949_s4.INIT=8'h0B;
  LUT4 ff_line_interrupt_s10 (
    .F(ff_line_interrupt_15),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y_2_1),
    .I3(reg_interrupt_line[2]) 
);
defparam ff_line_interrupt_s10.INIT=16'h9009;
  LUT3 ff_frame_interrupt_s7 (
    .F(ff_frame_interrupt_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_frame_interrupt_14) 
);
defparam ff_frame_interrupt_s7.INIT=8'h10;
  LUT4 ff_frame_interrupt_s8 (
    .F(ff_frame_interrupt_13),
    .I0(w_screen_pos_y_0_1),
    .I1(ff_frame_interrupt_15),
    .I2(w_screen_pos_y_2_1),
    .I3(w_screen_pos_y_Z[6]) 
);
defparam ff_frame_interrupt_s8.INIT=16'h4000;
  LUT4 ff_frame_interrupt_s9 (
    .F(ff_frame_interrupt_14),
    .I0(w_screen_pos_y_Z[5]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(w_screen_pos_y_Z[4]) 
);
defparam ff_frame_interrupt_s9.INIT=16'h1000;
  LUT3 ff_frame_interrupt_s10 (
    .F(ff_frame_interrupt_15),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1),
    .I2(w_screen_pos_y_Z[7]) 
);
defparam ff_frame_interrupt_s10.INIT=8'h10;
  LUT3 n157_s2 (
    .F(n157_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n157_s2.INIT=8'h80;
  LUT4 n156_s2 (
    .F(n156_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n156_s2.INIT=16'h8000;
  LUT4 n35_s2 (
    .F(n35_8),
    .I0(w_bus_write),
    .I1(w_bus_address[0]),
    .I2(w_bus_valid),
    .I3(ff_valid_7) 
);
defparam n35_s2.INIT=16'h8000;
  LUT4 n211_s4 (
    .F(n211_10),
    .I0(w_cpu_vram_rdata_en),
    .I1(n1518_5),
    .I2(ff_busy),
    .I3(ff_vram_address_inc) 
);
defparam n211_s4.INIT=16'h00F4;
  LUT3 n89_s3 (
    .F(n89_7),
    .I0(w_bus_address[1]),
    .I1(n35_8),
    .I2(ff_2nd_access) 
);
defparam n89_s3.INIT=8'hB4;
  LUT4 n891_s8 (
    .F(n891_14),
    .I0(n849_3),
    .I1(w_register_write),
    .I2(n843_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n891_s8.INIT=16'h0532;
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n74_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n75_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n76_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n77_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n78_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n79_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1474_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n188_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1666_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1666_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n849_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n943_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n944_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n945_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n946_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n947_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n948_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n949_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n950_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n951_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(reg_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1666_3),
    .PRESET(n36_6) 
);
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n155_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n156_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n157_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n158_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n159_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n160_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(ff_vram_address_inc),
    .D(n200_9),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n316_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n887_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n888_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n889_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n890_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n992_7),
    .CLK(clk85m),
    .CE(ff_line_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_line_interrupt_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1008_7),
    .CLK(clk85m),
    .CE(ff_frame_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_frame_interrupt_s1.INIT=1'b0;
  DFFC ff_busy_s4 (
    .Q(ff_busy),
    .D(n211_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s4.INIT=1'b0;
  DFFC ff_2nd_access_s2 (
    .Q(ff_2nd_access),
    .D(n89_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s2.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n891_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n933_s27 (
    .O(n933_31),
    .I0(n933_28),
    .I1(n933_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n933_s26 (
    .O(n933_33),
    .I0(n933_39),
    .I1(n933_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n933_s23 (
    .O(n933_35),
    .I0(n933_33),
    .I1(n933_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n188_s3 (
    .O(n188_8),
    .I(w_cpu_vram_valid) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n1632_5,
  ff_state_1_7,
  n1245_4,
  n1142_10,
  reg_50hz_mode,
  w_vs_end_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_sdram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  n294_21,
  n98_10,
  ff_field,
  w_screen_pos_x_Z_7_14,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_v_count,
  w_pixel_pos_x_Z,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_pixel_pos_y_Z
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n1632_5;
input ff_state_1_7;
input n1245_4;
input n1142_10;
input reg_50hz_mode;
input w_vs_end_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_sdram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output n294_21;
output n98_10;
output ff_field;
output w_screen_pos_x_Z_7_14;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_9_8;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_11_10;
output w_screen_pos_x_Z_12_10;
output [9:0] w_v_count;
output [8:3] w_pixel_pos_x_Z;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [7:0] w_pixel_pos_y_Z;
wire n78_3;
wire n139_3;
wire n265_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n372_6;
wire n371_6;
wire n370_6;
wire n410_7;
wire n409_7;
wire n408_7;
wire n407_7;
wire n165_8;
wire n164_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n102_7;
wire n100_7;
wire n97_7;
wire n96_7;
wire n94_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n432_6;
wire w_h_count_end_12;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n139_4;
wire n139_5;
wire n360_4;
wire n265_4;
wire n265_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n370_7;
wire n410_8;
wire n410_9;
wire n409_8;
wire n408_8;
wire n407_8;
wire n407_9;
wire n163_8;
wire n160_8;
wire n157_8;
wire n95_8;
wire n93_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n294_22;
wire n360_5;
wire n360_6;
wire n265_6;
wire ff_v_active_7;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n408_9;
wire n360_7;
wire n360_8;
wire n360_9;
wire n360_10;
wire ff_v_active_9;
wire ff_interleaving_page_11;
wire n56_10;
wire n103_9;
wire ff_blink_counter_3_14;
wire n54_10;
wire n161_10;
wire n163_10;
wire n59_9;
wire n60_9;
wire n93_10;
wire n95_10;
wire n98_12;
wire n99_9;
wire n101_9;
wire n104_9;
wire n105_10;
wire n223_7;
wire n360_12;
wire n373_9;
wire ff_blink_base_3_12;
wire w_pixel_pos_x_Z_3_2;
wire w_pixel_pos_x_Z_4_2;
wire w_pixel_pos_x_Z_5_2;
wire w_pixel_pos_x_Z_6_2;
wire w_pixel_pos_x_Z_7_2;
wire w_pixel_pos_x_Z_8_0_COUT;
wire w_screen_pos_y_0_2;
wire w_screen_pos_y_1_2;
wire w_screen_pos_y_2_2;
wire w_screen_pos_y_Z_4_2;
wire w_screen_pos_y_Z_5_2;
wire w_screen_pos_y_Z_6_2;
wire w_screen_pos_y_Z_7_2;
wire w_screen_pos_y_8_2;
wire w_screen_pos_y_9_0_COUT;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n315_9;
wire w_screen_pos_y_Z_3_5;
wire n324_7;
wire n324_6;
wire n323_7;
wire n323_6;
wire n315_12;
wire n62_9;
wire [8:3] ff_horizontal_offset_h;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[4]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT4 n139_s0 (
    .F(n139_3),
    .I0(n139_4),
    .I1(w_v_count[0]),
    .I2(w_h_count_end_14),
    .I3(n139_5) 
);
defparam n139_s0.INIT=16'h8000;
  LUT4 n265_s0 (
    .F(n265_3),
    .I0(w_screen_pos_y_0_1),
    .I1(w_screen_pos_y_1_1),
    .I2(n265_4),
    .I3(n265_5) 
);
defparam n265_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n360_4),
    .I1(n265_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n360_12),
    .I1(ff_blink_counter_3_9),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_Z_9_s3 (
    .F(w_screen_pos_x_Z_9_8),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_9_s3.INIT=8'h1E;
  LUT4 n372_s1 (
    .F(n372_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n372_s1.INIT=16'h1400;
  LUT4 n371_s1 (
    .F(n371_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n371_s1.INIT=16'h7800;
  LUT2 n370_s1 (
    .F(n370_6),
    .I0(n370_7),
    .I1(reg_interleaving_mode) 
);
defparam n370_s1.INIT=4'h4;
  LUT4 n410_s2 (
    .F(n410_7),
    .I0(n410_8),
    .I1(n410_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n410_s2.INIT=16'h0700;
  LUT4 n409_s2 (
    .F(n409_7),
    .I0(n409_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n409_s2.INIT=16'h4100;
  LUT2 n408_s2 (
    .F(n408_7),
    .I0(n408_8),
    .I1(ff_blink_counter_3_10) 
);
defparam n408_s2.INIT=4'h4;
  LUT4 n407_s2 (
    .F(n407_7),
    .I0(n407_8),
    .I1(ff_blink_counter[3]),
    .I2(n407_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n407_s2.INIT=16'h1C00;
  LUT2 n165_s3 (
    .F(n165_8),
    .I0(w_v_count[0]),
    .I1(n360_4) 
);
defparam n165_s3.INIT=4'h1;
  LUT3 n164_s2 (
    .F(n164_7),
    .I0(n360_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n164_s2.INIT=8'h14;
  LUT4 n162_s2 (
    .F(n162_7),
    .I0(w_v_count[2]),
    .I1(n163_8),
    .I2(n360_4),
    .I3(w_v_count[3]) 
);
defparam n162_s2.INIT=16'h0708;
  LUT3 n161_s2 (
    .F(n161_7),
    .I0(n360_4),
    .I1(n161_10),
    .I2(w_v_count[4]) 
);
defparam n161_s2.INIT=8'h14;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n360_4),
    .I1(w_v_count[5]),
    .I2(n160_8) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n159_s2 (
    .F(n159_7),
    .I0(w_v_count[5]),
    .I1(n160_8),
    .I2(n360_4),
    .I3(w_v_count[6]) 
);
defparam n159_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n160_8),
    .I3(w_v_count[7]) 
);
defparam n158_s2.INIT=16'h7F80;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[8]),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h6;
  LUT4 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n157_8),
    .I2(n360_4),
    .I3(w_v_count[9]) 
);
defparam n156_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(n1632_5),
    .I2(n78_3),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(w_screen_pos_x_Z_4),
    .I1(ff_state_1_7),
    .I2(n78_3),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n97_s2 (
    .F(n97_7),
    .I0(ff_half_count[7]),
    .I1(n98_10),
    .I2(n78_3),
    .I3(ff_half_count[8]) 
);
defparam n97_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(n1245_4),
    .I1(n1142_10),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(w_h_count_end_13) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n294_s16 (
    .F(n294_21),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n294_22) 
);
defparam n294_s16.INIT=16'h0001;
  LUT2 n432_s1 (
    .F(n432_6),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_10) 
);
defparam n432_s1.INIT=4'h7;
  LUT2 w_screen_pos_x_Z_8_s4 (
    .F(w_screen_pos_x_Z_8_10),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_Z_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_Z_11_s4 (
    .F(w_screen_pos_x_Z_11_10),
    .I0(ff_half_count[10]),
    .I1(n294_22),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_Z_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_Z_12_s4 (
    .F(w_screen_pos_x_Z_12_10),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n294_22),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_Z_12_s4.INIT=16'hFE01;
  LUT3 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[8]),
    .I1(w_h_count[5]),
    .I2(w_h_count[9]) 
);
defparam w_h_count_end_s9.INIT=8'h40;
  LUT4 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count[3]) 
);
defparam w_h_count_end_s10.INIT=16'h8000;
  LUT4 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[7]),
    .I3(w_h_count[11]) 
);
defparam w_h_count_end_s11.INIT=16'h1000;
  LUT4 n139_s1 (
    .F(n139_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_h_count[0]) 
);
defparam n139_s1.INIT=16'h0100;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(w_h_count[1]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]),
    .I3(w_h_count[9]) 
);
defparam n139_s2.INIT=16'h1000;
  LUT4 n360_s1 (
    .F(n360_4),
    .I0(n360_5),
    .I1(n360_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n360_s1.INIT=16'h0E00;
  LUT4 n265_s1 (
    .F(n265_4),
    .I0(w_screen_pos_y_2_1),
    .I1(w_screen_pos_y_Z[3]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(w_screen_pos_y_Z[5]) 
);
defparam n265_s1.INIT=16'h8000;
  LUT4 n265_s2 (
    .F(n265_5),
    .I0(n265_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y_Z[6]),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam n265_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(w_screen_pos_y_0_1),
    .I2(w_screen_pos_y_1_1),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h4000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(n407_8),
    .I1(n410_9),
    .I2(ff_interleaving_page_10),
    .I3(n410_8) 
);
defparam ff_interleaving_page_s4.INIT=16'hF700;
  LUT4 n370_s2 (
    .F(n370_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n370_s2.INIT=16'h827F;
  LUT4 n410_s3 (
    .F(n410_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n410_s3.INIT=16'h0001;
  LUT3 n410_s4 (
    .F(n410_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n410_s4.INIT=8'h35;
  LUT4 n409_s3 (
    .F(n409_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n410_8) 
);
defparam n409_s3.INIT=16'h3500;
  LUT4 n408_s3 (
    .F(n408_8),
    .I0(n408_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n408_s3.INIT=16'h03FE;
  LUT3 n407_s3 (
    .F(n407_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n407_s3.INIT=8'h53;
  LUT3 n407_s4 (
    .F(n407_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n407_s4.INIT=8'h01;
  LUT2 n163_s3 (
    .F(n163_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n163_s3.INIT=4'h8;
  LUT4 n160_s3 (
    .F(n160_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n163_8) 
);
defparam n160_s3.INIT=16'h8000;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n160_8) 
);
defparam n157_s3.INIT=16'h8000;
  LUT3 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[9]),
    .I1(n1245_4),
    .I2(n1142_10) 
);
defparam n95_s3.INIT=8'h80;
  LUT3 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n95_8) 
);
defparam n93_s3.INIT=8'h80;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(w_h_count_end_13) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n294_s17 (
    .F(n294_22),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n294_s17.INIT=8'hE0;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n360_7),
    .I3(n360_8) 
);
defparam n360_s2.INIT=16'h1000;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(reg_50hz_mode),
    .I1(n360_9),
    .I2(w_vs_end_9),
    .I3(n360_10) 
);
defparam n360_s3.INIT=16'h1000;
  LUT2 n265_s3 (
    .F(n265_6),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1) 
);
defparam n265_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(n265_4),
    .I1(ff_v_active_9),
    .I2(reg_212lines_mode),
    .I3(w_screen_pos_y_Z[6]) 
);
defparam ff_v_active_s4.INIT=16'h3FF5;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1),
    .I2(w_v_count[0]),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam ff_v_active_s5.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[1]),
    .I2(ff_interleaving_page_11),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h0FEE;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n408_s4.INIT=16'h0305;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[4]) 
);
defparam n360_s4.INIT=16'hF800;
  LUT4 n360_s5 (
    .F(n360_8),
    .I0(w_v_count[1]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[5]) 
);
defparam n360_s5.INIT=16'h1000;
  LUT4 n360_s6 (
    .F(n360_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n360_s6.INIT=16'hEFF7;
  LUT3 n360_s7 (
    .F(n360_10),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]) 
);
defparam n360_s7.INIT=8'h10;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y_2_1),
    .I1(w_screen_pos_y_Z[3]),
    .I2(w_screen_pos_y_Z[5]),
    .I3(w_screen_pos_y_Z[4]) 
);
defparam ff_v_active_s6.INIT=16'h0100;
  LUT2 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[6]),
    .I1(reg_blink_period[5]) 
);
defparam ff_interleaving_page_s6.INIT=4'h1;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s4.INIT=16'h6AAA;
  LUT4 n103_s3 (
    .F(n103_9),
    .I0(n78_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n103_s3.INIT=16'h1444;
  LUT4 w_screen_pos_x_Z_10_s5 (
    .F(w_screen_pos_x_Z_10_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_10_s5.INIT=16'hA955;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n360_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n161_s4 (
    .F(n161_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n161_s4.INIT=16'h8000;
  LUT4 n163_s4 (
    .F(n163_10),
    .I0(n360_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n163_s4.INIT=16'h1444;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[3]) 
);
defparam n59_s3.INIT=16'h7F80;
  LUT3 n60_s3 (
    .F(n60_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n60_s3.INIT=8'h6A;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_screen_pos_x_Z_4),
    .I2(w_screen_pos_x_Z_5),
    .I3(ff_state_1_7) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n93_s4 (
    .F(n93_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n93_8),
    .I3(ff_half_count[12]) 
);
defparam n93_s4.INIT=16'h0770;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_8) 
);
defparam n95_s4.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n99_s3 (
    .F(n99_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_6),
    .I3(n1245_4) 
);
defparam n99_s3.INIT=16'h0770;
  LUT4 n101_s3 (
    .F(n101_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_4),
    .I3(ff_state_1_7) 
);
defparam n101_s3.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s4 (
    .F(n105_10),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s4.INIT=8'h15;
  LUT3 n223_s3 (
    .F(n223_7),
    .I0(w_h_count_end),
    .I1(n360_4),
    .I2(ff_field) 
);
defparam n223_s3.INIT=8'h78;
  LUT2 n360_s8 (
    .F(n360_12),
    .I0(w_h_count_end),
    .I1(n360_4) 
);
defparam n360_s8.INIT=4'h8;
  LUT4 n373_s3 (
    .F(n373_9),
    .I0(w_h_count_end),
    .I1(n360_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n373_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n360_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(w_screen_pos_x_Z_6),
    .D(n99_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z_5),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z_4),
    .D(n101_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z_3),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z_2),
    .D(n103_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z_1),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z_0),
    .D(n105_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_sdram_refresh),
    .D(n139_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n165_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n265_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n370_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n371_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n372_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n407_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n408_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n409_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n410_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n432_6),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n223_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n373_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_Z_3_s (
    .SUM(w_pixel_pos_x_Z[3]),
    .COUT(w_pixel_pos_x_Z_3_2),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_4_s (
    .SUM(w_pixel_pos_x_Z[4]),
    .COUT(w_pixel_pos_x_Z_4_2),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_3_2) 
);
defparam w_pixel_pos_x_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_5_s (
    .SUM(w_pixel_pos_x_Z[5]),
    .COUT(w_pixel_pos_x_Z_5_2),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_4_2) 
);
defparam w_pixel_pos_x_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_6_s (
    .SUM(w_pixel_pos_x_Z[6]),
    .COUT(w_pixel_pos_x_Z_6_2),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_5_2) 
);
defparam w_pixel_pos_x_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_7_s (
    .SUM(w_pixel_pos_x_Z[7]),
    .COUT(w_pixel_pos_x_Z_7_2),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_6_2) 
);
defparam w_pixel_pos_x_Z_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_8_s (
    .SUM(w_pixel_pos_x_Z[8]),
    .COUT(w_pixel_pos_x_Z_8_0_COUT),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_7_2) 
);
defparam w_pixel_pos_x_Z_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s (
    .SUM(w_screen_pos_y_0_1),
    .COUT(w_screen_pos_y_0_2),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s (
    .SUM(w_screen_pos_y_1_1),
    .COUT(w_screen_pos_y_1_2),
    .I0(n324_7),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_2) 
);
defparam w_screen_pos_y_1_s.ALU_MODE=0;
  ALU w_screen_pos_y_2_s (
    .SUM(w_screen_pos_y_2_1),
    .COUT(w_screen_pos_y_2_2),
    .I0(n323_7),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_2) 
);
defparam w_screen_pos_y_2_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_4_s (
    .SUM(w_screen_pos_y_Z[4]),
    .COUT(w_screen_pos_y_Z_4_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_3_5) 
);
defparam w_screen_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_5_s (
    .SUM(w_screen_pos_y_Z[5]),
    .COUT(w_screen_pos_y_Z_5_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_4_2) 
);
defparam w_screen_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_6_s (
    .SUM(w_screen_pos_y_Z[6]),
    .COUT(w_screen_pos_y_Z_6_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_5_2) 
);
defparam w_screen_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_7_s (
    .SUM(w_screen_pos_y_Z[7]),
    .COUT(w_screen_pos_y_Z_7_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_6_2) 
);
defparam w_screen_pos_y_Z_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_8_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_9_s (
    .SUM(w_screen_pos_y_9_1),
    .COUT(w_screen_pos_y_9_0_COUT),
    .I0(n315_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_2) 
);
defparam w_screen_pos_y_9_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_2_1),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n323_6) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_v_count[5]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n315_9),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_3_s1 (
    .SUM(w_screen_pos_y_Z[3]),
    .COUT(w_screen_pos_y_Z_3_5),
    .I0(n322_2),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_2) 
);
defparam w_screen_pos_y_Z_3_s1.ALU_MODE=1;
  ALU n324_s1 (
    .SUM(n324_7),
    .COUT(n324_6),
    .I0(w_v_count[2]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(VCC) 
);
defparam n324_s1.ALU_MODE=1;
  ALU n323_s1 (
    .SUM(n323_7),
    .COUT(n323_6),
    .I0(w_v_count[3]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n324_6) 
);
defparam n323_s1.ALU_MODE=1;
  INV n315_s5 (
    .O(n315_12),
    .I(n315_9) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_Z_7_s8 (
    .O(w_screen_pos_x_Z_7_14),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_screen_pos_x_Z_7_14,
  n294_21,
  w_4colors_mode,
  w_vram_address1_13_7,
  n438_7,
  w_screen_v_active,
  ff_screen_h_active_9,
  reg_left_mask,
  n88_8,
  w_sprite_mode2_4,
  n440_5,
  reg_display_on,
  n878_16,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  ff_half_count,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_screen_mode_vram_valid,
  ff_state_1_7,
  n1350_5,
  n1632_4,
  n1632_5,
  n140_10,
  n1350_8,
  n255_11,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_screen_pos_x_Z_7_14;
input n294_21;
input w_4colors_mode;
input w_vram_address1_13_7;
input n438_7;
input w_screen_v_active;
input ff_screen_h_active_9;
input reg_left_mask;
input n88_8;
input w_sprite_mode2_4;
input n440_5;
input reg_display_on;
input n878_16;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [7:7] ff_half_count;
input [4:0] reg_screen_mode;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
output w_screen_mode_vram_valid;
output ff_state_1_7;
output n1350_5;
output n1632_4;
output n1632_5;
output n140_10;
output n1350_8;
output n255_11;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1354_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1362_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1378_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1386_4;
wire n1390_4;
wire n1391_4;
wire n1392_4;
wire n1393_4;
wire n1394_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1402_4;
wire n1632_3;
wire n801_31;
wire n802_30;
wire n803_30;
wire n804_30;
wire n805_23;
wire n806_23;
wire n807_23;
wire n808_23;
wire n833_25;
wire n834_25;
wire n835_25;
wire n836_25;
wire n837_27;
wire n838_24;
wire n839_24;
wire n840_24;
wire n972_16;
wire n973_16;
wire n974_16;
wire n975_16;
wire n976_17;
wire n977_17;
wire n978_17;
wire n979_17;
wire n980_13;
wire n981_13;
wire n982_13;
wire n983_13;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_14;
wire n988_14;
wire n989_14;
wire n990_14;
wire n991_14;
wire n992_15;
wire n993_15;
wire n994_15;
wire n995_15;
wire n996_16;
wire n997_15;
wire n998_15;
wire n999_15;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1011_13;
wire n1012_13;
wire n1013_13;
wire n1014_13;
wire n1015_13;
wire n1342_33;
wire n1343_33;
wire n1344_33;
wire n1345_33;
wire n1346_25;
wire n1347_25;
wire n1348_25;
wire n1349_25;
wire ff_next_vram3_7_7;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_3_9;
wire n179_7;
wire n176_7;
wire n1667_7;
wire n1666_7;
wire n1665_7;
wire n1664_7;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n689_6;
wire n527_6;
wire n140_8;
wire n139_7;
wire n138_7;
wire n255_9;
wire n1000_16;
wire n1003_17;
wire n1001_16;
wire n1002_16;
wire n1003_16;
wire n1350_6;
wire n1350_7;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_6;
wire n1370_7;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire n1401_5;
wire n1402_5;
wire n1403_5;
wire n1404_5;
wire n1405_5;
wire w_pattern0_3_4;
wire n801_32;
wire n801_33;
wire n801_34;
wire n802_31;
wire n803_31;
wire n804_31;
wire n805_24;
wire n805_25;
wire n805_26;
wire n805_27;
wire n806_24;
wire n806_25;
wire n806_26;
wire n807_24;
wire n807_25;
wire n807_26;
wire n808_24;
wire n808_25;
wire n808_26;
wire n833_26;
wire n972_17;
wire n972_18;
wire n973_17;
wire n973_18;
wire n974_17;
wire n974_18;
wire n975_17;
wire n975_18;
wire n976_18;
wire n977_18;
wire n978_18;
wire n979_18;
wire n980_14;
wire n980_15;
wire n981_14;
wire n981_15;
wire n982_14;
wire n982_15;
wire n983_14;
wire n983_15;
wire n984_15;
wire n984_16;
wire n985_15;
wire n985_16;
wire n986_15;
wire n986_16;
wire n987_15;
wire n987_16;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_15;
wire n992_16;
wire n993_16;
wire n994_16;
wire n995_16;
wire n996_17;
wire n997_16;
wire n998_16;
wire n999_16;
wire n1342_34;
wire n1343_34;
wire n1344_34;
wire n1345_34;
wire n1346_26;
wire n1347_26;
wire n1348_26;
wire n1348_27;
wire n1349_26;
wire n1349_27;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_9;
wire ff_next_vram3_3_9;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram6_7_10;
wire ff_next_vram4_7_10;
wire ff_next_vram5_7_10;
wire ff_next_vram5_3_10;
wire n181_8;
wire n178_8;
wire n177_8;
wire n705_7;
wire n705_8;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_7;
wire n703_8;
wire n702_7;
wire n702_8;
wire n702_9;
wire n701_7;
wire n701_8;
wire n701_9;
wire n700_7;
wire n700_8;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n691_9;
wire n690_7;
wire n690_8;
wire n689_7;
wire n689_8;
wire n689_9;
wire n527_7;
wire n527_8;
wire n527_9;
wire n527_10;
wire n140_9;
wire n140_11;
wire n139_8;
wire n138_8;
wire n255_10;
wire n1350_9;
wire n1350_10;
wire n1351_6;
wire n1352_6;
wire n1353_6;
wire n1354_6;
wire n1354_7;
wire n1355_7;
wire n1355_8;
wire n1356_6;
wire n1356_7;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1359_6;
wire n1360_6;
wire n1361_6;
wire n1362_6;
wire n1362_7;
wire n1363_6;
wire n1363_7;
wire n1364_6;
wire n1364_7;
wire n1365_6;
wire n1365_7;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_6;
wire n1370_8;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1378_7;
wire n1379_6;
wire n1379_7;
wire n1380_6;
wire n1380_7;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1386_7;
wire n1387_6;
wire n1387_7;
wire n1388_6;
wire n1388_7;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1391_6;
wire n1392_6;
wire n1393_6;
wire n1394_6;
wire n1394_7;
wire n1395_6;
wire n1395_7;
wire n1396_6;
wire n1396_7;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1399_6;
wire n1400_6;
wire n1401_6;
wire n1402_6;
wire n1402_7;
wire n1403_6;
wire n1403_7;
wire n1404_6;
wire n1404_7;
wire n1405_6;
wire n1405_7;
wire n801_35;
wire n801_36;
wire n801_37;
wire n801_38;
wire n802_32;
wire n803_32;
wire n804_32;
wire n805_28;
wire n805_29;
wire n805_30;
wire n805_31;
wire n805_32;
wire n806_27;
wire n806_28;
wire n806_29;
wire n807_27;
wire n807_28;
wire n807_29;
wire n808_27;
wire n808_28;
wire n808_29;
wire n833_27;
wire n972_19;
wire n973_19;
wire n974_19;
wire n975_19;
wire n980_16;
wire n981_16;
wire n982_16;
wire n983_16;
wire n984_17;
wire n985_17;
wire n986_17;
wire n987_17;
wire n996_18;
wire n997_17;
wire n998_17;
wire n999_17;
wire n1342_36;
wire n1343_35;
wire n1344_35;
wire n1345_35;
wire n1346_27;
wire n1346_28;
wire n1347_27;
wire n1347_28;
wire n1348_28;
wire n1348_29;
wire n1349_28;
wire ff_next_vram3_7_10;
wire ff_next_vram2_7_10;
wire ff_next_vram6_7_11;
wire ff_next_vram5_3_11;
wire n705_9;
wire n705_10;
wire n705_13;
wire n703_10;
wire n703_11;
wire n703_12;
wire n702_10;
wire n702_11;
wire n702_12;
wire n702_13;
wire n701_10;
wire n701_11;
wire n701_12;
wire n700_9;
wire n700_10;
wire n700_11;
wire n699_10;
wire n699_11;
wire n699_13;
wire n698_11;
wire n697_10;
wire n697_12;
wire n697_13;
wire n696_9;
wire n696_10;
wire n696_11;
wire n696_12;
wire n696_13;
wire n695_10;
wire n695_11;
wire n695_12;
wire n695_14;
wire n695_15;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_14;
wire n694_15;
wire n694_16;
wire n693_10;
wire n693_11;
wire n693_13;
wire n693_14;
wire n693_15;
wire n693_16;
wire n692_9;
wire n692_10;
wire n692_12;
wire n691_10;
wire n691_11;
wire n690_9;
wire n690_11;
wire n690_13;
wire n527_11;
wire n140_12;
wire n140_13;
wire n140_14;
wire n1350_11;
wire n1351_7;
wire n1352_7;
wire n1353_7;
wire n1354_8;
wire n1358_7;
wire n1359_7;
wire n1360_7;
wire n1361_7;
wire n1362_8;
wire n1362_9;
wire n1363_8;
wire n1364_8;
wire n1365_8;
wire n1366_7;
wire n1367_7;
wire n1368_7;
wire n1369_7;
wire n1370_9;
wire n1374_7;
wire n1375_7;
wire n1376_7;
wire n1377_7;
wire n1378_8;
wire n1378_9;
wire n1379_8;
wire n1380_8;
wire n1381_8;
wire n1382_7;
wire n1383_7;
wire n1384_7;
wire n1385_7;
wire n1386_8;
wire n1390_7;
wire n1391_7;
wire n1392_7;
wire n1393_7;
wire n1394_8;
wire n1394_9;
wire n1395_8;
wire n1396_8;
wire n1397_8;
wire n1398_7;
wire n1399_7;
wire n1400_7;
wire n1401_7;
wire n1402_8;
wire n801_39;
wire n805_33;
wire n806_30;
wire n807_30;
wire n808_30;
wire n1346_29;
wire n1347_29;
wire n705_14;
wire n703_13;
wire n702_14;
wire n700_13;
wire n700_14;
wire n699_15;
wire n699_16;
wire n698_12;
wire n697_14;
wire n695_16;
wire n695_17;
wire n694_17;
wire n692_14;
wire n691_13;
wire n690_14;
wire n527_13;
wire n140_15;
wire n140_16;
wire n805_34;
wire n806_31;
wire n807_31;
wire n808_31;
wire n702_15;
wire n694_18;
wire n690_15;
wire n692_16;
wire n695_19;
wire n703_15;
wire n690_17;
wire n691_15;
wire n693_19;
wire n692_18;
wire ff_pattern7_7_7;
wire n700_16;
wire n699_18;
wire n705_16;
wire ff_next_vram4_7_12;
wire ff_next_vram5_7_13;
wire ff_next_vram6_7_13;
wire n177_10;
wire n178_10;
wire n180_9;
wire ff_next_vram3_7_12;
wire n527_15;
wire n689_13;
wire n694_20;
wire n727_6;
wire n705_18;
wire ff_next_vram0_7_9;
wire n704_12;
wire n690_19;
wire ff_next_vram6_3_9;
wire ff_next_vram4_3_8;
wire n1342_38;
wire n1355_10;
wire n1405_9;
wire n1404_9;
wire n1403_9;
wire n1397_10;
wire n1396_10;
wire n1395_10;
wire n1389_9;
wire n1388_9;
wire n1387_9;
wire n1381_10;
wire n1380_10;
wire n1379_10;
wire n1365_10;
wire n1364_10;
wire n1363_10;
wire n1357_9;
wire n1356_9;
wire n1355_12;
wire n689_15;
wire n693_21;
wire n697_16;
wire n698_14;
wire n699_20;
wire ff_next_vram5_7_15;
wire ff_pos_x_5_11;
wire n1373_8;
wire n1372_8;
wire n1371_8;
wire n1370_11;
wire n181_13;
wire ff_pos_x_5_13;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n313_3;
wire n312_2;
wire n311_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n1000_14;
wire n1001_14;
wire n1002_14;
wire n1003_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [1:0] ff_vram_rdata_sel;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT4 n97_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n97_s4.INIT=16'h8000;
  LUT3 n1000_s15 (
    .F(n797_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1000_s15.INIT=8'hCA;
  LUT3 n1001_s14 (
    .F(n798_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1001_s14.INIT=8'hCA;
  LUT3 n1002_s14 (
    .F(n799_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1002_s14.INIT=8'hCA;
  LUT3 n1003_s14 (
    .F(n800_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1003_s14.INIT=8'hCA;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1350_6),
    .I3(n1350_7) 
);
defparam n1350_s1.INIT=16'hF088;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1351_5),
    .I3(n1350_7) 
);
defparam n1351_s1.INIT=16'hF088;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1352_5),
    .I3(n1350_7) 
);
defparam n1352_s1.INIT=16'hF088;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1353_5),
    .I3(n1350_7) 
);
defparam n1353_s1.INIT=16'hF088;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1354_5),
    .I3(n1350_7) 
);
defparam n1354_s1.INIT=16'hF044;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1358_5),
    .I3(n1350_7) 
);
defparam n1358_s1.INIT=16'hF088;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1359_5),
    .I3(n1350_7) 
);
defparam n1359_s1.INIT=16'hF088;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1360_5),
    .I3(n1350_7) 
);
defparam n1360_s1.INIT=16'hF088;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1361_5),
    .I3(n1350_7) 
);
defparam n1361_s1.INIT=16'hF088;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1362_5),
    .I3(n1350_7) 
);
defparam n1362_s1.INIT=16'hF044;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1366_5),
    .I3(n1350_7) 
);
defparam n1366_s1.INIT=16'hF088;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1367_5),
    .I3(n1350_7) 
);
defparam n1367_s1.INIT=16'hF088;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1368_5),
    .I3(n1350_7) 
);
defparam n1368_s1.INIT=16'hF088;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1369_5),
    .I3(n1350_7) 
);
defparam n1369_s1.INIT=16'hF088;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_11),
    .I1(n1370_6),
    .I2(n1370_7),
    .I3(n1350_7) 
);
defparam n1370_s1.INIT=16'hEEF0;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_8),
    .I1(n1371_6),
    .I2(n1350_7),
    .I3(n1355_10) 
);
defparam n1371_s1.INIT=16'hFFE0;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_8),
    .I1(n1372_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_7) 
);
defparam n1372_s1.INIT=16'hEEF0;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1373_8),
    .I1(n1373_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_7) 
);
defparam n1373_s1.INIT=16'hEEF0;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1374_5),
    .I3(n1350_7) 
);
defparam n1374_s1.INIT=16'hF088;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1375_5),
    .I3(n1350_7) 
);
defparam n1375_s1.INIT=16'hF088;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1376_5),
    .I3(n1350_7) 
);
defparam n1376_s1.INIT=16'hF088;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1377_5),
    .I3(n1350_7) 
);
defparam n1377_s1.INIT=16'hF088;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1378_5),
    .I3(n1350_7) 
);
defparam n1378_s1.INIT=16'hF044;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1382_5),
    .I3(n1350_7) 
);
defparam n1382_s1.INIT=16'hF088;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1383_5),
    .I3(n1350_7) 
);
defparam n1383_s1.INIT=16'hF088;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1384_5),
    .I3(n1350_7) 
);
defparam n1384_s1.INIT=16'hF088;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1385_5),
    .I3(n1350_7) 
);
defparam n1385_s1.INIT=16'hF088;
  LUT4 n1386_s1 (
    .F(n1386_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1386_5),
    .I3(n1350_7) 
);
defparam n1386_s1.INIT=16'hF044;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1390_5),
    .I3(n1350_7) 
);
defparam n1390_s1.INIT=16'hF088;
  LUT4 n1391_s1 (
    .F(n1391_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1391_5),
    .I3(n1350_7) 
);
defparam n1391_s1.INIT=16'hF088;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1392_5),
    .I3(n1350_7) 
);
defparam n1392_s1.INIT=16'hF088;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1393_5),
    .I3(n1350_7) 
);
defparam n1393_s1.INIT=16'hF088;
  LUT4 n1394_s1 (
    .F(n1394_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1394_5),
    .I3(n1350_7) 
);
defparam n1394_s1.INIT=16'hF044;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1398_5),
    .I3(n1350_7) 
);
defparam n1398_s1.INIT=16'hF088;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1399_5),
    .I3(n1350_7) 
);
defparam n1399_s1.INIT=16'hF088;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1400_5),
    .I3(n1350_7) 
);
defparam n1400_s1.INIT=16'hF088;
  LUT4 n1401_s1 (
    .F(n1401_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1401_5),
    .I3(n1350_7) 
);
defparam n1401_s1.INIT=16'hF088;
  LUT4 n1402_s1 (
    .F(n1402_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1402_5),
    .I3(n1350_7) 
);
defparam n1402_s1.INIT=16'hF044;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hAC;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hAC;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hCA;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hCA;
  LUT4 n1632_s0 (
    .F(n1632_3),
    .I0(w_screen_pos_x_Z_3),
    .I1(n1632_4),
    .I2(n1632_5),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n1632_s0.INIT=16'h9000;
  LUT4 n801_s23 (
    .F(n801_31),
    .I0(n801_32),
    .I1(n801_33),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n801_34) 
);
defparam n801_s23.INIT=16'h40FF;
  LUT4 n802_s22 (
    .F(n802_30),
    .I0(n801_32),
    .I1(n801_33),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n802_31) 
);
defparam n802_s22.INIT=16'h40FF;
  LUT4 n803_s22 (
    .F(n803_30),
    .I0(n801_32),
    .I1(n801_33),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n803_31) 
);
defparam n803_s22.INIT=16'h40FF;
  LUT4 n804_s22 (
    .F(n804_30),
    .I0(n801_32),
    .I1(n801_33),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n804_31) 
);
defparam n804_s22.INIT=16'h40FF;
  LUT4 n805_s19 (
    .F(n805_23),
    .I0(n805_24),
    .I1(n805_25),
    .I2(n805_26),
    .I3(n805_27) 
);
defparam n805_s19.INIT=16'h0D00;
  LUT4 n806_s19 (
    .F(n806_23),
    .I0(n806_24),
    .I1(n805_25),
    .I2(n806_25),
    .I3(n806_26) 
);
defparam n806_s19.INIT=16'h0D00;
  LUT4 n807_s19 (
    .F(n807_23),
    .I0(n807_24),
    .I1(n805_25),
    .I2(n807_25),
    .I3(n807_26) 
);
defparam n807_s19.INIT=16'h0D00;
  LUT4 n808_s19 (
    .F(n808_23),
    .I0(n808_24),
    .I1(n805_25),
    .I2(n808_25),
    .I3(n808_26) 
);
defparam n808_s19.INIT=16'h0D00;
  LUT4 n833_s19 (
    .F(n833_25),
    .I0(n833_26),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_address1_13_7) 
);
defparam n833_s19.INIT=16'hF444;
  LUT4 n834_s19 (
    .F(n834_25),
    .I0(n833_26),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_address1_13_7) 
);
defparam n834_s19.INIT=16'hF444;
  LUT4 n835_s19 (
    .F(n835_25),
    .I0(n833_26),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_address1_13_7) 
);
defparam n835_s19.INIT=16'hF444;
  LUT4 n836_s19 (
    .F(n836_25),
    .I0(n833_26),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_address1_13_7) 
);
defparam n836_s19.INIT=16'hF444;
  LUT3 n837_s23 (
    .F(n837_27),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_vram_address1_13_7) 
);
defparam n837_s23.INIT=8'hCA;
  LUT3 n838_s20 (
    .F(n838_24),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_vram_address1_13_7) 
);
defparam n838_s20.INIT=8'hCA;
  LUT3 n839_s20 (
    .F(n839_24),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_vram_address1_13_7) 
);
defparam n839_s20.INIT=8'hCA;
  LUT3 n840_s20 (
    .F(n840_24),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_vram_address1_13_7) 
);
defparam n840_s20.INIT=8'hCA;
  LUT3 n972_s12 (
    .F(n972_16),
    .I0(n972_17),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s12.INIT=8'h53;
  LUT3 n973_s12 (
    .F(n973_16),
    .I0(n973_17),
    .I1(n973_18),
    .I2(ff_phase[2]) 
);
defparam n973_s12.INIT=8'hA3;
  LUT3 n974_s12 (
    .F(n974_16),
    .I0(n974_17),
    .I1(n974_18),
    .I2(ff_phase[2]) 
);
defparam n974_s12.INIT=8'h53;
  LUT3 n975_s12 (
    .F(n975_16),
    .I0(n975_17),
    .I1(n975_18),
    .I2(ff_phase[2]) 
);
defparam n975_s12.INIT=8'h53;
  LUT3 n976_s13 (
    .F(n976_17),
    .I0(n805_24),
    .I1(n976_18),
    .I2(ff_phase[2]) 
);
defparam n976_s13.INIT=8'h53;
  LUT3 n977_s13 (
    .F(n977_17),
    .I0(n806_24),
    .I1(n977_18),
    .I2(ff_phase[2]) 
);
defparam n977_s13.INIT=8'h53;
  LUT3 n978_s13 (
    .F(n978_17),
    .I0(n807_24),
    .I1(n978_18),
    .I2(ff_phase[2]) 
);
defparam n978_s13.INIT=8'h53;
  LUT3 n979_s13 (
    .F(n979_17),
    .I0(n808_24),
    .I1(n979_18),
    .I2(ff_phase[2]) 
);
defparam n979_s13.INIT=8'h53;
  LUT3 n980_s9 (
    .F(n980_13),
    .I0(n980_14),
    .I1(n980_15),
    .I2(ff_phase[1]) 
);
defparam n980_s9.INIT=8'h53;
  LUT3 n981_s9 (
    .F(n981_13),
    .I0(n981_14),
    .I1(n981_15),
    .I2(ff_phase[1]) 
);
defparam n981_s9.INIT=8'h53;
  LUT3 n982_s9 (
    .F(n982_13),
    .I0(n982_14),
    .I1(n982_15),
    .I2(ff_phase[1]) 
);
defparam n982_s9.INIT=8'h53;
  LUT3 n983_s9 (
    .F(n983_13),
    .I0(n983_14),
    .I1(n983_15),
    .I2(ff_phase[1]) 
);
defparam n983_s9.INIT=8'h53;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n984_16),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'h53;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n985_16),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'h53;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n986_16),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'h53;
  LUT3 n987_s10 (
    .F(n987_14),
    .I0(n987_15),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s10.INIT=8'h53;
  LUT3 n988_s10 (
    .F(n988_14),
    .I0(n972_17),
    .I1(n988_15),
    .I2(ff_phase[1]) 
);
defparam n988_s10.INIT=8'h53;
  LUT3 n989_s10 (
    .F(n989_14),
    .I0(n973_17),
    .I1(n989_15),
    .I2(ff_phase[1]) 
);
defparam n989_s10.INIT=8'hA3;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n974_17),
    .I1(n990_15),
    .I2(ff_phase[1]) 
);
defparam n990_s10.INIT=8'h53;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n975_17),
    .I1(n991_15),
    .I2(ff_phase[1]) 
);
defparam n991_s10.INIT=8'h53;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n805_24),
    .I1(n992_16),
    .I2(ff_phase[1]) 
);
defparam n992_s11.INIT=8'h53;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n806_24),
    .I1(n993_16),
    .I2(ff_phase[1]) 
);
defparam n993_s11.INIT=8'h53;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n807_24),
    .I1(n994_16),
    .I2(ff_phase[1]) 
);
defparam n994_s11.INIT=8'h53;
  LUT3 n995_s11 (
    .F(n995_15),
    .I0(n808_24),
    .I1(n995_16),
    .I2(ff_phase[1]) 
);
defparam n995_s11.INIT=8'h53;
  LUT3 n996_s12 (
    .F(n996_16),
    .I0(n996_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n996_s12.INIT=8'hC5;
  LUT3 n997_s11 (
    .F(n997_15),
    .I0(n997_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n997_s11.INIT=8'hC5;
  LUT3 n998_s11 (
    .F(n998_15),
    .I0(n998_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n998_s11.INIT=8'hC5;
  LUT3 n999_s11 (
    .F(n999_15),
    .I0(n999_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n999_s11.INIT=8'hC5;
  LUT4 n1004_s9 (
    .F(n1004_13),
    .I0(n833_26),
    .I1(ff_next_vram6[7]),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n1004_s9.INIT=16'hF044;
  LUT4 n1005_s9 (
    .F(n1005_13),
    .I0(n833_26),
    .I1(ff_next_vram6[6]),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1005_s9.INIT=16'hF044;
  LUT4 n1006_s9 (
    .F(n1006_13),
    .I0(n833_26),
    .I1(ff_next_vram6[5]),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1006_s9.INIT=16'hF044;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(n833_26),
    .I1(ff_next_vram6[4]),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF044;
  LUT3 n1008_s9 (
    .F(n1008_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1008_s9.INIT=8'hCA;
  LUT3 n1009_s9 (
    .F(n1009_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1009_s9.INIT=8'hCA;
  LUT3 n1010_s9 (
    .F(n1010_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1010_s9.INIT=8'hCA;
  LUT3 n1011_s9 (
    .F(n1011_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1011_s9.INIT=8'hCA;
  LUT4 n1012_s9 (
    .F(n1012_13),
    .I0(n833_26),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1012_s9.INIT=16'hF044;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(n833_26),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1013_s9.INIT=16'hF044;
  LUT4 n1014_s9 (
    .F(n1014_13),
    .I0(n833_26),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1014_s9.INIT=16'hF044;
  LUT4 n1015_s9 (
    .F(n1015_13),
    .I0(n833_26),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1015_s9.INIT=16'hF044;
  LUT4 n1342_s23 (
    .F(n1342_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1342_34),
    .I3(n1342_38) 
);
defparam n1342_s23.INIT=16'h0F88;
  LUT4 n1343_s23 (
    .F(n1343_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1343_34),
    .I3(n1342_38) 
);
defparam n1343_s23.INIT=16'h0F88;
  LUT4 n1344_s23 (
    .F(n1344_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1344_34),
    .I3(n1342_38) 
);
defparam n1344_s23.INIT=16'h0F88;
  LUT4 n1345_s23 (
    .F(n1345_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1345_34),
    .I3(n1342_38) 
);
defparam n1345_s23.INIT=16'h0F88;
  LUT4 n1346_s21 (
    .F(n1346_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1346_26),
    .I3(n1342_38) 
);
defparam n1346_s21.INIT=16'h0F44;
  LUT4 n1347_s21 (
    .F(n1347_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1347_26),
    .I3(n1342_38) 
);
defparam n1347_s21.INIT=16'h0F44;
  LUT4 n1348_s21 (
    .F(n1348_25),
    .I0(n1348_26),
    .I1(n1348_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1342_38) 
);
defparam n1348_s21.INIT=16'hEEF0;
  LUT4 n1349_s21 (
    .F(n1349_25),
    .I0(n1349_26),
    .I1(n1349_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1342_38) 
);
defparam n1349_s21.INIT=16'hEEF0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_12),
    .I1(ff_next_vram3_7_9),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s3.INIT=8'h10;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_in_active_10),
    .I2(n255_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h2F;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram3_7_9),
    .I1(ff_next_vram3_3_9),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_7_s3.INIT=16'h3500;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_next_vram3_7_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=8'hD0;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram3_3_9),
    .I2(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_3_s4.INIT=8'h60;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s4.INIT=8'hE0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(w_vram_address1_13_7),
    .I1(ff_next_vram4_7_12),
    .I2(ff_phase[0]),
    .I3(ff_next_vram4_7_10) 
);
defparam ff_next_vram4_7_s4.INIT=16'hA300;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_next_vram5_3_10),
    .I3(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_3_s4.INIT=16'h00FE;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n181_8),
    .I3(ff_pos_x[2]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(ff_pos_x[4]),
    .I1(n177_8),
    .I2(n181_8),
    .I3(ff_pos_x[5]) 
);
defparam n176_s2.INIT=16'h0708;
  LUT4 n1667_s2 (
    .F(n1667_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1632_4) 
);
defparam n1667_s2.INIT=16'hAC00;
  LUT4 n1666_s2 (
    .F(n1666_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1632_4) 
);
defparam n1666_s2.INIT=16'hAC00;
  LUT4 n1665_s2 (
    .F(n1665_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1632_4) 
);
defparam n1665_s2.INIT=16'hAC00;
  LUT4 n1664_s2 (
    .F(n1664_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1632_4) 
);
defparam n1664_s2.INIT=16'hAC00;
  LUT3 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n438_7) 
);
defparam n705_s1.INIT=8'h70;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n438_7) 
);
defparam n704_s1.INIT=16'hEF00;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(ff_next_vram0_7_7),
    .I2(n703_8),
    .I3(n438_7) 
);
defparam n703_s1.INIT=16'h4F00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n702_9),
    .I3(n438_7) 
);
defparam n702_s1.INIT=16'h1F00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(n701_8),
    .I2(n701_9),
    .I3(n438_7) 
);
defparam n701_s1.INIT=16'hBF00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(ff_next_vram0_7_7),
    .I2(n700_8),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'h4F00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(ff_next_vram0_7_7),
    .I2(n696_8),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'h4F00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hBF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n438_7) 
);
defparam n693_s1.INIT=16'hEF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(ff_next_vram0_7_7),
    .I2(n692_8),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'h4F00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_9),
    .I3(n438_7) 
);
defparam n691_s1.INIT=16'hBF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(ff_next_vram0_7_7),
    .I2(n690_8),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT4 n689_s1 (
    .F(n689_6),
    .I0(n689_7),
    .I1(n689_8),
    .I2(n689_9),
    .I3(n438_7) 
);
defparam n689_s1.INIT=16'h4F00;
  LUT4 n527_s1 (
    .F(n527_6),
    .I0(n527_7),
    .I1(n527_8),
    .I2(n527_9),
    .I3(n527_10) 
);
defparam n527_s1.INIT=16'hD400;
  LUT4 n140_s3 (
    .F(n140_8),
    .I0(n140_9),
    .I1(n140_10),
    .I2(ff_phase[0]),
    .I3(n140_11) 
);
defparam n140_s3.INIT=16'h0007;
  LUT4 n139_s2 (
    .F(n139_7),
    .I0(ff_pos_x_5_11),
    .I1(n140_10),
    .I2(n139_8),
    .I3(n140_11) 
);
defparam n139_s2.INIT=16'h00B0;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(n140_9),
    .I1(n140_11),
    .I2(n138_8),
    .I3(n140_10) 
);
defparam n138_s2.INIT=16'h0130;
  LUT4 n255_s4 (
    .F(n255_9),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_12_10),
    .I2(n140_10),
    .I3(n255_10) 
);
defparam n255_s4.INIT=16'hE7FF;
  LUT3 n1000_s14 (
    .F(n1000_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n1000_s14.INIT=8'hCA;
  LUT2 n1000_s13 (
    .F(n1003_17),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_12) 
);
defparam n1000_s13.INIT=4'h4;
  LUT3 n1001_s13 (
    .F(n1001_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n1001_s13.INIT=8'hCA;
  LUT3 n1002_s13 (
    .F(n1002_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n1002_s13.INIT=8'hCA;
  LUT3 n1003_s13 (
    .F(n1003_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n1003_s13.INIT=8'hCA;
  LUT3 n1350_s2 (
    .F(n1350_5),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n1350_8) 
);
defparam n1350_s2.INIT=8'h80;
  LUT3 n1350_s3 (
    .F(n1350_6),
    .I0(ff_pattern1[7]),
    .I1(n1350_9),
    .I2(n1350_10) 
);
defparam n1350_s3.INIT=8'h3A;
  LUT2 n1350_s4 (
    .F(n1350_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1350_s4.INIT=4'h8;
  LUT3 n1351_s2 (
    .F(n1351_5),
    .I0(ff_pattern1[6]),
    .I1(n1351_6),
    .I2(n1350_10) 
);
defparam n1351_s2.INIT=8'h3A;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(ff_pattern1[5]),
    .I1(n1352_6),
    .I2(n1350_10) 
);
defparam n1352_s2.INIT=8'h3A;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(ff_pattern1[4]),
    .I1(n1353_6),
    .I2(n1350_10) 
);
defparam n1353_s2.INIT=8'h3A;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(n1354_6),
    .I1(n1354_7),
    .I2(ff_pattern1[3]),
    .I3(n1350_10) 
);
defparam n1354_s2.INIT=16'hEEF0;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_7),
    .I1(n1355_8),
    .I2(ff_pattern1[2]),
    .I3(n1350_10) 
);
defparam n1355_s2.INIT=16'hEEF0;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(n1356_7),
    .I2(ff_pattern1[1]),
    .I3(n1350_10) 
);
defparam n1356_s2.INIT=16'hEEF0;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern1[0]),
    .I3(n1350_10) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT3 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(ff_pattern2[7]),
    .I2(n1350_10) 
);
defparam n1358_s2.INIT=8'h5C;
  LUT3 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(ff_pattern2[6]),
    .I2(n1350_10) 
);
defparam n1359_s2.INIT=8'h5C;
  LUT3 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(ff_pattern2[5]),
    .I2(n1350_10) 
);
defparam n1360_s2.INIT=8'h5C;
  LUT3 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(ff_pattern2[4]),
    .I2(n1350_10) 
);
defparam n1361_s2.INIT=8'h5C;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n1362_7),
    .I2(ff_pattern2[3]),
    .I3(n1350_10) 
);
defparam n1362_s2.INIT=16'hEEF0;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n1363_7),
    .I2(ff_pattern2[2]),
    .I3(n1350_10) 
);
defparam n1363_s2.INIT=16'hEEF0;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n1364_7),
    .I2(ff_pattern2[1]),
    .I3(n1350_10) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_6),
    .I1(n1365_7),
    .I2(ff_pattern2[0]),
    .I3(n1350_10) 
);
defparam n1365_s2.INIT=16'hEEF0;
  LUT3 n1366_s2 (
    .F(n1366_5),
    .I0(ff_pattern3[7]),
    .I1(n1366_6),
    .I2(n1350_10) 
);
defparam n1366_s2.INIT=8'h3A;
  LUT3 n1367_s2 (
    .F(n1367_5),
    .I0(ff_pattern3[6]),
    .I1(n1367_6),
    .I2(n1350_10) 
);
defparam n1367_s2.INIT=8'h3A;
  LUT3 n1368_s2 (
    .F(n1368_5),
    .I0(ff_pattern3[5]),
    .I1(n1368_6),
    .I2(n1350_10) 
);
defparam n1368_s2.INIT=8'h3A;
  LUT3 n1369_s2 (
    .F(n1369_5),
    .I0(ff_pattern3[4]),
    .I1(n1369_6),
    .I2(n1350_10) 
);
defparam n1369_s2.INIT=8'h3A;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1370_8),
    .I3(n1350_10) 
);
defparam n1370_s3.INIT=16'hAC00;
  LUT2 n1370_s4 (
    .F(n1370_7),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]) 
);
defparam n1370_s4.INIT=4'h4;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1370_8),
    .I3(n1350_10) 
);
defparam n1371_s3.INIT=16'hAC00;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1370_8),
    .I3(n1350_10) 
);
defparam n1372_s3.INIT=16'hAC00;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1370_8),
    .I3(n1350_10) 
);
defparam n1373_s3.INIT=16'hAC00;
  LUT3 n1374_s2 (
    .F(n1374_5),
    .I0(ff_pattern4[7]),
    .I1(n1374_6),
    .I2(n1350_10) 
);
defparam n1374_s2.INIT=8'h3A;
  LUT3 n1375_s2 (
    .F(n1375_5),
    .I0(ff_pattern4[6]),
    .I1(n1375_6),
    .I2(n1350_10) 
);
defparam n1375_s2.INIT=8'h3A;
  LUT3 n1376_s2 (
    .F(n1376_5),
    .I0(ff_pattern4[5]),
    .I1(n1376_6),
    .I2(n1350_10) 
);
defparam n1376_s2.INIT=8'h3A;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(ff_pattern4[4]),
    .I1(n1377_6),
    .I2(n1350_10) 
);
defparam n1377_s2.INIT=8'h3A;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(n1378_7),
    .I2(ff_pattern4[3]),
    .I3(n1350_10) 
);
defparam n1378_s2.INIT=16'hEEF0;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(n1379_7),
    .I2(ff_pattern4[2]),
    .I3(n1350_10) 
);
defparam n1379_s2.INIT=16'hEEF0;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(n1380_7),
    .I2(ff_pattern4[1]),
    .I3(n1350_10) 
);
defparam n1380_s2.INIT=16'hEEF0;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern4[0]),
    .I3(n1350_10) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT3 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(ff_pattern5[7]),
    .I2(n1350_10) 
);
defparam n1382_s2.INIT=8'h5C;
  LUT3 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(ff_pattern5[6]),
    .I2(n1350_10) 
);
defparam n1383_s2.INIT=8'h5C;
  LUT3 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(ff_pattern5[5]),
    .I2(n1350_10) 
);
defparam n1384_s2.INIT=8'h5C;
  LUT3 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern5[4]),
    .I2(n1350_10) 
);
defparam n1385_s2.INIT=8'h5C;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(n1386_7),
    .I2(ff_pattern5[3]),
    .I3(n1350_10) 
);
defparam n1386_s2.INIT=16'hEEF0;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(n1387_7),
    .I2(ff_pattern5[2]),
    .I3(n1350_10) 
);
defparam n1387_s2.INIT=16'hEEF0;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(n1388_7),
    .I2(ff_pattern5[1]),
    .I3(n1350_10) 
);
defparam n1388_s2.INIT=16'hEEF0;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern5[0]),
    .I3(n1350_10) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT3 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(ff_pattern6[7]),
    .I2(n1350_10) 
);
defparam n1390_s2.INIT=8'h5C;
  LUT3 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(ff_pattern6[6]),
    .I2(n1350_10) 
);
defparam n1391_s2.INIT=8'h5C;
  LUT3 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(ff_pattern6[5]),
    .I2(n1350_10) 
);
defparam n1392_s2.INIT=8'h5C;
  LUT3 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern6[4]),
    .I2(n1350_10) 
);
defparam n1393_s2.INIT=8'h5C;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(n1394_7),
    .I2(ff_pattern6[3]),
    .I3(n1350_10) 
);
defparam n1394_s2.INIT=16'hEEF0;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(n1395_7),
    .I2(ff_pattern6[2]),
    .I3(n1350_10) 
);
defparam n1395_s2.INIT=16'hEEF0;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(n1396_7),
    .I2(ff_pattern6[1]),
    .I3(n1350_10) 
);
defparam n1396_s2.INIT=16'hEEF0;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern6[0]),
    .I3(n1350_10) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT3 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(ff_pattern7[7]),
    .I2(n1350_10) 
);
defparam n1398_s2.INIT=8'h5C;
  LUT3 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(ff_pattern7[6]),
    .I2(n1350_10) 
);
defparam n1399_s2.INIT=8'h5C;
  LUT3 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(ff_pattern7[5]),
    .I2(n1350_10) 
);
defparam n1400_s2.INIT=8'h5C;
  LUT3 n1401_s2 (
    .F(n1401_5),
    .I0(n1401_6),
    .I1(ff_pattern7[4]),
    .I2(n1350_10) 
);
defparam n1401_s2.INIT=8'h5C;
  LUT4 n1402_s2 (
    .F(n1402_5),
    .I0(n1402_6),
    .I1(n1402_7),
    .I2(ff_pattern7[3]),
    .I3(n1350_10) 
);
defparam n1402_s2.INIT=16'hEEF0;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n1403_6),
    .I1(n1403_7),
    .I2(ff_pattern7[2]),
    .I3(n1350_10) 
);
defparam n1403_s2.INIT=16'hEEF0;
  LUT4 n1404_s2 (
    .F(n1404_5),
    .I0(n1404_6),
    .I1(n1404_7),
    .I2(ff_pattern7[1]),
    .I3(n1350_10) 
);
defparam n1404_s2.INIT=16'hEEF0;
  LUT4 n1405_s2 (
    .F(n1405_5),
    .I0(n1405_6),
    .I1(n1405_7),
    .I2(ff_pattern7[0]),
    .I3(n1350_10) 
);
defparam n1405_s2.INIT=16'hEEF0;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(ff_screen_h_active_9),
    .I1(reg_left_mask),
    .I2(n88_8) 
);
defparam w_pattern0_3_s1.INIT=8'h40;
  LUT4 n1632_s1 (
    .F(n1632_4),
    .I0(reg_screen_mode[3]),
    .I1(w_sprite_mode2_4),
    .I2(reg_screen_mode[4]),
    .I3(n527_8) 
);
defparam n1632_s1.INIT=16'h00BF;
  LUT2 n1632_s2 (
    .F(n1632_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1) 
);
defparam n1632_s2.INIT=4'h8;
  LUT4 n801_s24 (
    .F(n801_32),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(n801_35),
    .I3(n801_36) 
);
defparam n801_s24.INIT=16'h0EF0;
  LUT2 n801_s25 (
    .F(n801_33),
    .I0(n801_37),
    .I1(reg_screen_mode[1]) 
);
defparam n801_s25.INIT=4'h1;
  LUT4 n801_s26 (
    .F(n801_34),
    .I0(n972_17),
    .I1(n805_25),
    .I2(n801_38),
    .I3(ff_next_vram3_7_9) 
);
defparam n801_s26.INIT=16'h0A0E;
  LUT4 n802_s23 (
    .F(n802_31),
    .I0(n973_17),
    .I1(n805_25),
    .I2(n802_32),
    .I3(ff_next_vram3_7_9) 
);
defparam n802_s23.INIT=16'h050D;
  LUT4 n803_s23 (
    .F(n803_31),
    .I0(n974_17),
    .I1(n805_25),
    .I2(n803_32),
    .I3(ff_next_vram3_7_9) 
);
defparam n803_s23.INIT=16'h0A0E;
  LUT4 n804_s23 (
    .F(n804_31),
    .I0(n975_17),
    .I1(n805_25),
    .I2(n804_32),
    .I3(ff_next_vram3_7_9) 
);
defparam n804_s23.INIT=16'h0A0E;
  LUT4 n805_s20 (
    .F(n805_24),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n805_28) 
);
defparam n805_s20.INIT=16'h5F30;
  LUT2 n805_s21 (
    .F(n805_25),
    .I0(reg_screen_mode[1]),
    .I1(n805_29) 
);
defparam n805_s21.INIT=4'h4;
  LUT4 n805_s22 (
    .F(n805_26),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n805_30),
    .I2(n801_32),
    .I3(n801_33) 
);
defparam n805_s22.INIT=16'h3500;
  LUT4 n805_s23 (
    .F(n805_27),
    .I0(n801_33),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n805_31),
    .I3(n805_32) 
);
defparam n805_s23.INIT=16'h00EF;
  LUT4 n806_s20 (
    .F(n806_24),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n806_27) 
);
defparam n806_s20.INIT=16'h5F30;
  LUT4 n806_s21 (
    .F(n806_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n806_28),
    .I2(n801_32),
    .I3(n801_33) 
);
defparam n806_s21.INIT=16'h3500;
  LUT4 n806_s22 (
    .F(n806_26),
    .I0(n801_33),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n805_31),
    .I3(n806_29) 
);
defparam n806_s22.INIT=16'h00EF;
  LUT4 n807_s20 (
    .F(n807_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n807_27) 
);
defparam n807_s20.INIT=16'h305F;
  LUT4 n807_s21 (
    .F(n807_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n807_28),
    .I2(n801_32),
    .I3(n801_33) 
);
defparam n807_s21.INIT=16'hC500;
  LUT4 n807_s22 (
    .F(n807_26),
    .I0(n801_33),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n805_31),
    .I3(n807_29) 
);
defparam n807_s22.INIT=16'h00EF;
  LUT4 n808_s20 (
    .F(n808_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n808_27) 
);
defparam n808_s20.INIT=16'h5F30;
  LUT4 n808_s21 (
    .F(n808_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n808_28),
    .I2(n801_32),
    .I3(n801_33) 
);
defparam n808_s21.INIT=16'hC500;
  LUT4 n808_s22 (
    .F(n808_26),
    .I0(n801_33),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n805_31),
    .I3(n808_29) 
);
defparam n808_s22.INIT=16'h00EF;
  LUT2 n833_s20 (
    .F(n833_26),
    .I0(n833_27),
    .I1(reg_screen_mode[1]) 
);
defparam n833_s20.INIT=4'h1;
  LUT4 n972_s13 (
    .F(n972_17),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n972_19) 
);
defparam n972_s13.INIT=16'h5F30;
  LUT4 n972_s14 (
    .F(n972_18),
    .I0(n833_26),
    .I1(ff_next_vram5[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n972_s14.INIT=16'h0FBB;
  LUT4 n973_s13 (
    .F(n973_17),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n973_19) 
);
defparam n973_s13.INIT=16'hAFC0;
  LUT4 n973_s14 (
    .F(n973_18),
    .I0(n833_26),
    .I1(ff_next_vram5[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n973_s14.INIT=16'h0FBB;
  LUT4 n974_s13 (
    .F(n974_17),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n974_19) 
);
defparam n974_s13.INIT=16'h5F30;
  LUT4 n974_s14 (
    .F(n974_18),
    .I0(n833_26),
    .I1(ff_next_vram5[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n974_s14.INIT=16'h0FBB;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n975_19) 
);
defparam n975_s13.INIT=16'h5F30;
  LUT4 n975_s14 (
    .F(n975_18),
    .I0(n833_26),
    .I1(ff_next_vram5[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n975_s14.INIT=16'h0FBB;
  LUT3 n976_s14 (
    .F(n976_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n976_s14.INIT=8'h35;
  LUT3 n977_s14 (
    .F(n977_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n977_s14.INIT=8'h35;
  LUT3 n978_s14 (
    .F(n978_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n978_s14.INIT=8'h35;
  LUT3 n979_s14 (
    .F(n979_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n979_s14.INIT=8'h35;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[7]),
    .I2(n980_16) 
);
defparam n980_s10.INIT=8'h70;
  LUT4 n980_s11 (
    .F(n980_15),
    .I0(n833_26),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_address1_13_7) 
);
defparam n980_s11.INIT=16'h0BBB;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[6]),
    .I2(n981_16) 
);
defparam n981_s10.INIT=8'h70;
  LUT4 n981_s11 (
    .F(n981_15),
    .I0(n833_26),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_address1_13_7) 
);
defparam n981_s11.INIT=16'h0BBB;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[5]),
    .I2(n982_16) 
);
defparam n982_s10.INIT=8'h70;
  LUT4 n982_s11 (
    .F(n982_15),
    .I0(n833_26),
    .I1(ff_next_vram2[5]),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_address1_13_7) 
);
defparam n982_s11.INIT=16'h0BBB;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[4]),
    .I2(n983_16) 
);
defparam n983_s10.INIT=8'h70;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(n833_26),
    .I1(ff_next_vram2[4]),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_address1_13_7) 
);
defparam n983_s11.INIT=16'h0BBB;
  LUT3 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[3]),
    .I2(n984_17) 
);
defparam n984_s11.INIT=8'h70;
  LUT3 n984_s12 (
    .F(n984_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_address1_13_7) 
);
defparam n984_s12.INIT=8'h35;
  LUT3 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[2]),
    .I2(n985_17) 
);
defparam n985_s11.INIT=8'h70;
  LUT3 n985_s12 (
    .F(n985_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_address1_13_7) 
);
defparam n985_s12.INIT=8'h35;
  LUT3 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[1]),
    .I2(n986_17) 
);
defparam n986_s11.INIT=8'h70;
  LUT3 n986_s12 (
    .F(n986_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_address1_13_7) 
);
defparam n986_s12.INIT=8'h35;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[0]),
    .I2(n987_17) 
);
defparam n987_s11.INIT=8'h70;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_address1_13_7) 
);
defparam n987_s12.INIT=8'h35;
  LUT4 n988_s11 (
    .F(n988_15),
    .I0(n833_26),
    .I1(ff_next_vram1[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_address1_13_7) 
);
defparam n988_s11.INIT=16'h0BBB;
  LUT4 n989_s11 (
    .F(n989_15),
    .I0(n833_26),
    .I1(ff_next_vram1[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_address1_13_7) 
);
defparam n989_s11.INIT=16'h0BBB;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(n833_26),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_address1_13_7) 
);
defparam n990_s11.INIT=16'h0BBB;
  LUT4 n991_s11 (
    .F(n991_15),
    .I0(n833_26),
    .I1(ff_next_vram1[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_address1_13_7) 
);
defparam n991_s11.INIT=16'h0BBB;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_address1_13_7) 
);
defparam n992_s12.INIT=8'h35;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_address1_13_7) 
);
defparam n993_s12.INIT=8'h35;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_address1_13_7) 
);
defparam n994_s12.INIT=8'h35;
  LUT3 n995_s12 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_address1_13_7) 
);
defparam n995_s12.INIT=8'h35;
  LUT4 n996_s13 (
    .F(n996_17),
    .I0(n833_26),
    .I1(ff_next_vram4[7]),
    .I2(n996_18),
    .I3(ff_next_vram3_7_12) 
);
defparam n996_s13.INIT=16'hF0BB;
  LUT4 n997_s12 (
    .F(n997_16),
    .I0(n833_26),
    .I1(ff_next_vram4[6]),
    .I2(n997_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n997_s12.INIT=16'hF0BB;
  LUT4 n998_s12 (
    .F(n998_16),
    .I0(n833_26),
    .I1(ff_next_vram4[5]),
    .I2(n998_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n998_s12.INIT=16'hF0BB;
  LUT4 n999_s12 (
    .F(n999_16),
    .I0(n833_26),
    .I1(ff_next_vram4[4]),
    .I2(n999_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n999_s12.INIT=16'hF0BB;
  LUT4 n1342_s24 (
    .F(n1342_34),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1342_36),
    .I3(n527_8) 
);
defparam n1342_s24.INIT=16'h7077;
  LUT4 n1343_s24 (
    .F(n1343_34),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1343_35),
    .I3(n527_8) 
);
defparam n1343_s24.INIT=16'h7077;
  LUT4 n1344_s24 (
    .F(n1344_34),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1344_35),
    .I3(n527_8) 
);
defparam n1344_s24.INIT=16'h7077;
  LUT4 n1345_s24 (
    .F(n1345_34),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1345_35),
    .I3(n527_8) 
);
defparam n1345_s24.INIT=16'h7077;
  LUT3 n1346_s22 (
    .F(n1346_26),
    .I0(n1346_27),
    .I1(n1346_28),
    .I2(ff_next_vram3_7_12) 
);
defparam n1346_s22.INIT=8'hCA;
  LUT3 n1347_s22 (
    .F(n1347_26),
    .I0(n1347_27),
    .I1(n1347_28),
    .I2(ff_next_vram3_7_12) 
);
defparam n1347_s22.INIT=8'hCA;
  LUT4 n1348_s22 (
    .F(n1348_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1348_28),
    .I3(ff_next_vram3_7_12) 
);
defparam n1348_s22.INIT=16'hAC00;
  LUT4 n1348_s23 (
    .F(n1348_27),
    .I0(ff_next_vram7[1]),
    .I1(n1348_29),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1348_s23.INIT=16'h0A03;
  LUT4 n1349_s22 (
    .F(n1349_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1348_28),
    .I3(ff_next_vram3_7_12) 
);
defparam n1349_s22.INIT=16'hAC00;
  LUT4 n1349_s23 (
    .F(n1349_27),
    .I0(ff_next_vram7[0]),
    .I1(n1349_28),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1349_s23.INIT=16'h0A03;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s5.INIT=16'h0100;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram3_3_s5.INIT=16'hCA00;
  LUT3 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n140_11),
    .I1(n140_9),
    .I2(n140_10) 
);
defparam ff_screen_h_in_active_s5.INIT=8'h35;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_12),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_12),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram2_7_10) 
);
defparam ff_next_vram2_7_s4.INIT=16'hC100;
  LUT2 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(ff_next_vram6_7_11),
    .I1(reg_screen_mode[1]) 
);
defparam ff_next_vram6_7_s4.INIT=4'h1;
  LUT4 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(ff_next_vram3_7_12),
    .I1(ff_phase[0]),
    .I2(w_vram_address1_13_7),
    .I3(ff_next_vram4_7_10) 
);
defparam ff_next_vram6_7_s5.INIT=16'hF100;
  LUT3 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n440_5) 
);
defparam ff_next_vram4_7_s6.INIT=8'h10;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_15),
    .I3(ff_next_vram6_7_10) 
);
defparam ff_next_vram5_7_s5.INIT=16'h00EF;
  LUT3 ff_next_vram5_3_s5 (
    .F(ff_next_vram5_3_10),
    .I0(ff_next_vram5_3_11),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]) 
);
defparam ff_next_vram5_3_s5.INIT=8'h01;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_state_1_7),
    .I1(n140_9) 
);
defparam n181_s3.INIT=4'h8;
  LUT3 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n178_s3.INIT=8'h80;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n177_s3.INIT=16'h8000;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n705_9),
    .I2(n705_10),
    .I3(n705_18) 
);
defparam n705_s2.INIT=16'h7077;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(n705_16),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(ff_next_vram0[3]),
    .I3(n705_13) 
);
defparam n705_s3.INIT=16'h0BBB;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(ff_pos_x[0]),
    .I1(n704_12),
    .I2(n527_8),
    .I3(n705_18) 
);
defparam n704_s2.INIT=16'hA300;
  LUT2 n704_s3 (
    .F(n704_8),
    .I0(n705_16),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n704_s3.INIT=4'h4;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(n705_13),
    .I1(ff_next_vram0[4]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n705_9) 
);
defparam n704_s4.INIT=16'h0777;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(ff_next_vram3_7_9),
    .I1(ff_pos_x[2]),
    .I2(n703_15),
    .I3(n703_10) 
);
defparam n703_s2.INIT=16'h7000;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n705_13),
    .I1(ff_next_vram0[5]),
    .I2(n703_11),
    .I3(n703_12) 
);
defparam n703_s3.INIT=16'h0700;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n805_25),
    .I1(w_pos_x[6]),
    .I2(n702_10),
    .I3(n702_11) 
);
defparam n702_s2.INIT=16'hB000;
  LUT3 n702_s3 (
    .F(n702_8),
    .I0(ff_next_vram0_7_7),
    .I1(w_vram_address1_13_7),
    .I2(n702_12) 
);
defparam n702_s3.INIT=8'h35;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n702_13),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram0[6]),
    .I3(n705_13) 
);
defparam n702_s4.INIT=16'h0BBB;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(w_pos_x[5]),
    .I1(ff_next_vram5_3_10),
    .I2(n701_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n701_s2.INIT=16'h8F00;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(ff_next_vram0[7]),
    .I1(n705_13),
    .I2(n701_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n701_s3.INIT=16'h0777;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(n702_13),
    .I1(ff_next_vram0[1]),
    .I2(n701_12),
    .I3(w_pos_x[4]) 
);
defparam n701_s4.INIT=16'hB0BB;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n801_33),
    .I1(n700_9),
    .I2(n700_10),
    .I3(n700_11) 
);
defparam n700_s2.INIT=16'h0007;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n702_13),
    .I1(ff_next_vram0[2]),
    .I2(w_pos_x[5]),
    .I3(n700_16) 
);
defparam n700_s3.INIT=16'h0BBB;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n699_10),
    .I1(ff_next_vram0[3]),
    .I2(reg_color_table_base[6]),
    .I3(n699_11) 
);
defparam n699_s2.INIT=16'hD000;
  LUT3 n699_s3 (
    .F(n699_8),
    .I0(n699_20),
    .I1(n699_13),
    .I2(ff_next_vram0_7_7) 
);
defparam n699_s3.INIT=8'h70;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(n700_16),
    .I1(w_pos_x[6]),
    .I2(n699_18),
    .I3(ff_next_vram0[3]) 
);
defparam n699_s4.INIT=16'h7077;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n699_10),
    .I1(ff_next_vram0[4]),
    .I2(reg_color_table_base[7]),
    .I3(n699_11) 
);
defparam n698_s2.INIT=16'hD000;
  LUT3 n698_s3 (
    .F(n698_8),
    .I0(n698_14),
    .I1(n698_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n698_s3.INIT=8'h70;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n700_16),
    .I1(w_pos_x[7]),
    .I2(n699_18),
    .I3(ff_next_vram0[4]) 
);
defparam n698_s4.INIT=16'h7077;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(reg_color_table_base[8]),
    .I1(n697_10),
    .I2(n699_18),
    .I3(ff_next_vram0[5]) 
);
defparam n697_s2.INIT=16'h8F00;
  LUT3 n697_s3 (
    .F(n697_8),
    .I0(n697_16),
    .I1(n697_12),
    .I2(ff_next_vram0_7_7) 
);
defparam n697_s3.INIT=8'h70;
  LUT3 n697_s4 (
    .F(n697_9),
    .I0(n705_13),
    .I1(reg_color_table_base[8]),
    .I2(n697_13) 
);
defparam n697_s4.INIT=8'h07;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(n805_25),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n696_9),
    .I3(n696_10) 
);
defparam n696_s2.INIT=16'hB000;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n696_11),
    .I1(ff_next_vram0[6]),
    .I2(n696_12),
    .I3(n696_13) 
);
defparam n696_s3.INIT=16'h000B;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(reg_color_table_base[10]),
    .I2(n695_11),
    .I3(n695_12) 
);
defparam n695_s2.INIT=16'h4000;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n695_19),
    .I1(n695_14),
    .I2(n695_15),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s3.INIT=16'hBF00;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n700_16),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n699_18),
    .I3(ff_next_vram0[7]) 
);
defparam n695_s4.INIT=16'h7077;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(w_pattern_name_t2[11]),
    .I1(n527_8),
    .I2(n694_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n694_s2.INIT=16'hF800;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n699_11),
    .I1(n694_11),
    .I2(n694_12),
    .I3(n694_20) 
);
defparam n694_s3.INIT=16'h7277;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_14),
    .I1(n694_15),
    .I2(n701_12),
    .I3(n694_16) 
);
defparam n694_s4.INIT=16'hB0BB;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n705_9),
    .I1(n693_10),
    .I2(n693_11),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n693_s2.INIT=16'h0E00;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(n693_21),
    .I1(n693_13),
    .I2(n693_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n693_s3.INIT=16'hFE00;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n699_11),
    .I1(n693_15),
    .I2(n700_16),
    .I3(n693_16) 
);
defparam n693_s4.INIT=16'h0777;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(n527_8),
    .I1(w_pattern_name_t2[13]),
    .I2(n692_9),
    .I3(n692_10) 
);
defparam n692_s2.INIT=16'h0007;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(n699_18),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n692_18),
    .I3(n692_12) 
);
defparam n692_s3.INIT=16'h000B;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(w_pattern_name_t2[14]),
    .I1(n527_8),
    .I2(n691_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n691_s2.INIT=16'hF800;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n701_12),
    .I1(n691_11),
    .I2(reg_color_table_base[14]),
    .I3(n699_11) 
);
defparam n691_s3.INIT=16'h0BBB;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n699_18),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n691_15),
    .I3(n694_20) 
);
defparam n691_s4.INIT=16'hB0BB;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(n690_9),
    .I1(n801_33),
    .I2(n690_19),
    .I3(n690_11) 
);
defparam n690_s2.INIT=16'h000B;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n699_18),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n690_17),
    .I3(n690_13) 
);
defparam n690_s3.INIT=16'h000B;
  LUT4 n689_s2 (
    .F(n689_7),
    .I0(ff_next_vram6_7_9),
    .I1(ff_next_vram0_7_7),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n689_13) 
);
defparam n689_s2.INIT=16'h00BF;
  LUT4 n689_s3 (
    .F(n689_8),
    .I0(n801_33),
    .I1(n689_15),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n689_s3.INIT=16'h000E;
  LUT4 n689_s4 (
    .F(n689_9),
    .I0(n699_11),
    .I1(reg_color_table_base[16]),
    .I2(n699_18),
    .I3(reg_pattern_generator_table_base[16]) 
);
defparam n689_s4.INIT=16'h7077;
  LUT4 n527_s2 (
    .F(n527_7),
    .I0(w_vram_address1_13_7),
    .I1(n527_8),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n527_s2.INIT=16'hCDC0;
  LUT2 n527_s3 (
    .F(n527_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram3_7_12) 
);
defparam n527_s3.INIT=4'h8;
  LUT4 n527_s4 (
    .F(n527_9),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n527_11) 
);
defparam n527_s4.INIT=16'h0007;
  LUT4 n527_s5 (
    .F(n527_10),
    .I0(n527_15),
    .I1(reg_display_on),
    .I2(n1350_7),
    .I3(n438_7) 
);
defparam n527_s5.INIT=16'h4000;
  LUT4 n140_s4 (
    .F(n140_9),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]),
    .I3(n140_12) 
);
defparam n140_s4.INIT=16'h0100;
  LUT4 n140_s5 (
    .F(n140_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(n140_13) 
);
defparam n140_s5.INIT=16'h7000;
  LUT4 n140_s6 (
    .F(n140_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]),
    .I3(n140_14) 
);
defparam n140_s6.INIT=16'h8000;
  LUT2 n139_s3 (
    .F(n139_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam n139_s3.INIT=4'h6;
  LUT4 n138_s3 (
    .F(n138_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(n140_10),
    .I3(ff_phase[2]) 
);
defparam n138_s3.INIT=16'hC778;
  LUT3 n255_s5 (
    .F(n255_10),
    .I0(ff_state_1_7),
    .I1(n878_16),
    .I2(n255_11) 
);
defparam n255_s5.INIT=8'h80;
  LUT3 n1350_s5 (
    .F(n1350_8),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1350_s5.INIT=8'h10;
  LUT4 n1350_s6 (
    .F(n1350_9),
    .I0(n527_8),
    .I1(n1350_11),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1350_s6.INIT=16'h0DDD;
  LUT3 n1350_s7 (
    .F(n1350_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1350_s7.INIT=8'h40;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n527_8),
    .I1(n1351_7),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1351_s3.INIT=16'h0DDD;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n527_8),
    .I1(n1352_7),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1352_s3.INIT=16'h0DDD;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(n527_8),
    .I1(n1353_7),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1353_s3.INIT=16'h0DDD;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(n1350_11),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1354_s3.INIT=16'h0C05;
  LUT4 n1354_s4 (
    .F(n1354_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1354_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1354_s4.INIT=16'hCA00;
  LUT4 n1355_s4 (
    .F(n1355_7),
    .I0(n1351_7),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1355_s4.INIT=16'h0C05;
  LUT4 n1355_s5 (
    .F(n1355_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1354_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1355_s5.INIT=16'hCA00;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(n1352_7),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1356_s3.INIT=16'h0C05;
  LUT4 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1354_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1356_s4.INIT=16'hCA00;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(n1353_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1357_s3.INIT=16'h0C05;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1354_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1357_s4.INIT=16'hCA00;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1358_7),
    .I3(n527_8) 
);
defparam n1358_s3.INIT=16'h7077;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1359_7),
    .I3(n527_8) 
);
defparam n1359_s3.INIT=16'h7077;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram3_3_9),
    .I1(n1360_7),
    .I2(n527_8),
    .I3(ff_next_vram1[5]) 
);
defparam n1360_s3.INIT=16'h453F;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1361_7),
    .I3(n527_8) 
);
defparam n1361_s3.INIT=16'h7077;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1362_s3.INIT=16'hCA00;
  LUT4 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram1[3]),
    .I1(n1362_9),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1362_s4.INIT=16'h0A0C;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1363_s3.INIT=16'hCA00;
  LUT4 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram1[2]),
    .I1(n1363_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1363_s4.INIT=16'h0A0C;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1364_s3.INIT=16'hCA00;
  LUT4 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram1[1]),
    .I1(n1364_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1364_s4.INIT=16'h0A0C;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1365_s3.INIT=16'hCA00;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram1[0]),
    .I1(n1365_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1365_s4.INIT=16'h0A0C;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(n527_8),
    .I1(n1366_7),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1366_s3.INIT=16'h0DDD;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(n527_8),
    .I1(n1367_7),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1367_s3.INIT=16'h0DDD;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(n527_8),
    .I1(n1368_7),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1368_s3.INIT=16'h0DDD;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(n527_8),
    .I1(n1369_7),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1369_s3.INIT=16'h0DDD;
  LUT4 n1370_s5 (
    .F(n1370_8),
    .I0(n527_8),
    .I1(ff_next_vram1[2]),
    .I2(n1370_9),
    .I3(ff_next_vram3_3_9) 
);
defparam n1370_s5.INIT=16'h000D;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(n527_8),
    .I1(n1374_7),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1374_s3.INIT=16'h0DDD;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(n527_8),
    .I1(n1375_7),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1375_s3.INIT=16'h0DDD;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(n527_8),
    .I1(n1376_7),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1376_s3.INIT=16'h0DDD;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(n527_8),
    .I1(n1377_7),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_9) 
);
defparam n1377_s3.INIT=16'h0DDD;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1378_s3.INIT=16'hCA00;
  LUT4 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram3[3]),
    .I1(n1378_9),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1378_s4.INIT=16'h0A0C;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1379_s3.INIT=16'hCA00;
  LUT4 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram3[2]),
    .I1(n1379_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1379_s4.INIT=16'h0A0C;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1380_s3.INIT=16'hCA00;
  LUT4 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram3[1]),
    .I1(n1380_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1380_s4.INIT=16'h0A0C;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1381_s3.INIT=16'hCA00;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram3[0]),
    .I1(n1381_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1381_s4.INIT=16'h0A0C;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1382_7),
    .I3(n527_8) 
);
defparam n1382_s3.INIT=16'h0777;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1383_7),
    .I3(n527_8) 
);
defparam n1383_s3.INIT=16'h0777;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1384_7),
    .I3(n527_8) 
);
defparam n1384_s3.INIT=16'h0777;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1385_7),
    .I3(n527_8) 
);
defparam n1385_s3.INIT=16'h0777;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(n1366_7),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1386_s3.INIT=16'h0C05;
  LUT4 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1386_s4.INIT=16'hAC00;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(n1367_7),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1387_s3.INIT=16'h0C05;
  LUT4 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1387_s4.INIT=16'hAC00;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(n1368_7),
    .I1(ff_next_vram4[1]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1388_s3.INIT=16'h0C05;
  LUT4 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1388_s4.INIT=16'hAC00;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(n1369_7),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1389_s3.INIT=16'h0C05;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1389_s4.INIT=16'hAC00;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1390_7),
    .I3(n527_8) 
);
defparam n1390_s3.INIT=16'h0777;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1391_7),
    .I3(n527_8) 
);
defparam n1391_s3.INIT=16'h0777;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram3_3_9),
    .I1(n1392_7),
    .I2(n527_8),
    .I3(ff_next_vram5[5]) 
);
defparam n1392_s3.INIT=16'h453F;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1393_7),
    .I3(n527_8) 
);
defparam n1393_s3.INIT=16'h0777;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1394_s3.INIT=16'hAC00;
  LUT4 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram5[3]),
    .I1(n1394_9),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1394_s4.INIT=16'h0A0C;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1395_s3.INIT=16'hAC00;
  LUT4 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram5[2]),
    .I1(n1395_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1395_s4.INIT=16'h0A0C;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1396_s3.INIT=16'hAC00;
  LUT4 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram5[1]),
    .I1(n1396_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1396_s4.INIT=16'h0A0C;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1397_s3.INIT=16'hAC00;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram5[0]),
    .I1(n1397_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1397_s4.INIT=16'h0A0C;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram3_3_9),
    .I2(n1398_7),
    .I3(n527_8) 
);
defparam n1398_s3.INIT=16'h0777;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram3_3_9),
    .I2(n1399_7),
    .I3(n527_8) 
);
defparam n1399_s3.INIT=16'h0777;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram3_3_9),
    .I2(n1400_7),
    .I3(n527_8) 
);
defparam n1400_s3.INIT=16'h0777;
  LUT4 n1401_s3 (
    .F(n1401_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram3_3_9),
    .I2(n1401_7),
    .I3(n527_8) 
);
defparam n1401_s3.INIT=16'h0777;
  LUT4 n1402_s3 (
    .F(n1402_6),
    .I0(n1374_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1402_s3.INIT=16'h0C05;
  LUT4 n1402_s4 (
    .F(n1402_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1402_s4.INIT=16'hAC00;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(n1375_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1403_s3.INIT=16'h0C05;
  LUT4 n1403_s4 (
    .F(n1403_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1403_s4.INIT=16'hAC00;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(n1376_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1404_s3.INIT=16'h0C05;
  LUT4 n1404_s4 (
    .F(n1404_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1404_s4.INIT=16'hAC00;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(n1377_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_9) 
);
defparam n1405_s3.INIT=16'h0C05;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1405_s4.INIT=16'hAC00;
  LUT4 n801_s27 (
    .F(n801_35),
    .I0(n1350_8),
    .I1(reg_screen_mode[0]),
    .I2(n140_13),
    .I3(reg_screen_mode[3]) 
);
defparam n801_s27.INIT=16'h453F;
  LUT4 n801_s28 (
    .F(n801_36),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(n801_39) 
);
defparam n801_s28.INIT=16'h0EF0;
  LUT4 n801_s29 (
    .F(n801_37),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n801_s29.INIT=16'hF4CF;
  LUT4 n801_s30 (
    .F(n801_38),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n527_8) 
);
defparam n801_s30.INIT=16'hCA00;
  LUT4 n802_s24 (
    .F(n802_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n527_8) 
);
defparam n802_s24.INIT=16'hCA00;
  LUT4 n803_s24 (
    .F(n803_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n527_8) 
);
defparam n803_s24.INIT=16'hCA00;
  LUT4 n804_s24 (
    .F(n804_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n527_8) 
);
defparam n804_s24.INIT=16'hCA00;
  LUT4 n805_s24 (
    .F(n805_28),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n805_s24.INIT=16'hF503;
  LUT4 n805_s25 (
    .F(n805_29),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n805_s25.INIT=16'h07B8;
  LUT3 n805_s26 (
    .F(n805_30),
    .I0(n805_33),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_35) 
);
defparam n805_s26.INIT=8'hC5;
  LUT3 n805_s27 (
    .F(n805_31),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(n833_27) 
);
defparam n805_s27.INIT=8'h01;
  LUT4 n805_s28 (
    .F(n805_32),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n527_8) 
);
defparam n805_s28.INIT=16'h3500;
  LUT4 n806_s23 (
    .F(n806_27),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n806_s23.INIT=16'h03F5;
  LUT3 n806_s24 (
    .F(n806_28),
    .I0(n806_30),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n801_35) 
);
defparam n806_s24.INIT=8'hC5;
  LUT4 n806_s25 (
    .F(n806_29),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n527_8) 
);
defparam n806_s25.INIT=16'h3500;
  LUT4 n807_s23 (
    .F(n807_27),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n807_s23.INIT=16'h0CFA;
  LUT3 n807_s24 (
    .F(n807_28),
    .I0(n807_30),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n801_35) 
);
defparam n807_s24.INIT=8'h3A;
  LUT4 n807_s25 (
    .F(n807_29),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n527_8) 
);
defparam n807_s25.INIT=16'h3500;
  LUT4 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n808_s23.INIT=16'hF503;
  LUT3 n808_s24 (
    .F(n808_28),
    .I0(n808_30),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n801_35) 
);
defparam n808_s24.INIT=8'h35;
  LUT4 n808_s25 (
    .F(n808_29),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n527_8) 
);
defparam n808_s25.INIT=16'h3500;
  LUT4 n833_s21 (
    .F(n833_27),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n833_s21.INIT=16'hF5C3;
  LUT4 n972_s15 (
    .F(n972_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n972_s15.INIT=16'hF503;
  LUT4 n973_s15 (
    .F(n973_19),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n973_s15.INIT=16'hFA0C;
  LUT4 n974_s15 (
    .F(n974_19),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n974_s15.INIT=16'hF503;
  LUT4 n975_s15 (
    .F(n975_19),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n975_s15.INIT=16'hF503;
  LUT4 n980_s12 (
    .F(n980_16),
    .I0(n805_25),
    .I1(n972_17),
    .I2(reg_backdrop_color[7]),
    .I3(n140_10) 
);
defparam n980_s12.INIT=16'h0EEE;
  LUT4 n981_s12 (
    .F(n981_16),
    .I0(n805_25),
    .I1(n973_17),
    .I2(reg_backdrop_color[6]),
    .I3(n140_10) 
);
defparam n981_s12.INIT=16'h0BBB;
  LUT4 n982_s12 (
    .F(n982_16),
    .I0(n805_25),
    .I1(n974_17),
    .I2(reg_backdrop_color[5]),
    .I3(n140_10) 
);
defparam n982_s12.INIT=16'h0EEE;
  LUT4 n983_s12 (
    .F(n983_16),
    .I0(n805_25),
    .I1(n975_17),
    .I2(reg_backdrop_color[4]),
    .I3(n140_10) 
);
defparam n983_s12.INIT=16'h0EEE;
  LUT4 n984_s13 (
    .F(n984_17),
    .I0(n805_25),
    .I1(n805_24),
    .I2(reg_backdrop_color[3]),
    .I3(n140_10) 
);
defparam n984_s13.INIT=16'h0EEE;
  LUT4 n985_s13 (
    .F(n985_17),
    .I0(n805_25),
    .I1(n806_24),
    .I2(reg_backdrop_color[2]),
    .I3(n140_10) 
);
defparam n985_s13.INIT=16'h0EEE;
  LUT4 n986_s13 (
    .F(n986_17),
    .I0(n805_25),
    .I1(n807_24),
    .I2(reg_backdrop_color[1]),
    .I3(n140_10) 
);
defparam n986_s13.INIT=16'h0EEE;
  LUT4 n987_s13 (
    .F(n987_17),
    .I0(n805_25),
    .I1(n808_24),
    .I2(reg_backdrop_color[0]),
    .I3(n140_10) 
);
defparam n987_s13.INIT=16'h0EEE;
  LUT3 n996_s14 (
    .F(n996_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'h35;
  LUT3 n997_s13 (
    .F(n997_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s13.INIT=8'h35;
  LUT3 n998_s13 (
    .F(n998_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s13.INIT=8'h35;
  LUT3 n999_s13 (
    .F(n999_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n999_s13.INIT=8'h35;
  LUT3 n1342_s26 (
    .F(n1342_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1342_s26.INIT=8'h53;
  LUT3 n1343_s25 (
    .F(n1343_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1343_s25.INIT=8'h53;
  LUT3 n1344_s25 (
    .F(n1344_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1344_s25.INIT=8'h53;
  LUT3 n1345_s25 (
    .F(n1345_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1345_s25.INIT=8'h53;
  LUT3 n1346_s23 (
    .F(n1346_27),
    .I0(ff_next_vram7[3]),
    .I1(n1346_29),
    .I2(ff_next_vram3_3_9) 
);
defparam n1346_s23.INIT=8'h5C;
  LUT4 n1346_s24 (
    .F(n1346_28),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n801_36),
    .I3(ff_next_vram5[0]) 
);
defparam n1346_s24.INIT=16'h3533;
  LUT3 n1347_s23 (
    .F(n1347_27),
    .I0(ff_next_vram7[2]),
    .I1(n1347_29),
    .I2(ff_next_vram3_3_9) 
);
defparam n1347_s23.INIT=8'h5C;
  LUT4 n1347_s24 (
    .F(n1347_28),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n801_36),
    .I3(ff_next_vram5[0]) 
);
defparam n1347_s24.INIT=16'h3533;
  LUT2 n1348_s24 (
    .F(n1348_28),
    .I0(n801_36),
    .I1(ff_next_vram5[0]) 
);
defparam n1348_s24.INIT=4'h4;
  LUT3 n1348_s25 (
    .F(n1348_29),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1348_s25.INIT=8'h53;
  LUT3 n1349_s24 (
    .F(n1349_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1349_s24.INIT=8'h53;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram3_7_s6.INIT=16'hEEF0;
  LUT2 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(ff_phase[2]),
    .I1(n440_5) 
);
defparam ff_next_vram2_7_s5.INIT=4'h4;
  LUT4 ff_next_vram6_7_s6 (
    .F(ff_next_vram6_7_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_next_vram6_7_s6.INIT=16'hF5CF;
  LUT3 ff_next_vram5_3_s6 (
    .F(ff_next_vram5_3_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam ff_next_vram5_3_s6.INIT=8'hE7;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(n695_12),
    .I3(n801_39) 
);
defparam n705_s4.INIT=16'h4000;
  LUT4 n705_s5 (
    .F(n705_10),
    .I0(ff_pos_x[0]),
    .I1(n801_33),
    .I2(n140_10),
    .I3(w_pos_x[3]) 
);
defparam n705_s5.INIT=16'h7077;
  LUT3 n705_s8 (
    .F(n705_13),
    .I0(n699_10),
    .I1(n695_11),
    .I2(n695_12) 
);
defparam n705_s8.INIT=8'h40;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(n527_8),
    .I1(ff_pos_x[1]),
    .I2(n805_25),
    .I3(w_pos_x[5]) 
);
defparam n703_s5.INIT=16'h7077;
  LUT3 n703_s6 (
    .F(n703_11),
    .I0(n697_10),
    .I1(n705_14),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n703_s6.INIT=8'hE0;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(n703_13),
    .I1(n702_12),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n705_9) 
);
defparam n703_s7.INIT=16'h0777;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(w_vram_address1_13_7),
    .I1(w_pos_x[3]),
    .I2(w_pos_x[4]),
    .I3(ff_next_vram5_3_10) 
);
defparam n702_s5.INIT=16'h0777;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(n527_8),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram3_7_9) 
);
defparam n702_s6.INIT=16'h0777;
  LUT3 n702_s7 (
    .F(n702_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]) 
);
defparam n702_s7.INIT=8'h10;
  LUT4 n702_s8 (
    .F(n702_13),
    .I0(reg_screen_mode[4]),
    .I1(n695_12),
    .I2(n702_14),
    .I3(n705_14) 
);
defparam n702_s8.INIT=16'h00BF;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(n833_26),
    .I1(w_pos_x[7]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(n527_8) 
);
defparam n701_s5.INIT=16'h0FBB;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(n801_35),
    .I1(n801_36),
    .I2(n801_33),
    .I3(w_pattern_name_t12_pre[4]) 
);
defparam n701_s6.INIT=16'h4000;
  LUT4 n701_s7 (
    .F(n701_12),
    .I0(ff_next_vram0_7_7),
    .I1(n702_14),
    .I2(n801_33),
    .I3(n700_16) 
);
defparam n701_s7.INIT=16'h007F;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n700_13),
    .I1(n700_14),
    .I2(w_pos_x[5]),
    .I3(n702_14) 
);
defparam n700_s4.INIT=16'hF0EE;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(w_pos_x[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n805_31),
    .I3(n695_11) 
);
defparam n700_s5.INIT=16'hAC00;
  LUT4 n700_s6 (
    .F(n700_11),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n801_36),
    .I3(ff_next_vram3_7_12) 
);
defparam n700_s6.INIT=16'hCA00;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n699_15) 
);
defparam n699_s5.INIT=16'h0302;
  LUT3 n699_s6 (
    .F(n699_11),
    .I0(n805_31),
    .I1(n695_11),
    .I2(n695_12) 
);
defparam n699_s6.INIT=8'h40;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(w_pos_x[7]),
    .I1(ff_next_vram5_3_10),
    .I2(n805_25),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n699_s8.INIT=16'h7077;
  LUT4 n698_s6 (
    .F(n698_11),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_next_vram5_3_10),
    .I2(n805_25),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n698_s6.INIT=16'h7077;
  LUT4 n697_s5 (
    .F(n697_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(n699_15),
    .I3(n695_12) 
);
defparam n697_s5.INIT=16'h1000;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_next_vram5_3_10),
    .I2(n805_25),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n697_s7.INIT=16'h7077;
  LUT3 n697_s8 (
    .F(n697_13),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_vram_address1_13_7),
    .I2(n702_12) 
);
defparam n697_s8.INIT=8'h80;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n527_8),
    .I1(w_pattern_name_t2[9]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(ff_next_vram5_3_10) 
);
defparam n696_s4.INIT=16'h0777;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(w_pattern_name_t1[9]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(w_vram_address1_13_7) 
);
defparam n696_s5.INIT=16'h0777;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(n697_10),
    .I1(reg_color_table_base[9]),
    .I2(n705_14),
    .I3(n705_9) 
);
defparam n696_s6.INIT=16'h0007;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(n699_10),
    .I1(reg_color_table_base[9]),
    .I2(n695_11),
    .I3(n695_12) 
);
defparam n696_s7.INIT=16'h4000;
  LUT4 n696_s8 (
    .F(n696_13),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n801_33),
    .I2(n702_14),
    .I3(n702_12) 
);
defparam n696_s8.INIT=16'h8000;
  LUT3 n695_s5 (
    .F(n695_10),
    .I0(ff_next_vram0[7]),
    .I1(n801_36),
    .I2(n801_35) 
);
defparam n695_s5.INIT=8'h4D;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(n695_16) 
);
defparam n695_s6.INIT=16'hFDEB;
  LUT3 n695_s7 (
    .F(n695_12),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n695_s7.INIT=8'h40;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(n527_8),
    .I1(w_pattern_name_t2[10]),
    .I2(n805_25),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n695_s9.INIT=16'h7077;
  LUT4 n695_s10 (
    .F(n695_15),
    .I0(n801_33),
    .I1(n702_14),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n695_17) 
);
defparam n695_s10.INIT=16'h007F;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n695_11),
    .I2(n805_25),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n694_s5.INIT=16'h8F00;
  LUT3 n694_s6 (
    .F(n694_11),
    .I0(n699_10),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_color_table_base[11]) 
);
defparam n694_s6.INIT=8'hD0;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(n693_16),
    .I1(w_pattern_name_t1[11]),
    .I2(n801_36),
    .I3(n801_35) 
);
defparam n694_s7.INIT=16'hF53F;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(n695_11),
    .I1(n702_14),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n694_17) 
);
defparam n694_s9.INIT=16'h7F00;
  LUT3 n694_s10 (
    .F(n694_15),
    .I0(n705_9),
    .I1(n693_10),
    .I2(reg_pattern_generator_table_base[11]) 
);
defparam n694_s10.INIT=8'hE0;
  LUT2 n694_s11 (
    .F(n694_16),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n694_s11.INIT=4'h8;
  LUT3 n693_s5 (
    .F(n693_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n693_s5.INIT=8'h10;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(n695_11),
    .I1(n702_14),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n694_17) 
);
defparam n693_s6.INIT=16'h7F00;
  LUT4 n693_s8 (
    .F(n693_13),
    .I0(n693_19),
    .I1(n693_16),
    .I2(n702_14),
    .I3(n801_33) 
);
defparam n693_s8.INIT=16'hC500;
  LUT4 n693_s9 (
    .F(n693_14),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n695_11),
    .I2(n805_25),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n693_s9.INIT=16'h8F00;
  LUT3 n693_s10 (
    .F(n693_15),
    .I0(n699_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_color_table_base[12]) 
);
defparam n693_s10.INIT=8'hD0;
  LUT2 n693_s11 (
    .F(n693_16),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n693_s11.INIT=4'h8;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(n692_16),
    .I1(n692_14),
    .I2(n702_14),
    .I3(n801_33) 
);
defparam n692_s4.INIT=16'hC500;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n695_11),
    .I2(n805_25),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n692_s5.INIT=16'h8F00;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(n805_31),
    .I1(reg_color_table_base[13]),
    .I2(n695_11),
    .I3(n695_12) 
);
defparam n692_s7.INIT=16'h4000;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n695_11),
    .I2(n805_25),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n691_s5.INIT=16'h8F00;
  LUT2 n691_s6 (
    .F(n691_11),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n691_s6.INIT=4'h8;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(n702_14),
    .I1(n691_13),
    .I2(w_pattern_name_t1[15]),
    .I3(n805_31) 
);
defparam n690_s4.INIT=16'h0777;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(n690_14),
    .I1(w_pattern_name_t2[15]),
    .I2(ff_next_vram6_7_9),
    .I3(n527_8) 
);
defparam n690_s6.INIT=16'h0C0A;
  LUT4 n690_s8 (
    .F(n690_13),
    .I0(n805_31),
    .I1(reg_color_table_base[15]),
    .I2(n695_11),
    .I3(n695_12) 
);
defparam n690_s8.INIT=16'h4000;
  LUT4 n527_s6 (
    .F(n527_11),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(n527_13),
    .I3(reg_screen_mode[4]) 
);
defparam n527_s6.INIT=16'hFCCA;
  LUT4 n140_s7 (
    .F(n140_12),
    .I0(n140_15),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(w_scroll_pos_x[2]) 
);
defparam n140_s7.INIT=16'h8000;
  LUT2 n140_s8 (
    .F(n140_13),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]) 
);
defparam n140_s8.INIT=4'h1;
  LUT4 n140_s9 (
    .F(n140_14),
    .I0(n140_16),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(w_scroll_pos_x[2]) 
);
defparam n140_s9.INIT=16'h8000;
  LUT3 n255_s6 (
    .F(n255_11),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n255_s6.INIT=8'h10;
  LUT3 n1350_s8 (
    .F(n1350_11),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1350_s8.INIT=8'h53;
  LUT3 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1351_s4.INIT=8'h35;
  LUT3 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1352_s4.INIT=8'h35;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1353_s4.INIT=8'h35;
  LUT2 n1354_s5 (
    .F(n1354_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram1[6]) 
);
defparam n1354_s5.INIT=4'h2;
  LUT3 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1358_s4.INIT=8'h53;
  LUT3 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1359_s4.INIT=8'h53;
  LUT3 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1360_s4.INIT=8'h3A;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1361_s4.INIT=8'h53;
  LUT2 n1362_s5 (
    .F(n1362_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram1[4]) 
);
defparam n1362_s5.INIT=4'h2;
  LUT3 n1362_s6 (
    .F(n1362_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1362_s6.INIT=8'hAC;
  LUT3 n1363_s5 (
    .F(n1363_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1363_s5.INIT=8'hAC;
  LUT3 n1364_s5 (
    .F(n1364_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1364_s5.INIT=8'hAC;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1365_s5.INIT=8'hAC;
  LUT3 n1366_s4 (
    .F(n1366_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1366_s4.INIT=8'h53;
  LUT3 n1367_s4 (
    .F(n1367_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1367_s4.INIT=8'h53;
  LUT3 n1368_s4 (
    .F(n1368_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1368_s4.INIT=8'h53;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1369_s4.INIT=8'h53;
  LUT4 n1370_s6 (
    .F(n1370_9),
    .I0(reg_screen_mode[4]),
    .I1(w_sprite_mode2_4),
    .I2(ff_next_vram3_7_10),
    .I3(ff_next_vram1[5]) 
);
defparam n1370_s6.INIT=16'h00FE;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1374_s4.INIT=8'h53;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1375_s4.INIT=8'h53;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1376_s4.INIT=8'h53;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1377_s4.INIT=8'h53;
  LUT2 n1378_s5 (
    .F(n1378_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram1[0]) 
);
defparam n1378_s5.INIT=4'h2;
  LUT3 n1378_s6 (
    .F(n1378_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1378_s6.INIT=8'hAC;
  LUT3 n1379_s5 (
    .F(n1379_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1379_s5.INIT=8'hAC;
  LUT3 n1380_s5 (
    .F(n1380_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1380_s5.INIT=8'hAC;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1381_s5.INIT=8'hAC;
  LUT3 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1382_s4.INIT=8'hAC;
  LUT3 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1383_s4.INIT=8'hAC;
  LUT3 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1384_s4.INIT=8'hAC;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT2 n1386_s5 (
    .F(n1386_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[6]) 
);
defparam n1386_s5.INIT=4'h8;
  LUT3 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1390_s4.INIT=8'hAC;
  LUT3 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1391_s4.INIT=8'hAC;
  LUT3 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram5[5]) 
);
defparam n1392_s4.INIT=8'h3A;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1393_s4.INIT=8'hAC;
  LUT2 n1394_s5 (
    .F(n1394_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[4]) 
);
defparam n1394_s5.INIT=4'h8;
  LUT3 n1394_s6 (
    .F(n1394_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1394_s6.INIT=8'hAC;
  LUT3 n1395_s5 (
    .F(n1395_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1395_s5.INIT=8'hAC;
  LUT3 n1396_s5 (
    .F(n1396_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1396_s5.INIT=8'hAC;
  LUT3 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1397_s5.INIT=8'hAC;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1398_s4.INIT=8'hAC;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1399_s4.INIT=8'hAC;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1400_s4.INIT=8'hAC;
  LUT3 n1401_s4 (
    .F(n1401_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1401_s4.INIT=8'hAC;
  LUT2 n1402_s5 (
    .F(n1402_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[2]) 
);
defparam n1402_s5.INIT=4'h8;
  LUT4 n801_s31 (
    .F(n801_39),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n801_s31.INIT=16'hFE17;
  LUT4 n805_s29 (
    .F(n805_33),
    .I0(n805_34),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n805_s29.INIT=16'h35A3;
  LUT4 n806_s26 (
    .F(n806_30),
    .I0(n806_31),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n806_s26.INIT=16'h3AA3;
  LUT4 n807_s26 (
    .F(n807_30),
    .I0(n807_31),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n807_s26.INIT=16'h35A3;
  LUT4 n808_s26 (
    .F(n808_30),
    .I0(n808_31),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n808_s26.INIT=16'hCAAC;
  LUT3 n1346_s25 (
    .F(n1346_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1346_s25.INIT=8'h53;
  LUT3 n1347_s25 (
    .F(n1347_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1347_s25.INIT=8'h53;
  LUT3 n705_s9 (
    .F(n705_14),
    .I0(reg_screen_mode[0]),
    .I1(n695_16),
    .I2(n693_10) 
);
defparam n705_s9.INIT=8'hE0;
  LUT2 n703_s8 (
    .F(n703_13),
    .I0(w_pos_x[2]),
    .I1(w_vram_address1_13_7) 
);
defparam n703_s8.INIT=4'h8;
  LUT2 n702_s9 (
    .F(n702_14),
    .I0(n702_15),
    .I1(reg_screen_mode[0]) 
);
defparam n702_s9.INIT=4'h1;
  LUT2 n700_s8 (
    .F(n700_13),
    .I0(w_pos_x[6]),
    .I1(reg_screen_mode[0]) 
);
defparam n700_s8.INIT=4'h2;
  LUT2 n700_s9 (
    .F(n700_14),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(reg_screen_mode[0]) 
);
defparam n700_s9.INIT=4'h8;
  LUT3 n699_s10 (
    .F(n699_15),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n699_s10.INIT=8'h14;
  LUT4 n699_s11 (
    .F(n699_16),
    .I0(w_vram_address1_13_7),
    .I1(w_pos_x[6]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram3_7_9) 
);
defparam n699_s11.INIT=16'h0777;
  LUT4 n698_s7 (
    .F(n698_12),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pos_x[7]),
    .I3(w_vram_address1_13_7) 
);
defparam n698_s7.INIT=16'h0777;
  LUT4 n697_s9 (
    .F(n697_14),
    .I0(w_pattern_name_t1[8]),
    .I1(ff_next_vram3_7_9),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(w_vram_address1_13_7) 
);
defparam n697_s9.INIT=16'h0777;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[3]) 
);
defparam n695_s11.INIT=16'hF5C3;
  LUT2 n695_s12 (
    .F(n695_17),
    .I0(w_pattern_name_t1[10]),
    .I1(ff_next_vram3_7_9) 
);
defparam n695_s12.INIT=4'h8;
  LUT3 n694_s12 (
    .F(n694_17),
    .I0(n695_12),
    .I1(reg_screen_mode[0]),
    .I2(n694_18) 
);
defparam n694_s12.INIT=8'h10;
  LUT2 n692_s9 (
    .F(n692_14),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n692_s9.INIT=4'h8;
  LUT2 n691_s8 (
    .F(n691_13),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n691_s8.INIT=4'h8;
  LUT4 n690_s9 (
    .F(n690_14),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n690_15),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n690_s9.INIT=16'h0B00;
  LUT4 n527_s8 (
    .F(n527_13),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[0]) 
);
defparam n527_s8.INIT=16'hBF4C;
  LUT4 n140_s10 (
    .F(n140_15),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam n140_s10.INIT=16'h0001;
  LUT4 n140_s11 (
    .F(n140_16),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam n140_s11.INIT=16'h8000;
  LUT3 n805_s30 (
    .F(n805_34),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n805_s30.INIT=8'hC5;
  LUT3 n806_s27 (
    .F(n806_31),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n806_s27.INIT=8'h35;
  LUT3 n807_s27 (
    .F(n807_31),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n807_s27.INIT=8'h3A;
  LUT3 n808_s27 (
    .F(n808_31),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n808_s27.INIT=8'hCA;
  LUT4 n702_s10 (
    .F(n702_15),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n702_s10.INIT=16'hBBE1;
  LUT4 n694_s13 (
    .F(n694_18),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n694_s13.INIT=16'h233E;
  LUT3 n690_s10 (
    .F(n690_15),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n690_s10.INIT=8'h70;
  LUT4 n692_s10 (
    .F(n692_16),
    .I0(w_pattern_name_t1[13]),
    .I1(reg_pattern_name_table_base[13]),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(reg_screen_mode[0]) 
);
defparam n692_s10.INIT=16'h553F;
  LUT4 n695_s13 (
    .F(n695_19),
    .I0(ff_next_vram3_7_12),
    .I1(ff_next_vram6_7_9),
    .I2(reg_pattern_name_table_base[10]),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n695_s13.INIT=16'h1000;
  LUT4 n703_s9 (
    .F(n703_15),
    .I0(ff_next_vram5_3_10),
    .I1(w_pos_x[3]),
    .I2(w_pos_x[2]),
    .I3(w_vram_address1_13_7) 
);
defparam n703_s9.INIT=16'h0777;
  LUT3 n690_s11 (
    .F(n690_17),
    .I0(n700_16),
    .I1(reg_pattern_name_table_base[14]),
    .I2(w_pixel_pos_y_Z[7]) 
);
defparam n690_s11.INIT=8'h80;
  LUT4 n691_s9 (
    .F(n691_15),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_pattern_name_t1[14]),
    .I3(n801_35) 
);
defparam n691_s9.INIT=16'h770F;
  LUT4 n693_s13 (
    .F(n693_19),
    .I0(w_pattern_name_t1[12]),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(reg_screen_mode[0]) 
);
defparam n693_s13.INIT=16'h553F;
  LUT3 n692_s11 (
    .F(n692_18),
    .I0(n700_16),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n692_s11.INIT=8'h80;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n700_s10 (
    .F(n700_16),
    .I0(w_vram_address1_13_7),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_phase[0]) 
);
defparam n700_s10.INIT=16'h0200;
  LUT4 n699_s12 (
    .F(n699_18),
    .I0(reg_screen_mode[0]),
    .I1(n695_16),
    .I2(n693_10),
    .I3(n705_9) 
);
defparam n699_s12.INIT=16'h001F;
  LUT4 n705_s10 (
    .F(n705_16),
    .I0(reg_screen_mode[0]),
    .I1(n695_16),
    .I2(n693_10),
    .I3(n697_10) 
);
defparam n705_s10.INIT=16'h001F;
  LUT4 ff_next_vram4_7_s7 (
    .F(ff_next_vram4_7_12),
    .I0(ff_next_vram6_7_11),
    .I1(reg_screen_mode[1]),
    .I2(ff_next_vram3_7_12),
    .I3(n527_8) 
);
defparam ff_next_vram4_7_s7.INIT=16'h00F1;
  LUT4 ff_next_vram5_7_s7 (
    .F(ff_next_vram5_7_13),
    .I0(ff_next_vram6_7_11),
    .I1(reg_screen_mode[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_7_s7.INIT=16'h00FE;
  LUT4 ff_next_vram6_7_s7 (
    .F(ff_next_vram6_7_13),
    .I0(ff_next_vram6_7_11),
    .I1(reg_screen_mode[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram6_7_10) 
);
defparam ff_next_vram6_7_s7.INIT=16'hFE00;
  LUT4 n177_s4 (
    .F(n177_10),
    .I0(ff_state_1_7),
    .I1(n140_9),
    .I2(ff_pos_x[4]),
    .I3(n177_8) 
);
defparam n177_s4.INIT=16'h0770;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_state_1_7),
    .I1(n140_9),
    .I2(n178_8),
    .I3(ff_pos_x[3]) 
);
defparam n178_s4.INIT=16'h0770;
  LUT4 n180_s3 (
    .F(n180_9),
    .I0(ff_state_1_7),
    .I1(n140_9),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n180_s3.INIT=16'h0770;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_12),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s7.INIT=16'h0054;
  LUT4 n527_s9 (
    .F(n527_15),
    .I0(ff_next_vram3_7_10),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n527_s9.INIT=16'h2000;
  LUT3 n689_s7 (
    .F(n689_13),
    .I0(n702_15),
    .I1(reg_screen_mode[0]),
    .I2(n690_14) 
);
defparam n689_s7.INIT=8'h10;
  LUT4 n694_s14 (
    .F(n694_20),
    .I0(n702_15),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram0_7_7),
    .I3(n801_33) 
);
defparam n694_s14.INIT=16'hE000;
  LUT4 n727_s2 (
    .F(n727_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_0) 
);
defparam n727_s2.INIT=16'h0100;
  LUT4 n705_s11 (
    .F(n705_18),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n705_s11.INIT=16'h0001;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n704_s6 (
    .F(n704_12),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[4]),
    .I2(n801_37),
    .I3(reg_screen_mode[1]) 
);
defparam n704_s6.INIT=16'h3335;
  LUT3 n690_s12 (
    .F(n690_19),
    .I0(reg_screen_mode[1]),
    .I1(n805_29),
    .I2(reg_pattern_name_table_base[15]) 
);
defparam n690_s12.INIT=8'hB0;
  LUT3 ff_next_vram6_3_s3 (
    .F(ff_next_vram6_3_9),
    .I0(n833_27),
    .I1(reg_screen_mode[1]),
    .I2(ff_next_vram6_7_13) 
);
defparam ff_next_vram6_3_s3.INIT=8'h10;
  LUT4 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_8),
    .I0(n833_27),
    .I1(reg_screen_mode[1]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram4_7_8) 
);
defparam ff_next_vram4_3_s3.INIT=16'hF100;
  LUT3 n1342_s27 (
    .F(n1342_38),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1350_10) 
);
defparam n1342_s27.INIT=8'h80;
  LUT4 n1355_s6 (
    .F(n1355_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[2]) 
);
defparam n1355_s6.INIT=16'h0700;
  LUT4 n1405_s5 (
    .F(n1405_9),
    .I0(n1405_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1405_s5.INIT=16'hACCC;
  LUT4 n1404_s5 (
    .F(n1404_9),
    .I0(n1404_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1404_s5.INIT=16'hACCC;
  LUT4 n1403_s5 (
    .F(n1403_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1403_5),
    .I3(n1355_10) 
);
defparam n1403_s5.INIT=16'hFF80;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(n1397_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1397_s6.INIT=16'hACCC;
  LUT4 n1396_s6 (
    .F(n1396_10),
    .I0(n1396_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1396_s6.INIT=16'hACCC;
  LUT4 n1395_s6 (
    .F(n1395_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1395_5),
    .I3(n1355_10) 
);
defparam n1395_s6.INIT=16'hFF80;
  LUT4 n1389_s5 (
    .F(n1389_9),
    .I0(n1389_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1389_s5.INIT=16'hACCC;
  LUT4 n1388_s5 (
    .F(n1388_9),
    .I0(n1388_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1388_s5.INIT=16'hACCC;
  LUT4 n1387_s5 (
    .F(n1387_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1387_5),
    .I3(n1355_10) 
);
defparam n1387_s5.INIT=16'hFF80;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(n1381_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1381_s6.INIT=16'hACCC;
  LUT4 n1380_s6 (
    .F(n1380_10),
    .I0(n1380_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1380_s6.INIT=16'hACCC;
  LUT4 n1379_s6 (
    .F(n1379_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1379_5),
    .I3(n1355_10) 
);
defparam n1379_s6.INIT=16'hFF80;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(n1365_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1365_s6.INIT=16'hACCC;
  LUT4 n1364_s6 (
    .F(n1364_10),
    .I0(n1364_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1364_s6.INIT=16'hACCC;
  LUT4 n1363_s6 (
    .F(n1363_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1363_5),
    .I3(n1355_10) 
);
defparam n1363_s6.INIT=16'hFF80;
  LUT4 n1357_s5 (
    .F(n1357_9),
    .I0(n1357_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1357_s5.INIT=16'hACCC;
  LUT4 n1356_s5 (
    .F(n1356_9),
    .I0(n1356_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1356_s5.INIT=16'hACCC;
  LUT4 n1355_s7 (
    .F(n1355_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1355_5),
    .I3(n1355_10) 
);
defparam n1355_s7.INIT=16'hFF80;
  LUT4 n689_s8 (
    .F(n689_15),
    .I0(ff_phase[0]),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram3_7_12),
    .I3(reg_pattern_name_table_base[16]) 
);
defparam n689_s8.INIT=16'h1500;
  LUT3 n693_s14 (
    .F(n693_21),
    .I0(w_pattern_name_t2[12]),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram3_7_12) 
);
defparam n693_s14.INIT=8'h80;
  LUT4 n697_s10 (
    .F(n697_16),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram3_7_12),
    .I2(w_pattern_name_t2[8]),
    .I3(n697_14) 
);
defparam n697_s10.INIT=16'h7F00;
  LUT4 n698_s8 (
    .F(n698_14),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram3_7_12),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(n698_12) 
);
defparam n698_s8.INIT=16'h7F00;
  LUT4 n699_s13 (
    .F(n699_20),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram3_7_12),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(n699_16) 
);
defparam n699_s13.INIT=16'h7F00;
  LUT4 ff_next_vram5_7_s8 (
    .F(ff_next_vram5_7_15),
    .I0(ff_phase[2]),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram3_7_12),
    .I3(n440_5) 
);
defparam ff_next_vram5_7_s8.INIT=16'h8000;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam ff_pos_x_5_s5.INIT=16'h00BF;
  LUT4 n1373_s4 (
    .F(n1373_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1373_s4.INIT=16'hBF00;
  LUT4 n1372_s4 (
    .F(n1372_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1372_s4.INIT=16'hBF00;
  LUT4 n1371_s4 (
    .F(n1371_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1371_s4.INIT=16'hBF00;
  LUT4 n1370_s7 (
    .F(n1370_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1370_s7.INIT=16'hBF00;
  LUT4 n181_s6 (
    .F(n181_13),
    .I0(n140_9),
    .I1(ff_pos_x_5_11),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n181_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_13),
    .I0(ff_pos_x_5_11),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s6.INIT=4'h4;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n527_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n689_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(w_screen_mode_vram_address[1]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(w_screen_mode_vram_address[0]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n801_31),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n802_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n803_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n804_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n805_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n806_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n807_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n808_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n988_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n989_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n990_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n991_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n995_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n980_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n981_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n982_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n983_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n987_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n833_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n834_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n835_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n836_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n837_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n838_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n839_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n840_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n996_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n997_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n998_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n999_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n1000_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n1001_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n1002_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n1003_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n972_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n973_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n974_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n975_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n976_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n977_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n978_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n979_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1011_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1012_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1013_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1014_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1015_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1355_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1356_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1357_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1363_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1364_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1365_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1379_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1380_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1387_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1388_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1389_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1391_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1395_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1396_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1401_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1402_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1403_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1404_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1405_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1342_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1343_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1344_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1345_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1346_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1347_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1348_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1349_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n176_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_13),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n177_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_13),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n178_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_13),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_13),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n180_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_13),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n255_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFCE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1664_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1665_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1666_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1667_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n181_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n316_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n312_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n311_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(n294_21),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n311_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n1000_s11 (
    .O(n1000_14),
    .I0(n1000_16),
    .I1(n797_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1001_s11 (
    .O(n1001_14),
    .I0(n1001_16),
    .I1(n798_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1002_s11 (
    .O(n1002_14),
    .I0(n1002_16),
    .I1(n799_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1003_s11 (
    .O(n1003_14),
    .I0(n1003_16),
    .I1(n800_4),
    .S0(n1003_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  w_screen_v_active,
  reg_display_on,
  ff_screen_h_active,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_15,
  n140_10,
  w_sprite_mode2,
  n240_4,
  reg_212lines_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_11_10,
  w_horizontal_offset_l,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_10,
  ff_half_count_12,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_6,
  n440_5,
  n88_8,
  n438_7,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input w_screen_v_active;
input reg_display_on;
input ff_screen_h_active;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_15;
input n140_10;
input w_sprite_mode2;
input n240_4;
input reg_212lines_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_11_10;
input [2:0] w_horizontal_offset_l;
input ff_half_count_7;
input ff_half_count_8;
input ff_half_count_9;
input ff_half_count_10;
input ff_half_count_12;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_6;
output n440_5;
output n88_8;
output n438_7;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n317_7;
wire n440_6;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n319_8;
wire n88_7;
wire n88_9;
wire n78_8;
wire n77_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_select_finish_11;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire ff_selected_count_3_10;
wire n88_12;
wire n322_9;
wire n81_10;
wire n438_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_6) 
);
defparam n440_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s2.INIT=8'h80;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_10),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT3 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(ff_selected_count_3_8),
    .I2(n317_7) 
);
defparam ff_selected_en_s3.INIT=8'h4F;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(w_screen_pos_x[0]),
    .I3(n88_9) 
);
defparam n88_s1.INIT=16'h0E00;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(n88_8),
    .I1(ff_current_plane_num[1]),
    .I2(ff_current_plane_num[0]) 
);
defparam n80_s2.INIT=8'h14;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_8),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n78_s2 (
    .F(n78_7),
    .I0(n88_8),
    .I1(n78_8),
    .I2(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=8'h14;
  LUT3 n77_s2 (
    .F(n77_7),
    .I0(n88_8),
    .I1(n77_8),
    .I2(ff_current_plane_num[4]) 
);
defparam n77_s2.INIT=8'h14;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_15),
    .I2(n140_10) 
);
defparam n317_s2.INIT=8'h01;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT4 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_6) 
);
defparam n440_s3.INIT=16'h4000;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_6) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=16'h0100;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_8),
    .I1(n88_7),
    .I2(ff_selected_count_3_10),
    .I3(ff_select_finish_9) 
);
defparam ff_selected_en_s4.INIT=16'h0007;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT4 n88_s2 (
    .F(n88_7),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s2.INIT=16'h000B;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(ff_half_count_10),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n88_12),
    .I3(ff_half_count_9) 
);
defparam n88_s3.INIT=16'h1000;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[1]),
    .I1(w_screen_pos_x[2]),
    .I2(n438_7) 
);
defparam n88_s4.INIT=8'h80;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_select_finish_11),
    .I3(n240_4) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[5]),
    .I1(ff_selected_en_9),
    .I2(n240_4),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s5.INIT=16'h4000;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT3 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[6]),
    .I1(w_offset_y[7]),
    .I2(n222_9) 
);
defparam ff_selected_en_s6.INIT=8'h10;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s7.INIT=16'hF331;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s6.INIT=16'h0004;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n438_s3.INIT=16'h0001;
  LUT3 n88_s6 (
    .F(n88_12),
    .I0(ff_half_count_12),
    .I1(ff_half_count_7),
    .I2(ff_half_count_8) 
);
defparam n88_s6.INIT=8'h14;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_15),
    .I3(n140_10) 
);
defparam n322_s3.INIT=16'h0001;
  LUT4 n81_s4 (
    .F(n81_10),
    .I0(n88_8),
    .I1(n440_6),
    .I2(n438_7),
    .I3(ff_current_plane_num[0]) 
);
defparam n81_s4.INIT=16'h3F40;
  LUT2 n438_s4 (
    .F(n438_9),
    .I0(n440_6),
    .I1(n438_7) 
);
defparam n438_s4.INIT=4'h8;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  DFFC ff_current_plane_num_0_s1 (
    .Q(ff_current_plane_num[0]),
    .D(n81_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_num_0_s1.INIT=1'b0;
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  slot_reset_n_d,
  reg_display_on,
  w_selected_en,
  n878_15,
  ff_vram_valid_6,
  n438_7,
  reg_sprite_16x16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  n878_16,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z,
  ff_half_count_7,
  ff_half_count_12,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_4,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input slot_reset_n_d;
input reg_display_on;
input w_selected_en;
input n878_15;
input ff_vram_valid_6;
input n438_7;
input reg_sprite_16x16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input n878_16;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [6:4] w_screen_pos_x_Z;
input ff_half_count_7;
input ff_half_count_12;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_4;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1473_7;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1425_8;
wire n1245_5;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_current_plane_2_13;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_current_plane_2_14;
wire ff_active_11;
wire ff_current_plane_2_15;
wire ff_current_plane_2_16;
wire n1279_9;
wire n1280_11;
wire n1245_8;
wire ff_selected_q_31_8;
wire ff_vram_address_16_10;
wire n1426_10;
wire n1427_10;
wire n1424_11;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4),
    .I2(n1245_5),
    .I3(n1245_8) 
);
defparam n1245_s0.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_13) 
);
defparam ff_current_plane_2_s5.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_15),
    .I1(ff_active),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_6) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 n1473_s2 (
    .F(n1473_7),
    .I0(reg_display_on),
    .I1(ff_active_10) 
);
defparam n1473_s2.INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n438_7) 
);
defparam n1449_s2.INIT=8'h80;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_13) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT3 n1245_s1 (
    .F(n1245_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(ff_state_1_7) 
);
defparam n1245_s1.INIT=8'h80;
  LUT2 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_half_count_7) 
);
defparam n1245_s2.INIT=4'h8;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_14),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT2 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_current_plane_2_s7.INIT=4'h8;
  LUT2 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(n878_15),
    .I1(ff_active_10) 
);
defparam ff_current_plane_2_s8.INIT=4'h1;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_current_plane_2_12),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_current_plane_2_14) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_11),
    .I1(n1245_4),
    .I2(n1245_5),
    .I3(n1245_8) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'hAFC0;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(ff_current_plane_2_15),
    .I1(ff_current_plane_2_16),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s9.INIT=16'h0440;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s10.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_16),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s11.INIT=16'h7887;
  LUT4 n1279_s3 (
    .F(n1279_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1245_3),
    .I3(n878_15) 
);
defparam n1279_s3.INIT=16'h0006;
  LUT3 n1280_s5 (
    .F(n1280_11),
    .I0(ff_state[0]),
    .I1(n1245_3),
    .I2(n878_15) 
);
defparam n1280_s5.INIT=8'h01;
  LUT4 n1245_s4 (
    .F(n1245_8),
    .I0(ff_half_count_12),
    .I1(n878_16),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1245_s4.INIT=16'h8000;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active),
    .I3(slot_reset_n_d) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n878_15),
    .I3(ff_active_10) 
);
defparam ff_vram_address_16_s5.INIT=16'hFFF7;
  LUT4 n1426_s4 (
    .F(n1426_10),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(n878_15),
    .I3(ff_active_10) 
);
defparam n1426_s4.INIT=16'h0006;
  LUT3 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_15),
    .I2(ff_active_10) 
);
defparam n1427_s4.INIT=8'h01;
  LUT3 n1424_s5 (
    .F(n1424_11),
    .I0(n1424_9),
    .I1(n878_15),
    .I2(ff_active_10) 
);
defparam n1424_s5.INIT=8'h01;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_9),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(slot_reset_n_d) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  w_screen_pos_x_Z_7_14,
  n1245_4,
  n294_21,
  reg_sprite_magify,
  ff_screen_h_active_10,
  n943_5,
  reg_sprite_16x16,
  ff_active_d1,
  n240_4,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_half_count,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_15,
  n1177_7,
  n878_16,
  n538_6,
  ff_sprite_collision_9,
  n1142_10,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input w_screen_pos_x_Z_7_14;
input n1245_4;
input n294_21;
input reg_sprite_magify;
input ff_screen_h_active_10;
input n943_5;
input reg_sprite_16x16;
input ff_active_d1;
input n240_4;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [11:7] ff_half_count;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_15;
output n1177_7;
output n878_16;
output n538_6;
output ff_sprite_collision_9;
output n1142_10;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1144_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1009_4;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1140_8;
wire n889_8;
wire n1177_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_10;
wire n1009_11;
wire ff_sprite_collision_11;
wire n538_8;
wire n1143_9;
wire n1009_13;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_14;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT4 n878_s12 (
    .F(n878_15),
    .I0(w_screen_pos_x_Z_6),
    .I1(n1245_4),
    .I2(n878_16),
    .I3(n294_21) 
);
defparam n878_s12.INIT=16'h8000;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_13),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h0040;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_6),
    .I2(ff_half_count[7]) 
);
defparam n1144_s2.INIT=8'h14;
  LUT3 n1142_s2 (
    .F(n1142_7),
    .I0(ff_sprite_collision_7),
    .I1(ff_half_count[9]),
    .I2(n1142_10) 
);
defparam n1142_s2.INIT=8'h41;
  LUT4 n1141_s2 (
    .F(n1141_7),
    .I0(ff_half_count[9]),
    .I1(n1142_10),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[10]) 
);
defparam n1141_s2.INIT=16'h0E01;
  LUT3 n1140_s2 (
    .F(n1140_7),
    .I0(ff_sprite_collision_7),
    .I1(n1140_8),
    .I2(ff_half_count[11]) 
);
defparam n1140_s2.INIT=8'h14;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_6),
    .I2(ff_sprite_collision_7),
    .I3(ff_screen_h_active_10) 
);
defparam n1139_s2.INIT=16'h0D00;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_15),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_15),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_15),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_15),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1177_8),
    .I3(n943_5) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT4 n878_s13 (
    .F(n878_16),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[9]) 
);
defparam n878_s13.INIT=16'h0100;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(n1009_8),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s1.INIT=16'hFDBF;
  LUT4 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s3.INIT=16'hF331;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_443),
    .I1(w_pattern_0_445),
    .I2(n1009_9),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'h305F;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT3 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(ff_sprite_collision_9) 
);
defparam ff_sprite_collision_s4.INIT=8'h40;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n240_4),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT3 n1140_s3 (
    .F(n1140_8),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(n1142_10) 
);
defparam n1140_s3.INIT=8'h01;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s5.INIT=16'h7F01;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s6.INIT=8'h35;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_9),
    .I3(n1009_11) 
);
defparam n1009_s7.INIT=16'h0CFA;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]) 
);
defparam ff_sprite_collision_s6.INIT=8'h40;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(reg_color0_opaque),
    .I2(ff_sprite_collision_11),
    .I3(w_sprite_collision) 
);
defparam ff_sprite_collision_s7.INIT=16'h00EF;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'h35;
  LUT3 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=8'h01;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT3 n1142_s4 (
    .F(n1142_10),
    .I0(ff_half_count[8]),
    .I1(w_screen_pos_x_Z_6),
    .I2(ff_half_count[7]) 
);
defparam n1142_s4.INIT=8'h80;
  LUT4 n1143_s3 (
    .F(n1143_9),
    .I0(ff_sprite_collision_7),
    .I1(ff_half_count[8]),
    .I2(w_screen_pos_x_Z_6),
    .I3(ff_half_count[7]) 
);
defparam n1143_s3.INIT=16'h1444;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n923_2),
    .I1(ff_active),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_status_register_pointer[1]),
    .I2(n943_5),
    .I3(ff_sprite_collision_9) 
);
defparam n1145_s4.INIT=16'h4555;
  LUT4 n1146_s3 (
    .F(n1146_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(ff_sprite_collision_9),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n1146_s3.INIT=16'hBF00;
  LUT4 n1147_s3 (
    .F(n1147_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(ff_sprite_collision_9),
    .I3(w_screen_pos_x_Z_4) 
);
defparam n1147_s3.INIT=16'hBF00;
  LUT4 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(n943_5),
    .I3(ff_sprite_collision_9) 
);
defparam n1154_s3.INIT=16'h4555;
  LUT4 n1155_s3 (
    .F(n1155_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(ff_sprite_collision_9),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=16'hBF00;
  LUT4 n1156_s3 (
    .F(n1156_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(ff_sprite_collision_9),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=16'hBF00;
  LUT4 n1157_s3 (
    .F(n1157_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(ff_sprite_collision_9),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=16'hBF00;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n240_4),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_15) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n878_15),
    .I1(n240_4),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_15),
    .I3(n240_4) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_15),
    .I3(n240_4) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_15),
    .I3(n240_4) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_15),
    .I3(n240_4) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_15),
    .I3(n240_4) 
);
defparam n1242_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  ff_state_1_7,
  n98_10,
  n8_10,
  reg_sprite_magify,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_16x16,
  reg_sprite_disable,
  n140_10,
  n240_4,
  reg_212lines_mode,
  slot_reset_n_d,
  w_screen_pos_x_Z_7_14,
  n294_21,
  n943_5,
  reg_color0_opaque,
  reg_screen_mode,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_screen_h_active_9,
  ff_vram_valid,
  n440_5,
  n88_8,
  n438_7,
  w_ic_vram_valid,
  n1245_4,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_16,
  ff_sprite_collision_9,
  n1142_10,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input ff_state_1_7;
input n98_10;
input n8_10;
input reg_sprite_magify;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_16x16;
input reg_sprite_disable;
input n140_10;
input n240_4;
input reg_212lines_mode;
input slot_reset_n_d;
input w_screen_pos_x_Z_7_14;
input n294_21;
input n943_5;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [12:7] ff_half_count;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_screen_h_active_9;
output ff_vram_valid;
output n440_5;
output n88_8;
output n438_7;
output w_ic_vram_valid;
output n1245_4;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_16;
output ff_sprite_collision_9;
output n1142_10;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire ff_screen_h_active_8;
wire n40_7;
wire ff_screen_h_active_10;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_6;
wire ff_active_d1;
wire n878_15;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT3 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_active_9),
    .I2(ff_screen_h_active_10) 
);
defparam ff_screen_h_active_s3.INIT=8'h80;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_12_10),
    .I2(ff_screen_h_active_10),
    .I3(n98_10) 
);
defparam n40_s2.INIT=16'hEFFF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_9),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(w_screen_pos_x_Z_4) 
);
defparam ff_screen_h_active_s4.INIT=16'h4000;
  LUT3 ff_screen_h_active_s5 (
    .F(ff_screen_h_active_10),
    .I0(ff_half_count[10]),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n8_10) 
);
defparam ff_screen_h_active_s5.INIT=8'h40;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_15(n878_15),
    .n140_10(n140_10),
    .w_sprite_mode2(w_sprite_mode2),
    .n240_4(n240_4),
    .reg_212lines_mode(reg_212lines_mode),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_8(ff_half_count[8]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_10(ff_half_count[10]),
    .ff_half_count_12(ff_half_count[12]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_6(ff_vram_valid_6),
    .n440_5(n440_5),
    .n88_8(n88_8),
    .n438_7(n438_7),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .n878_15(n878_15),
    .ff_vram_valid_6(ff_vram_valid_6),
    .n438_7(n438_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n878_16(n878_16),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_6,w_screen_pos_x_Z_5,w_screen_pos_x_Z_4}),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_12(ff_half_count[12]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_4(n1245_4),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n1245_4(n1245_4),
    .n294_21(n294_21),
    .reg_sprite_magify(reg_sprite_magify),
    .ff_screen_h_active_10(ff_screen_h_active_10),
    .n943_5(n943_5),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_half_count(ff_half_count[11:7]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_15(n878_15),
    .n1177_7(n1177_7),
    .n878_16(n878_16),
    .n538_6(n538_6),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .n1142_10(n1142_10),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  w_vs_end_9,
  reg_interlace_mode,
  w_4colors_mode,
  w_vram_address1_13_7,
  reg_left_mask,
  reg_display_on,
  reg_scroll_planes,
  n8_10,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_4,
  slot_reset_n_d,
  n943_5,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_backdrop_color,
  reg_screen_mode,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sdram_refresh,
  w_h_count_end,
  n294_21,
  w_screen_pos_x_Z_7_14,
  w_screen_mode_vram_valid,
  n1350_5,
  n1632_4,
  n140_10,
  n1350_8,
  n255_11,
  w_sprite_mode2_4,
  ff_vram_valid,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  ff_sprite_collision_9,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_v_count,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input w_vs_end_9;
input reg_interlace_mode;
input w_4colors_mode;
input w_vram_address1_13_7;
input reg_left_mask;
input reg_display_on;
input reg_scroll_planes;
input n8_10;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_4;
input slot_reset_n_d;
input n943_5;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sdram_refresh;
output w_h_count_end;
output n294_21;
output w_screen_pos_x_Z_7_14;
output w_screen_mode_vram_valid;
output n1350_5;
output n1632_4;
output n140_10;
output n1350_8;
output n255_11;
output w_sprite_mode2_4;
output ff_vram_valid;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output ff_sprite_collision_9;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_11_10;
output w_screen_pos_x_Z_12_10;
output [9:0] w_v_count;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire n98_10;
wire ff_field;
wire ff_state_1_7;
wire n1632_5;
wire ff_screen_h_active_9;
wire n440_5;
wire n88_8;
wire n1245_4;
wire n878_16;
wire n1142_10;
wire [2:0] w_horizontal_offset_l;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [9:9] w_screen_pos_x_Z_7;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1632_5(n1632_5),
    .ff_state_1_7(ff_state_1_7),
    .n1245_4(n1245_4),
    .n1142_10(n1142_10),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_9(w_vs_end_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .n294_21(n294_21),
    .n98_10(n98_10),
    .ff_field(ff_field),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_7[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_screen_pos_y_0_1(w_screen_pos_y_0_1),
    .w_screen_pos_y_1_1(w_screen_pos_y_1_1),
    .w_screen_pos_y_2_1(w_screen_pos_y_2_1),
    .w_screen_pos_y_8_1(w_screen_pos_y_8_1),
    .w_screen_pos_y_9_1(w_screen_pos_y_9_1),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n294_21(n294_21),
    .w_4colors_mode(w_4colors_mode),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .n438_7(n438_7),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .reg_left_mask(reg_left_mask),
    .n88_8(n88_8),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n440_5(n440_5),
    .reg_display_on(reg_display_on),
    .n878_16(n878_16),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_7[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .ff_half_count(ff_half_count[7]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_state_1_7(ff_state_1_7),
    .n1350_5(n1350_5),
    .n1632_4(n1632_4),
    .n1632_5(n1632_5),
    .n140_10(n140_10),
    .n1350_8(n1350_8),
    .n255_11(n255_11),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .n98_10(n98_10),
    .n8_10(n8_10),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n140_10(n140_10),
    .n240_4(n240_4),
    .reg_212lines_mode(reg_212lines_mode),
    .slot_reset_n_d(slot_reset_n_d),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n294_21(n294_21),
    .n943_5(n943_5),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_7[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n88_8(n88_8),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_4(n1245_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_16(n878_16),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .n1142_10(n1142_10),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_cache_vram_write,
  ff_start,
  ff_cache_flush_start,
  w_command_vram_rdata_en,
  ff_cache_vram_valid,
  n1477_4,
  w_cpu_vram_valid,
  n558_3,
  n196_5,
  ff_read_pixel_7_17,
  ff_cache_vram_address,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  ff_cache_vram_wdata,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_cache_vram_write;
input ff_start;
input ff_cache_flush_start;
input w_command_vram_rdata_en;
input ff_cache_vram_valid;
input n1477_4;
input w_cpu_vram_valid;
input n558_3;
input n196_5;
input ff_read_pixel_7_17;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
input [7:0] ff_cache_vram_wdata;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output [14:0] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n323_13;
wire n323_14;
wire n324_12;
wire n324_13;
wire n325_12;
wire n325_13;
wire n326_12;
wire n326_13;
wire n327_12;
wire n327_13;
wire n328_12;
wire n328_13;
wire n329_12;
wire n329_13;
wire n330_12;
wire n330_13;
wire n331_12;
wire n331_13;
wire n332_12;
wire n332_13;
wire n333_12;
wire n333_13;
wire n334_12;
wire n334_13;
wire n335_12;
wire n335_13;
wire n336_12;
wire n336_13;
wire n337_12;
wire n337_13;
wire n338_12;
wire n338_13;
wire n339_12;
wire n339_13;
wire n340_12;
wire n340_13;
wire n341_12;
wire n341_13;
wire n342_12;
wire n342_13;
wire n343_12;
wire n343_13;
wire n344_12;
wire n344_13;
wire n345_12;
wire n345_13;
wire n346_12;
wire n346_13;
wire n347_12;
wire n347_13;
wire n348_12;
wire n348_13;
wire n349_12;
wire n349_13;
wire n350_12;
wire n350_13;
wire n351_12;
wire n351_13;
wire n352_12;
wire n352_13;
wire n353_12;
wire n353_13;
wire n354_12;
wire n354_13;
wire n355_12;
wire n355_13;
wire n356_12;
wire n356_13;
wire n357_12;
wire n357_13;
wire n358_12;
wire n358_13;
wire n359_12;
wire n359_13;
wire n360_12;
wire n360_13;
wire n361_12;
wire n361_13;
wire n362_12;
wire n362_13;
wire n363_12;
wire n363_13;
wire n364_12;
wire n364_13;
wire n365_12;
wire n365_13;
wire n366_12;
wire n366_13;
wire n367_12;
wire n367_13;
wire n368_12;
wire n368_13;
wire n369_12;
wire n369_13;
wire n370_12;
wire n370_13;
wire n371_12;
wire n371_13;
wire n372_12;
wire n372_13;
wire n373_12;
wire n373_13;
wire n381_6;
wire n381_7;
wire n384_6;
wire n384_7;
wire n385_6;
wire n385_7;
wire n386_6;
wire n386_7;
wire n387_6;
wire n387_7;
wire n388_6;
wire n388_7;
wire n389_6;
wire n389_7;
wire n390_6;
wire n390_7;
wire n391_6;
wire n391_7;
wire n424_6;
wire n424_7;
wire n427_6;
wire n427_7;
wire n428_6;
wire n428_7;
wire n429_6;
wire n429_7;
wire n430_6;
wire n430_7;
wire n431_6;
wire n431_7;
wire n432_6;
wire n432_7;
wire n433_6;
wire n433_7;
wire n434_6;
wire n434_7;
wire n467_6;
wire n467_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n477_6;
wire n477_7;
wire n510_6;
wire n510_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n519_6;
wire n519_7;
wire n520_6;
wire n520_7;
wire n972_6;
wire n972_7;
wire n973_6;
wire n973_7;
wire n974_6;
wire n974_7;
wire n975_6;
wire n975_7;
wire n976_6;
wire n976_7;
wire n977_6;
wire n977_7;
wire n978_6;
wire n978_7;
wire n979_6;
wire n979_7;
wire n980_6;
wire n980_7;
wire n981_6;
wire n981_7;
wire n982_6;
wire n982_7;
wire n983_6;
wire n983_7;
wire n984_6;
wire n984_7;
wire n985_6;
wire n985_7;
wire n986_6;
wire n986_7;
wire n987_6;
wire n987_7;
wire n988_6;
wire n988_7;
wire n989_6;
wire n989_7;
wire n990_6;
wire n990_7;
wire n991_6;
wire n991_7;
wire n992_6;
wire n992_7;
wire n993_6;
wire n993_7;
wire n994_6;
wire n994_7;
wire n995_6;
wire n995_7;
wire n996_6;
wire n996_7;
wire n997_6;
wire n997_7;
wire n998_6;
wire n998_7;
wire n999_6;
wire n999_7;
wire n1000_6;
wire n1000_7;
wire n1001_6;
wire n1001_7;
wire n1002_6;
wire n1002_7;
wire n1003_6;
wire n1003_7;
wire n1004_6;
wire n1004_7;
wire n1005_6;
wire n1005_7;
wire n1006_6;
wire n1006_7;
wire n1007_6;
wire n1007_7;
wire n1008_6;
wire n1008_7;
wire n1009_6;
wire n1009_7;
wire n1010_6;
wire n1010_7;
wire n1011_6;
wire n1011_7;
wire n1012_6;
wire n1012_7;
wire n1013_6;
wire n1013_7;
wire n1014_6;
wire n1014_7;
wire n1015_6;
wire n1015_7;
wire n1016_6;
wire n1016_7;
wire n1017_6;
wire n1017_7;
wire n1018_6;
wire n1018_7;
wire n1019_6;
wire n1019_7;
wire n1020_6;
wire n1020_7;
wire n1021_6;
wire n1021_7;
wire n1022_6;
wire n1022_7;
wire n3806_6;
wire n3806_7;
wire n3807_6;
wire n3807_7;
wire n3808_6;
wire n3808_7;
wire n3809_6;
wire n3809_7;
wire n3810_6;
wire n3810_7;
wire n3811_6;
wire n3811_7;
wire n3812_6;
wire n3812_7;
wire n3813_6;
wire n3813_7;
wire w_cache2_hit;
wire n80_3;
wire n4600_10;
wire n4601_7;
wire n4602_7;
wire n4603_7;
wire n4604_7;
wire n4605_7;
wire n4606_7;
wire n4607_7;
wire n4608_7;
wire n4609_7;
wire n4610_7;
wire n4611_7;
wire n4612_7;
wire n4613_7;
wire n4614_7;
wire n4647_7;
wire n4648_7;
wire n4649_7;
wire n4650_7;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_2_8;
wire n5440_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache3_data_mask_3_10;
wire ff_cache3_data_mask_2_9;
wire ff_cache3_data_mask_1_9;
wire ff_cache3_data_mask_0_9;
wire ff_cache_vram_rdata_7_8;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache1_data_mask_3_11;
wire ff_cache1_data_mask_2_10;
wire ff_cache1_data_mask_1_10;
wire ff_cache1_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_address_16_10;
wire ff_vram_wdata_31_10;
wire ff_vram_valid_10;
wire n5157_8;
wire n5155_10;
wire n5441_15;
wire n5440_9;
wire n5439_10;
wire n4310_7;
wire ff_flush_state_1_9;
wire n319_37;
wire n617_4;
wire n4600_11;
wire n4601_8;
wire n4602_8;
wire n4603_8;
wire n4604_8;
wire n4605_8;
wire n4606_8;
wire n4607_8;
wire n4608_8;
wire n4609_8;
wire n4610_8;
wire n4611_8;
wire n4612_8;
wire n4613_8;
wire n4614_8;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_9;
wire ff_cache2_already_read_10;
wire ff_cache3_already_read_10;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_8;
wire n5439_11;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_11;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_11;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_11;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_address_16_12;
wire ff_cache1_data_31_11;
wire ff_cache2_address_16_12;
wire ff_cache2_data_31_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_31_13;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_10;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_14;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_11;
wire ff_vram_address_16_12;
wire ff_vram_wdata_31_11;
wire ff_vram_valid_11;
wire n5157_9;
wire n5155_11;
wire n5439_13;
wire n5439_14;
wire n4185_10;
wire ff_flush_state_1_10;
wire ff_cache1_already_read_11;
wire ff_cache3_already_read_12;
wire ff_cache_vram_rdata_en_10;
wire n5439_15;
wire n5439_16;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_13;
wire ff_cache0_data_en_13;
wire ff_cache1_data_en_11;
wire ff_cache3_data_en_11;
wire ff_vram_address_16_13;
wire ff_vram_address_16_14;
wire ff_vram_valid_12;
wire ff_cache3_already_read_13;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire ff_cache0_data_en_14;
wire ff_vram_address_16_15;
wire ff_vram_address_16_16;
wire ff_vram_address_16_17;
wire ff_cache_vram_rdata_en_14;
wire ff_vram_address_16_18;
wire ff_vram_address_16_19;
wire ff_vram_address_16_20;
wire ff_cache3_data_en_13;
wire n5439_18;
wire ff_cache_vram_rdata_en_16;
wire ff_cache0_already_read_14;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire n4076_12;
wire n4112_12;
wire n4148_12;
wire n4184_11;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire n4075_13;
wire n4111_12;
wire n4147_12;
wire n4183_11;
wire ff_cache3_data_31_16;
wire ff_cache2_data_31_15;
wire ff_cache1_data_31_15;
wire n4110_13;
wire n4146_13;
wire n4182_11;
wire n4074_12;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire n4077_12;
wire n4113_12;
wire n4149_12;
wire n4185_12;
wire ff_cache_vram_rdata_en_18;
wire ff_cache0_data_mask_2_17;
wire n5440_13;
wire ff_cache0_data_mask_2_19;
wire ff_cache3_data_mask_0_14;
wire ff_cache3_data_mask_3_17;
wire ff_cache3_data_mask_2_14;
wire ff_cache3_data_mask_1_14;
wire ff_cache3_data_31_18;
wire ff_cache2_data_31_17;
wire ff_cache0_already_read_16;
wire ff_cache3_data_mask_3_19;
wire ff_cache2_address_16_17;
wire ff_cache3_data_mask_3_21;
wire ff_cache1_data_31_17;
wire ff_cache0_address_15_15;
wire n624_5;
wire n623_5;
wire n622_5;
wire n621_5;
wire n620_5;
wire n619_5;
wire n618_5;
wire n617_6;
wire ff_cache2_data_en_13;
wire n4599_12;
wire n5438_12;
wire n4048_12;
wire ff_cache0_data_en_16;
wire ff_cache0_data_31_16;
wire n5440_15;
wire ff_cache_vram_rdata_en_20;
wire n4048_14;
wire n4047_10;
wire n4046_10;
wire n4045_10;
wire n4044_10;
wire n4043_10;
wire n4042_10;
wire n4041_12;
wire n4049_10;
wire ff_cache2_data_mask_0_13;
wire ff_cache2_data_mask_1_13;
wire ff_cache2_data_mask_2_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache3_address_16_13;
wire ff_cache2_already_read_12;
wire n4264_6;
wire n4263_6;
wire n4262_6;
wire n4261_6;
wire n4260_6;
wire n4259_6;
wire n4258_6;
wire n4257_6;
wire n4256_6;
wire n4255_6;
wire n4254_6;
wire n4253_6;
wire n4252_6;
wire n4251_6;
wire n4250_7;
wire n4109_6;
wire n4108_6;
wire n4107_6;
wire n4106_6;
wire n4105_6;
wire n4104_6;
wire n4103_6;
wire n4102_7;
wire n4101_6;
wire n4100_6;
wire n4099_6;
wire n4098_6;
wire n4097_6;
wire n4096_6;
wire n4095_6;
wire n4094_7;
wire n4093_6;
wire n4092_6;
wire n4091_6;
wire n4090_6;
wire n4089_6;
wire n4088_6;
wire n4087_6;
wire n4086_7;
wire n4085_6;
wire n4084_6;
wire n4083_6;
wire n4082_6;
wire n4081_6;
wire n4080_6;
wire n4079_6;
wire n4078_7;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n323_16;
wire n324_15;
wire n325_15;
wire n326_15;
wire n327_15;
wire n328_15;
wire n329_15;
wire n330_15;
wire n331_15;
wire n332_15;
wire n333_15;
wire n334_15;
wire n335_15;
wire n336_15;
wire n337_15;
wire n338_15;
wire n339_15;
wire n340_15;
wire n341_15;
wire n342_15;
wire n343_15;
wire n344_15;
wire n345_15;
wire n346_15;
wire n347_15;
wire n348_15;
wire n349_15;
wire n350_15;
wire n351_15;
wire n352_15;
wire n353_15;
wire n354_15;
wire n355_15;
wire n356_15;
wire n357_15;
wire n358_15;
wire n359_15;
wire n360_15;
wire n361_15;
wire n362_15;
wire n363_15;
wire n364_15;
wire n365_15;
wire n366_15;
wire n367_15;
wire n368_15;
wire n369_15;
wire n370_15;
wire n371_15;
wire n372_15;
wire n373_15;
wire n381_9;
wire n384_9;
wire n385_9;
wire n386_9;
wire n387_9;
wire n388_9;
wire n389_9;
wire n390_9;
wire n391_9;
wire n424_9;
wire n427_9;
wire n428_9;
wire n429_9;
wire n430_9;
wire n431_9;
wire n432_9;
wire n433_9;
wire n434_9;
wire n467_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n477_9;
wire n510_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n519_9;
wire n520_9;
wire n972_9;
wire n973_9;
wire n974_9;
wire n975_9;
wire n976_9;
wire n977_9;
wire n978_9;
wire n979_9;
wire n980_9;
wire n981_9;
wire n982_9;
wire n983_9;
wire n984_9;
wire n985_9;
wire n986_9;
wire n987_9;
wire n988_9;
wire n989_9;
wire n990_9;
wire n991_9;
wire n992_9;
wire n993_9;
wire n994_9;
wire n995_9;
wire n996_9;
wire n997_9;
wire n998_9;
wire n999_9;
wire n1000_9;
wire n1001_9;
wire n1002_9;
wire n1003_9;
wire n1004_9;
wire n1005_9;
wire n1006_9;
wire n1007_9;
wire n1008_9;
wire n1009_9;
wire n1010_9;
wire n1011_9;
wire n1012_9;
wire n1013_9;
wire n1014_9;
wire n1015_9;
wire n1016_9;
wire n1017_9;
wire n1018_9;
wire n1019_9;
wire n1020_9;
wire n1021_9;
wire n1022_9;
wire n3806_9;
wire n3807_9;
wire n3808_9;
wire n3809_9;
wire n3810_9;
wire n3811_9;
wire n3812_9;
wire n3813_9;
wire n585_3;
wire n586_3;
wire n587_3;
wire n588_3;
wire n589_3;
wire n590_3;
wire n591_3;
wire n592_3;
wire n4615_7;
wire n4616_7;
wire n4617_7;
wire n4618_7;
wire n4619_7;
wire n4620_7;
wire n4621_7;
wire n4622_7;
wire n4623_7;
wire n4624_7;
wire n4625_7;
wire n4626_7;
wire n4627_7;
wire n4628_7;
wire n4629_7;
wire n4630_7;
wire n4631_7;
wire n4632_7;
wire n4633_7;
wire n4634_7;
wire n4635_7;
wire n4636_7;
wire n4637_7;
wire n4638_7;
wire n4639_7;
wire n4640_7;
wire n4641_7;
wire n4642_7;
wire n4643_7;
wire n4644_7;
wire n4645_7;
wire n4646_7;
wire n4041_6;
wire n4042_5;
wire n4043_5;
wire n4044_5;
wire n4045_5;
wire n4046_5;
wire n4047_5;
wire n4048_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n323_s13 (
    .F(n323_13),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache2_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n323_s13.INIT=8'hCA;
  LUT3 n323_s14 (
    .F(n323_14),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache0_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n323_s14.INIT=8'hCA;
  LUT3 n324_s12 (
    .F(n324_12),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache2_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n324_s12.INIT=8'hCA;
  LUT3 n324_s13 (
    .F(n324_13),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache0_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n324_s13.INIT=8'hCA;
  LUT3 n325_s12 (
    .F(n325_12),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache2_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n325_s12.INIT=8'hCA;
  LUT3 n325_s13 (
    .F(n325_13),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache0_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n325_s13.INIT=8'hCA;
  LUT3 n326_s12 (
    .F(n326_12),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache2_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n326_s12.INIT=8'hCA;
  LUT3 n326_s13 (
    .F(n326_13),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache0_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n326_s13.INIT=8'hCA;
  LUT3 n327_s12 (
    .F(n327_12),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache2_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n327_s12.INIT=8'hCA;
  LUT3 n327_s13 (
    .F(n327_13),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache0_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n327_s13.INIT=8'hCA;
  LUT3 n328_s12 (
    .F(n328_12),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache2_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n328_s12.INIT=8'hCA;
  LUT3 n328_s13 (
    .F(n328_13),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache0_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n328_s13.INIT=8'hCA;
  LUT3 n329_s12 (
    .F(n329_12),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache2_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n329_s12.INIT=8'hCA;
  LUT3 n329_s13 (
    .F(n329_13),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache0_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n329_s13.INIT=8'hCA;
  LUT3 n330_s12 (
    .F(n330_12),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache2_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n330_s12.INIT=8'hCA;
  LUT3 n330_s13 (
    .F(n330_13),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache0_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n330_s13.INIT=8'hCA;
  LUT3 n331_s12 (
    .F(n331_12),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache2_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n331_s12.INIT=8'hCA;
  LUT3 n331_s13 (
    .F(n331_13),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache0_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n331_s13.INIT=8'hCA;
  LUT3 n332_s12 (
    .F(n332_12),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache2_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n332_s12.INIT=8'hCA;
  LUT3 n332_s13 (
    .F(n332_13),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache0_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n332_s13.INIT=8'hCA;
  LUT3 n333_s12 (
    .F(n333_12),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache2_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n333_s12.INIT=8'hCA;
  LUT3 n333_s13 (
    .F(n333_13),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache0_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n333_s13.INIT=8'hCA;
  LUT3 n334_s12 (
    .F(n334_12),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache2_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n334_s12.INIT=8'hCA;
  LUT3 n334_s13 (
    .F(n334_13),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache0_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n334_s13.INIT=8'hCA;
  LUT3 n335_s12 (
    .F(n335_12),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache2_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n335_s12.INIT=8'hCA;
  LUT3 n335_s13 (
    .F(n335_13),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache0_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n335_s13.INIT=8'hCA;
  LUT3 n336_s12 (
    .F(n336_12),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache2_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n336_s12.INIT=8'hCA;
  LUT3 n336_s13 (
    .F(n336_13),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache0_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n336_s13.INIT=8'hCA;
  LUT3 n337_s12 (
    .F(n337_12),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache2_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n337_s12.INIT=8'hCA;
  LUT3 n337_s13 (
    .F(n337_13),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache0_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n337_s13.INIT=8'hCA;
  LUT3 n4615_s7 (
    .F(n338_12),
    .I0(ff_cache3_data[31]),
    .I1(ff_cache2_data[31]),
    .I2(ff_flush_state[0]) 
);
defparam n4615_s7.INIT=8'hCA;
  LUT3 n4615_s8 (
    .F(n338_13),
    .I0(ff_cache1_data[31]),
    .I1(ff_cache0_data[31]),
    .I2(ff_flush_state[0]) 
);
defparam n4615_s8.INIT=8'hCA;
  LUT3 n4616_s7 (
    .F(n339_12),
    .I0(ff_cache3_data[30]),
    .I1(ff_cache2_data[30]),
    .I2(ff_flush_state[0]) 
);
defparam n4616_s7.INIT=8'hCA;
  LUT3 n4616_s8 (
    .F(n339_13),
    .I0(ff_cache1_data[30]),
    .I1(ff_cache0_data[30]),
    .I2(ff_flush_state[0]) 
);
defparam n4616_s8.INIT=8'hCA;
  LUT3 n4617_s7 (
    .F(n340_12),
    .I0(ff_cache3_data[29]),
    .I1(ff_cache2_data[29]),
    .I2(ff_flush_state[0]) 
);
defparam n4617_s7.INIT=8'hCA;
  LUT3 n4617_s8 (
    .F(n340_13),
    .I0(ff_cache1_data[29]),
    .I1(ff_cache0_data[29]),
    .I2(ff_flush_state[0]) 
);
defparam n4617_s8.INIT=8'hCA;
  LUT3 n4618_s7 (
    .F(n341_12),
    .I0(ff_cache3_data[28]),
    .I1(ff_cache2_data[28]),
    .I2(ff_flush_state[0]) 
);
defparam n4618_s7.INIT=8'hCA;
  LUT3 n4618_s8 (
    .F(n341_13),
    .I0(ff_cache1_data[28]),
    .I1(ff_cache0_data[28]),
    .I2(ff_flush_state[0]) 
);
defparam n4618_s8.INIT=8'hCA;
  LUT3 n4619_s7 (
    .F(n342_12),
    .I0(ff_cache3_data[27]),
    .I1(ff_cache2_data[27]),
    .I2(ff_flush_state[0]) 
);
defparam n4619_s7.INIT=8'hCA;
  LUT3 n4619_s8 (
    .F(n342_13),
    .I0(ff_cache1_data[27]),
    .I1(ff_cache0_data[27]),
    .I2(ff_flush_state[0]) 
);
defparam n4619_s8.INIT=8'hCA;
  LUT3 n4620_s7 (
    .F(n343_12),
    .I0(ff_cache3_data[26]),
    .I1(ff_cache2_data[26]),
    .I2(ff_flush_state[0]) 
);
defparam n4620_s7.INIT=8'hCA;
  LUT3 n4620_s8 (
    .F(n343_13),
    .I0(ff_cache1_data[26]),
    .I1(ff_cache0_data[26]),
    .I2(ff_flush_state[0]) 
);
defparam n4620_s8.INIT=8'hCA;
  LUT3 n4621_s7 (
    .F(n344_12),
    .I0(ff_cache3_data[25]),
    .I1(ff_cache2_data[25]),
    .I2(ff_flush_state[0]) 
);
defparam n4621_s7.INIT=8'hCA;
  LUT3 n4621_s8 (
    .F(n344_13),
    .I0(ff_cache1_data[25]),
    .I1(ff_cache0_data[25]),
    .I2(ff_flush_state[0]) 
);
defparam n4621_s8.INIT=8'hCA;
  LUT3 n4622_s7 (
    .F(n345_12),
    .I0(ff_cache3_data[24]),
    .I1(ff_cache2_data[24]),
    .I2(ff_flush_state[0]) 
);
defparam n4622_s7.INIT=8'hCA;
  LUT3 n4622_s8 (
    .F(n345_13),
    .I0(ff_cache1_data[24]),
    .I1(ff_cache0_data[24]),
    .I2(ff_flush_state[0]) 
);
defparam n4622_s8.INIT=8'hCA;
  LUT3 n4623_s7 (
    .F(n346_12),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache2_data[23]),
    .I2(ff_flush_state[0]) 
);
defparam n4623_s7.INIT=8'hCA;
  LUT3 n4623_s8 (
    .F(n346_13),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache0_data[23]),
    .I2(ff_flush_state[0]) 
);
defparam n4623_s8.INIT=8'hCA;
  LUT3 n4624_s7 (
    .F(n347_12),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache2_data[22]),
    .I2(ff_flush_state[0]) 
);
defparam n4624_s7.INIT=8'hCA;
  LUT3 n4624_s8 (
    .F(n347_13),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache0_data[22]),
    .I2(ff_flush_state[0]) 
);
defparam n4624_s8.INIT=8'hCA;
  LUT3 n4625_s7 (
    .F(n348_12),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache2_data[21]),
    .I2(ff_flush_state[0]) 
);
defparam n4625_s7.INIT=8'hCA;
  LUT3 n4625_s8 (
    .F(n348_13),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache0_data[21]),
    .I2(ff_flush_state[0]) 
);
defparam n4625_s8.INIT=8'hCA;
  LUT3 n4626_s7 (
    .F(n349_12),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache2_data[20]),
    .I2(ff_flush_state[0]) 
);
defparam n4626_s7.INIT=8'hCA;
  LUT3 n4626_s8 (
    .F(n349_13),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache0_data[20]),
    .I2(ff_flush_state[0]) 
);
defparam n4626_s8.INIT=8'hCA;
  LUT3 n4627_s7 (
    .F(n350_12),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache2_data[19]),
    .I2(ff_flush_state[0]) 
);
defparam n4627_s7.INIT=8'hCA;
  LUT3 n4627_s8 (
    .F(n350_13),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache0_data[19]),
    .I2(ff_flush_state[0]) 
);
defparam n4627_s8.INIT=8'hCA;
  LUT3 n4628_s7 (
    .F(n351_12),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache2_data[18]),
    .I2(ff_flush_state[0]) 
);
defparam n4628_s7.INIT=8'hCA;
  LUT3 n4628_s8 (
    .F(n351_13),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache0_data[18]),
    .I2(ff_flush_state[0]) 
);
defparam n4628_s8.INIT=8'hCA;
  LUT3 n4629_s7 (
    .F(n352_12),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache2_data[17]),
    .I2(ff_flush_state[0]) 
);
defparam n4629_s7.INIT=8'hCA;
  LUT3 n4629_s8 (
    .F(n352_13),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache0_data[17]),
    .I2(ff_flush_state[0]) 
);
defparam n4629_s8.INIT=8'hCA;
  LUT3 n4630_s7 (
    .F(n353_12),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache2_data[16]),
    .I2(ff_flush_state[0]) 
);
defparam n4630_s7.INIT=8'hCA;
  LUT3 n4630_s8 (
    .F(n353_13),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache0_data[16]),
    .I2(ff_flush_state[0]) 
);
defparam n4630_s8.INIT=8'hCA;
  LUT3 n4631_s7 (
    .F(n354_12),
    .I0(ff_cache3_data[15]),
    .I1(ff_cache2_data[15]),
    .I2(ff_flush_state[0]) 
);
defparam n4631_s7.INIT=8'hCA;
  LUT3 n4631_s8 (
    .F(n354_13),
    .I0(ff_cache1_data[15]),
    .I1(ff_cache0_data[15]),
    .I2(ff_flush_state[0]) 
);
defparam n4631_s8.INIT=8'hCA;
  LUT3 n4632_s7 (
    .F(n355_12),
    .I0(ff_cache3_data[14]),
    .I1(ff_cache2_data[14]),
    .I2(ff_flush_state[0]) 
);
defparam n4632_s7.INIT=8'hCA;
  LUT3 n4632_s8 (
    .F(n355_13),
    .I0(ff_cache1_data[14]),
    .I1(ff_cache0_data[14]),
    .I2(ff_flush_state[0]) 
);
defparam n4632_s8.INIT=8'hCA;
  LUT3 n4633_s7 (
    .F(n356_12),
    .I0(ff_cache3_data[13]),
    .I1(ff_cache2_data[13]),
    .I2(ff_flush_state[0]) 
);
defparam n4633_s7.INIT=8'hCA;
  LUT3 n4633_s8 (
    .F(n356_13),
    .I0(ff_cache1_data[13]),
    .I1(ff_cache0_data[13]),
    .I2(ff_flush_state[0]) 
);
defparam n4633_s8.INIT=8'hCA;
  LUT3 n4634_s7 (
    .F(n357_12),
    .I0(ff_cache3_data[12]),
    .I1(ff_cache2_data[12]),
    .I2(ff_flush_state[0]) 
);
defparam n4634_s7.INIT=8'hCA;
  LUT3 n4634_s8 (
    .F(n357_13),
    .I0(ff_cache1_data[12]),
    .I1(ff_cache0_data[12]),
    .I2(ff_flush_state[0]) 
);
defparam n4634_s8.INIT=8'hCA;
  LUT3 n4635_s7 (
    .F(n358_12),
    .I0(ff_cache3_data[11]),
    .I1(ff_cache2_data[11]),
    .I2(ff_flush_state[0]) 
);
defparam n4635_s7.INIT=8'hCA;
  LUT3 n4635_s8 (
    .F(n358_13),
    .I0(ff_cache1_data[11]),
    .I1(ff_cache0_data[11]),
    .I2(ff_flush_state[0]) 
);
defparam n4635_s8.INIT=8'hCA;
  LUT3 n4636_s7 (
    .F(n359_12),
    .I0(ff_cache3_data[10]),
    .I1(ff_cache2_data[10]),
    .I2(ff_flush_state[0]) 
);
defparam n4636_s7.INIT=8'hCA;
  LUT3 n4636_s8 (
    .F(n359_13),
    .I0(ff_cache1_data[10]),
    .I1(ff_cache0_data[10]),
    .I2(ff_flush_state[0]) 
);
defparam n4636_s8.INIT=8'hCA;
  LUT3 n4637_s7 (
    .F(n360_12),
    .I0(ff_cache3_data[9]),
    .I1(ff_cache2_data[9]),
    .I2(ff_flush_state[0]) 
);
defparam n4637_s7.INIT=8'hCA;
  LUT3 n4637_s8 (
    .F(n360_13),
    .I0(ff_cache1_data[9]),
    .I1(ff_cache0_data[9]),
    .I2(ff_flush_state[0]) 
);
defparam n4637_s8.INIT=8'hCA;
  LUT3 n4638_s7 (
    .F(n361_12),
    .I0(ff_cache3_data[8]),
    .I1(ff_cache2_data[8]),
    .I2(ff_flush_state[0]) 
);
defparam n4638_s7.INIT=8'hCA;
  LUT3 n4638_s8 (
    .F(n361_13),
    .I0(ff_cache1_data[8]),
    .I1(ff_cache0_data[8]),
    .I2(ff_flush_state[0]) 
);
defparam n4638_s8.INIT=8'hCA;
  LUT3 n4639_s7 (
    .F(n362_12),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache2_data[7]),
    .I2(ff_flush_state[0]) 
);
defparam n4639_s7.INIT=8'hCA;
  LUT3 n4639_s8 (
    .F(n362_13),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache0_data[7]),
    .I2(ff_flush_state[0]) 
);
defparam n4639_s8.INIT=8'hCA;
  LUT3 n4640_s7 (
    .F(n363_12),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache2_data[6]),
    .I2(ff_flush_state[0]) 
);
defparam n4640_s7.INIT=8'hCA;
  LUT3 n4640_s8 (
    .F(n363_13),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache0_data[6]),
    .I2(ff_flush_state[0]) 
);
defparam n4640_s8.INIT=8'hCA;
  LUT3 n4641_s7 (
    .F(n364_12),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache2_data[5]),
    .I2(ff_flush_state[0]) 
);
defparam n4641_s7.INIT=8'hCA;
  LUT3 n4641_s8 (
    .F(n364_13),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache0_data[5]),
    .I2(ff_flush_state[0]) 
);
defparam n4641_s8.INIT=8'hCA;
  LUT3 n4642_s7 (
    .F(n365_12),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache2_data[4]),
    .I2(ff_flush_state[0]) 
);
defparam n4642_s7.INIT=8'hCA;
  LUT3 n4642_s8 (
    .F(n365_13),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache0_data[4]),
    .I2(ff_flush_state[0]) 
);
defparam n4642_s8.INIT=8'hCA;
  LUT3 n4643_s7 (
    .F(n366_12),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache2_data[3]),
    .I2(ff_flush_state[0]) 
);
defparam n4643_s7.INIT=8'hCA;
  LUT3 n4643_s8 (
    .F(n366_13),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache0_data[3]),
    .I2(ff_flush_state[0]) 
);
defparam n4643_s8.INIT=8'hCA;
  LUT3 n4644_s7 (
    .F(n367_12),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache2_data[2]),
    .I2(ff_flush_state[0]) 
);
defparam n4644_s7.INIT=8'hCA;
  LUT3 n4644_s8 (
    .F(n367_13),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache0_data[2]),
    .I2(ff_flush_state[0]) 
);
defparam n4644_s8.INIT=8'hCA;
  LUT3 n4645_s7 (
    .F(n368_12),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache2_data[1]),
    .I2(ff_flush_state[0]) 
);
defparam n4645_s7.INIT=8'hCA;
  LUT3 n4645_s8 (
    .F(n368_13),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache0_data[1]),
    .I2(ff_flush_state[0]) 
);
defparam n4645_s8.INIT=8'hCA;
  LUT3 n4646_s7 (
    .F(n369_12),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache2_data[0]),
    .I2(ff_flush_state[0]) 
);
defparam n4646_s7.INIT=8'hCA;
  LUT3 n4646_s8 (
    .F(n369_13),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache0_data[0]),
    .I2(ff_flush_state[0]) 
);
defparam n4646_s8.INIT=8'hCA;
  LUT3 n370_s12 (
    .F(n370_12),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n370_s12.INIT=8'hCA;
  LUT3 n370_s13 (
    .F(n370_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n370_s13.INIT=8'hCA;
  LUT3 n371_s12 (
    .F(n371_12),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n371_s12.INIT=8'hCA;
  LUT3 n371_s13 (
    .F(n371_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n371_s13.INIT=8'hCA;
  LUT3 n372_s12 (
    .F(n372_12),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n372_s12.INIT=8'hCA;
  LUT3 n372_s13 (
    .F(n372_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n372_s13.INIT=8'hCA;
  LUT3 n373_s12 (
    .F(n373_12),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n373_s12.INIT=8'hCA;
  LUT3 n373_s13 (
    .F(n373_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n373_s13.INIT=8'hCA;
  LUT3 n381_s6 (
    .F(n381_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n381_s6.INIT=8'hCA;
  LUT3 n381_s7 (
    .F(n381_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n381_s7.INIT=8'hCA;
  LUT3 n384_s6 (
    .F(n384_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n384_s6.INIT=8'hCA;
  LUT3 n384_s7 (
    .F(n384_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n384_s7.INIT=8'hCA;
  LUT3 n385_s6 (
    .F(n385_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n385_s6.INIT=8'hCA;
  LUT3 n385_s7 (
    .F(n385_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n385_s7.INIT=8'hCA;
  LUT3 n386_s6 (
    .F(n386_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n386_s6.INIT=8'hCA;
  LUT3 n386_s7 (
    .F(n386_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n386_s7.INIT=8'hCA;
  LUT3 n387_s6 (
    .F(n387_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n387_s6.INIT=8'hCA;
  LUT3 n387_s7 (
    .F(n387_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n387_s7.INIT=8'hCA;
  LUT3 n388_s6 (
    .F(n388_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n388_s6.INIT=8'hCA;
  LUT3 n388_s7 (
    .F(n388_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n388_s7.INIT=8'hCA;
  LUT3 n389_s6 (
    .F(n389_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n389_s6.INIT=8'hCA;
  LUT3 n389_s7 (
    .F(n389_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n389_s7.INIT=8'hCA;
  LUT3 n390_s6 (
    .F(n390_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n390_s6.INIT=8'hCA;
  LUT3 n390_s7 (
    .F(n390_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n390_s7.INIT=8'hCA;
  LUT3 n391_s6 (
    .F(n391_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n391_s6.INIT=8'hCA;
  LUT3 n391_s7 (
    .F(n391_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n391_s7.INIT=8'hCA;
  LUT3 n424_s6 (
    .F(n424_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n424_s6.INIT=8'hCA;
  LUT3 n424_s7 (
    .F(n424_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n424_s7.INIT=8'hCA;
  LUT3 n427_s6 (
    .F(n427_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n427_s6.INIT=8'hCA;
  LUT3 n427_s7 (
    .F(n427_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n427_s7.INIT=8'hCA;
  LUT3 n428_s6 (
    .F(n428_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n428_s6.INIT=8'hCA;
  LUT3 n428_s7 (
    .F(n428_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n428_s7.INIT=8'hCA;
  LUT3 n429_s6 (
    .F(n429_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n429_s6.INIT=8'hCA;
  LUT3 n429_s7 (
    .F(n429_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n429_s7.INIT=8'hCA;
  LUT3 n430_s6 (
    .F(n430_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n430_s6.INIT=8'hCA;
  LUT3 n430_s7 (
    .F(n430_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n430_s7.INIT=8'hCA;
  LUT3 n431_s6 (
    .F(n431_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n431_s6.INIT=8'hCA;
  LUT3 n431_s7 (
    .F(n431_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n431_s7.INIT=8'hCA;
  LUT3 n432_s6 (
    .F(n432_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n432_s6.INIT=8'hCA;
  LUT3 n432_s7 (
    .F(n432_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n432_s7.INIT=8'hCA;
  LUT3 n433_s6 (
    .F(n433_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n433_s6.INIT=8'hCA;
  LUT3 n433_s7 (
    .F(n433_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n433_s7.INIT=8'hCA;
  LUT3 n434_s6 (
    .F(n434_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n434_s6.INIT=8'hCA;
  LUT3 n434_s7 (
    .F(n434_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n434_s7.INIT=8'hCA;
  LUT3 n467_s6 (
    .F(n467_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n467_s6.INIT=8'hCA;
  LUT3 n467_s7 (
    .F(n467_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n467_s7.INIT=8'hCA;
  LUT3 n585_s3 (
    .F(n470_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n585_s3.INIT=8'hCA;
  LUT3 n585_s4 (
    .F(n470_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n585_s4.INIT=8'hCA;
  LUT3 n586_s3 (
    .F(n471_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n586_s3.INIT=8'hCA;
  LUT3 n586_s4 (
    .F(n471_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n586_s4.INIT=8'hCA;
  LUT3 n587_s3 (
    .F(n472_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n587_s3.INIT=8'hCA;
  LUT3 n587_s4 (
    .F(n472_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n587_s4.INIT=8'hCA;
  LUT3 n588_s3 (
    .F(n473_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n588_s3.INIT=8'hCA;
  LUT3 n588_s4 (
    .F(n473_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n588_s4.INIT=8'hCA;
  LUT3 n589_s3 (
    .F(n474_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n589_s3.INIT=8'hCA;
  LUT3 n589_s4 (
    .F(n474_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n589_s4.INIT=8'hCA;
  LUT3 n590_s3 (
    .F(n475_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n590_s3.INIT=8'hCA;
  LUT3 n590_s4 (
    .F(n475_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n590_s4.INIT=8'hCA;
  LUT3 n591_s3 (
    .F(n476_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n591_s3.INIT=8'hCA;
  LUT3 n591_s4 (
    .F(n476_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n591_s4.INIT=8'hCA;
  LUT3 n592_s3 (
    .F(n477_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s3.INIT=8'hCA;
  LUT3 n592_s4 (
    .F(n477_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s4.INIT=8'hCA;
  LUT3 n510_s6 (
    .F(n510_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n510_s6.INIT=8'hCA;
  LUT3 n510_s7 (
    .F(n510_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n510_s7.INIT=8'hCA;
  LUT3 n585_s5 (
    .F(n513_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n585_s5.INIT=8'hCA;
  LUT3 n585_s6 (
    .F(n513_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n585_s6.INIT=8'hCA;
  LUT3 n586_s5 (
    .F(n514_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n586_s5.INIT=8'hCA;
  LUT3 n586_s6 (
    .F(n514_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n586_s6.INIT=8'hCA;
  LUT3 n587_s5 (
    .F(n515_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n587_s5.INIT=8'hCA;
  LUT3 n587_s6 (
    .F(n515_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n587_s6.INIT=8'hCA;
  LUT3 n588_s5 (
    .F(n516_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n588_s5.INIT=8'hCA;
  LUT3 n588_s6 (
    .F(n516_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n588_s6.INIT=8'hCA;
  LUT3 n589_s5 (
    .F(n517_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n589_s5.INIT=8'hCA;
  LUT3 n589_s6 (
    .F(n517_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n589_s6.INIT=8'hCA;
  LUT3 n590_s5 (
    .F(n518_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n590_s5.INIT=8'hCA;
  LUT3 n590_s6 (
    .F(n518_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n590_s6.INIT=8'hCA;
  LUT3 n591_s5 (
    .F(n519_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n591_s5.INIT=8'hCA;
  LUT3 n591_s6 (
    .F(n519_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n591_s6.INIT=8'hCA;
  LUT3 n592_s5 (
    .F(n520_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s5.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n520_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n972_s6 (
    .F(n972_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n972_s6.INIT=8'hCA;
  LUT3 n972_s7 (
    .F(n972_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n972_s7.INIT=8'hCA;
  LUT3 n973_s6 (
    .F(n973_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n973_s6.INIT=8'hCA;
  LUT3 n973_s7 (
    .F(n973_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n973_s7.INIT=8'hCA;
  LUT3 n974_s6 (
    .F(n974_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n974_s6.INIT=8'hCA;
  LUT3 n974_s7 (
    .F(n974_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n974_s7.INIT=8'hCA;
  LUT3 n975_s6 (
    .F(n975_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n975_s6.INIT=8'hCA;
  LUT3 n975_s7 (
    .F(n975_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n975_s7.INIT=8'hCA;
  LUT3 n976_s6 (
    .F(n976_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n976_s6.INIT=8'hCA;
  LUT3 n976_s7 (
    .F(n976_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n976_s7.INIT=8'hCA;
  LUT3 n977_s6 (
    .F(n977_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n977_s6.INIT=8'hCA;
  LUT3 n977_s7 (
    .F(n977_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n977_s7.INIT=8'hCA;
  LUT3 n978_s6 (
    .F(n978_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n978_s6.INIT=8'hCA;
  LUT3 n978_s7 (
    .F(n978_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n978_s7.INIT=8'hCA;
  LUT3 n979_s6 (
    .F(n979_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n979_s6.INIT=8'hCA;
  LUT3 n979_s7 (
    .F(n979_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n979_s7.INIT=8'hCA;
  LUT3 n980_s6 (
    .F(n980_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n980_s6.INIT=8'hCA;
  LUT3 n980_s7 (
    .F(n980_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n980_s7.INIT=8'hCA;
  LUT3 n981_s6 (
    .F(n981_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n981_s6.INIT=8'hCA;
  LUT3 n981_s7 (
    .F(n981_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n981_s7.INIT=8'hCA;
  LUT3 n982_s6 (
    .F(n982_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n982_s6.INIT=8'hCA;
  LUT3 n982_s7 (
    .F(n982_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n982_s7.INIT=8'hCA;
  LUT3 n983_s6 (
    .F(n983_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n983_s6.INIT=8'hCA;
  LUT3 n983_s7 (
    .F(n983_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n983_s7.INIT=8'hCA;
  LUT3 n984_s6 (
    .F(n984_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n984_s6.INIT=8'hCA;
  LUT3 n984_s7 (
    .F(n984_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n984_s7.INIT=8'hCA;
  LUT3 n985_s6 (
    .F(n985_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n985_s6.INIT=8'hCA;
  LUT3 n985_s7 (
    .F(n985_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n985_s7.INIT=8'hCA;
  LUT3 n986_s6 (
    .F(n986_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n986_s6.INIT=8'hCA;
  LUT3 n986_s7 (
    .F(n986_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n986_s7.INIT=8'hCA;
  LUT3 n4615_s9 (
    .F(n987_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n4615_s9.INIT=8'hCA;
  LUT3 n4615_s10 (
    .F(n987_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n4615_s10.INIT=8'hCA;
  LUT3 n4616_s9 (
    .F(n988_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n4616_s9.INIT=8'hCA;
  LUT3 n4616_s10 (
    .F(n988_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n4616_s10.INIT=8'hCA;
  LUT3 n4617_s9 (
    .F(n989_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n4617_s9.INIT=8'hCA;
  LUT3 n4617_s10 (
    .F(n989_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n4617_s10.INIT=8'hCA;
  LUT3 n4618_s9 (
    .F(n990_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n4618_s9.INIT=8'hCA;
  LUT3 n4618_s10 (
    .F(n990_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n4618_s10.INIT=8'hCA;
  LUT3 n4619_s9 (
    .F(n991_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n4619_s9.INIT=8'hCA;
  LUT3 n4619_s10 (
    .F(n991_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n4619_s10.INIT=8'hCA;
  LUT3 n4620_s9 (
    .F(n992_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n4620_s9.INIT=8'hCA;
  LUT3 n4620_s10 (
    .F(n992_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n4620_s10.INIT=8'hCA;
  LUT3 n4621_s9 (
    .F(n993_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n4621_s9.INIT=8'hCA;
  LUT3 n4621_s10 (
    .F(n993_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n4621_s10.INIT=8'hCA;
  LUT3 n4622_s9 (
    .F(n994_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n4622_s9.INIT=8'hCA;
  LUT3 n4622_s10 (
    .F(n994_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n4622_s10.INIT=8'hCA;
  LUT3 n4623_s9 (
    .F(n995_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n4623_s9.INIT=8'hCA;
  LUT3 n4623_s10 (
    .F(n995_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n4623_s10.INIT=8'hCA;
  LUT3 n4624_s9 (
    .F(n996_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n4624_s9.INIT=8'hCA;
  LUT3 n4624_s10 (
    .F(n996_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n4624_s10.INIT=8'hCA;
  LUT3 n4625_s9 (
    .F(n997_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n4625_s9.INIT=8'hCA;
  LUT3 n4625_s10 (
    .F(n997_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n4625_s10.INIT=8'hCA;
  LUT3 n4626_s9 (
    .F(n998_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n4626_s9.INIT=8'hCA;
  LUT3 n4626_s10 (
    .F(n998_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n4626_s10.INIT=8'hCA;
  LUT3 n4627_s9 (
    .F(n999_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n4627_s9.INIT=8'hCA;
  LUT3 n4627_s10 (
    .F(n999_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n4627_s10.INIT=8'hCA;
  LUT3 n4628_s9 (
    .F(n1000_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n4628_s9.INIT=8'hCA;
  LUT3 n4628_s10 (
    .F(n1000_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n4628_s10.INIT=8'hCA;
  LUT3 n4629_s9 (
    .F(n1001_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n4629_s9.INIT=8'hCA;
  LUT3 n4629_s10 (
    .F(n1001_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n4629_s10.INIT=8'hCA;
  LUT3 n4630_s9 (
    .F(n1002_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n4630_s9.INIT=8'hCA;
  LUT3 n4630_s10 (
    .F(n1002_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n4630_s10.INIT=8'hCA;
  LUT3 n4631_s9 (
    .F(n1003_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n4631_s9.INIT=8'hCA;
  LUT3 n4631_s10 (
    .F(n1003_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n4631_s10.INIT=8'hCA;
  LUT3 n4632_s9 (
    .F(n1004_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n4632_s9.INIT=8'hCA;
  LUT3 n4632_s10 (
    .F(n1004_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n4632_s10.INIT=8'hCA;
  LUT3 n4633_s9 (
    .F(n1005_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n4633_s9.INIT=8'hCA;
  LUT3 n4633_s10 (
    .F(n1005_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n4633_s10.INIT=8'hCA;
  LUT3 n4634_s9 (
    .F(n1006_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n4634_s9.INIT=8'hCA;
  LUT3 n4634_s10 (
    .F(n1006_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n4634_s10.INIT=8'hCA;
  LUT3 n4635_s9 (
    .F(n1007_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n4635_s9.INIT=8'hCA;
  LUT3 n4635_s10 (
    .F(n1007_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n4635_s10.INIT=8'hCA;
  LUT3 n4636_s9 (
    .F(n1008_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n4636_s9.INIT=8'hCA;
  LUT3 n4636_s10 (
    .F(n1008_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n4636_s10.INIT=8'hCA;
  LUT3 n4637_s9 (
    .F(n1009_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n4637_s9.INIT=8'hCA;
  LUT3 n4637_s10 (
    .F(n1009_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n4637_s10.INIT=8'hCA;
  LUT3 n4638_s9 (
    .F(n1010_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n4638_s9.INIT=8'hCA;
  LUT3 n4638_s10 (
    .F(n1010_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n4638_s10.INIT=8'hCA;
  LUT3 n4639_s9 (
    .F(n1011_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n4639_s9.INIT=8'hCA;
  LUT3 n4639_s10 (
    .F(n1011_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n4639_s10.INIT=8'hCA;
  LUT3 n4640_s9 (
    .F(n1012_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n4640_s9.INIT=8'hCA;
  LUT3 n4640_s10 (
    .F(n1012_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n4640_s10.INIT=8'hCA;
  LUT3 n4641_s9 (
    .F(n1013_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n4641_s9.INIT=8'hCA;
  LUT3 n4641_s10 (
    .F(n1013_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n4641_s10.INIT=8'hCA;
  LUT3 n4642_s9 (
    .F(n1014_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n4642_s9.INIT=8'hCA;
  LUT3 n4642_s10 (
    .F(n1014_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n4642_s10.INIT=8'hCA;
  LUT3 n4643_s9 (
    .F(n1015_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n4643_s9.INIT=8'hCA;
  LUT3 n4643_s10 (
    .F(n1015_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n4643_s10.INIT=8'hCA;
  LUT3 n4644_s9 (
    .F(n1016_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n4644_s9.INIT=8'hCA;
  LUT3 n4644_s10 (
    .F(n1016_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n4644_s10.INIT=8'hCA;
  LUT3 n4645_s9 (
    .F(n1017_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n4645_s9.INIT=8'hCA;
  LUT3 n4645_s10 (
    .F(n1017_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n4645_s10.INIT=8'hCA;
  LUT3 n4646_s9 (
    .F(n1018_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n4646_s9.INIT=8'hCA;
  LUT3 n4646_s10 (
    .F(n1018_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n4646_s10.INIT=8'hCA;
  LUT3 n1019_s6 (
    .F(n1019_6),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_priority[0]) 
);
defparam n1019_s6.INIT=8'hCA;
  LUT3 n1019_s7 (
    .F(n1019_7),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_priority[0]) 
);
defparam n1019_s7.INIT=8'hCA;
  LUT3 n1020_s6 (
    .F(n1020_6),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache1_data_mask[2]),
    .I2(ff_priority[0]) 
);
defparam n1020_s6.INIT=8'hCA;
  LUT3 n1020_s7 (
    .F(n1020_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache3_data_mask[2]),
    .I2(ff_priority[0]) 
);
defparam n1020_s7.INIT=8'hCA;
  LUT3 n1021_s6 (
    .F(n1021_6),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_priority[0]) 
);
defparam n1021_s6.INIT=8'hCA;
  LUT3 n1021_s7 (
    .F(n1021_7),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_priority[0]) 
);
defparam n1021_s7.INIT=8'hCA;
  LUT3 n1022_s6 (
    .F(n1022_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache1_data_mask[0]),
    .I2(ff_priority[0]) 
);
defparam n1022_s6.INIT=8'hCA;
  LUT3 n1022_s7 (
    .F(n1022_7),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_priority[0]) 
);
defparam n1022_s7.INIT=8'hCA;
  LUT3 n3806_s6 (
    .F(n3806_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3806_s6.INIT=8'hCA;
  LUT3 n3806_s7 (
    .F(n3806_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3806_s7.INIT=8'hCA;
  LUT3 n3807_s6 (
    .F(n3807_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3807_s6.INIT=8'hCA;
  LUT3 n3807_s7 (
    .F(n3807_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3807_s7.INIT=8'hCA;
  LUT3 n3808_s6 (
    .F(n3808_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3808_s6.INIT=8'hCA;
  LUT3 n3808_s7 (
    .F(n3808_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3808_s7.INIT=8'hCA;
  LUT3 n3809_s6 (
    .F(n3809_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3809_s6.INIT=8'hCA;
  LUT3 n3809_s7 (
    .F(n3809_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3809_s7.INIT=8'hCA;
  LUT3 n3810_s6 (
    .F(n3810_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3810_s6.INIT=8'hCA;
  LUT3 n3810_s7 (
    .F(n3810_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3810_s7.INIT=8'hCA;
  LUT3 n3811_s6 (
    .F(n3811_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3811_s6.INIT=8'hCA;
  LUT3 n3811_s7 (
    .F(n3811_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3811_s7.INIT=8'hCA;
  LUT3 n3812_s6 (
    .F(n3812_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3812_s6.INIT=8'hCA;
  LUT3 n3812_s7 (
    .F(n3812_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3812_s7.INIT=8'hCA;
  LUT3 n3813_s6 (
    .F(n3813_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3813_s6.INIT=8'hCA;
  LUT3 n3813_s7 (
    .F(n3813_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3813_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n80_s0.INIT=8'hFE;
  LUT3 n4600_s7 (
    .F(n4600_10),
    .I0(n323_16),
    .I1(n4600_11),
    .I2(n80_3) 
);
defparam n4600_s7.INIT=8'hAC;
  LUT3 n4601_s4 (
    .F(n4601_7),
    .I0(n324_15),
    .I1(n4601_8),
    .I2(n80_3) 
);
defparam n4601_s4.INIT=8'hAC;
  LUT3 n4602_s4 (
    .F(n4602_7),
    .I0(n325_15),
    .I1(n4602_8),
    .I2(n80_3) 
);
defparam n4602_s4.INIT=8'hAC;
  LUT3 n4603_s4 (
    .F(n4603_7),
    .I0(n326_15),
    .I1(n4603_8),
    .I2(n80_3) 
);
defparam n4603_s4.INIT=8'hAC;
  LUT3 n4604_s4 (
    .F(n4604_7),
    .I0(n327_15),
    .I1(n4604_8),
    .I2(n80_3) 
);
defparam n4604_s4.INIT=8'hAC;
  LUT3 n4605_s4 (
    .F(n4605_7),
    .I0(n328_15),
    .I1(n4605_8),
    .I2(n80_3) 
);
defparam n4605_s4.INIT=8'hAC;
  LUT3 n4606_s4 (
    .F(n4606_7),
    .I0(n329_15),
    .I1(n4606_8),
    .I2(n80_3) 
);
defparam n4606_s4.INIT=8'hAC;
  LUT3 n4607_s4 (
    .F(n4607_7),
    .I0(n330_15),
    .I1(n4607_8),
    .I2(n80_3) 
);
defparam n4607_s4.INIT=8'hAC;
  LUT3 n4608_s4 (
    .F(n4608_7),
    .I0(n331_15),
    .I1(n4608_8),
    .I2(n80_3) 
);
defparam n4608_s4.INIT=8'hAC;
  LUT3 n4609_s4 (
    .F(n4609_7),
    .I0(n332_15),
    .I1(n4609_8),
    .I2(n80_3) 
);
defparam n4609_s4.INIT=8'hAC;
  LUT3 n4610_s4 (
    .F(n4610_7),
    .I0(n333_15),
    .I1(n4610_8),
    .I2(n80_3) 
);
defparam n4610_s4.INIT=8'hAC;
  LUT3 n4611_s4 (
    .F(n4611_7),
    .I0(n334_15),
    .I1(n4611_8),
    .I2(n80_3) 
);
defparam n4611_s4.INIT=8'hAC;
  LUT3 n4612_s4 (
    .F(n4612_7),
    .I0(n335_15),
    .I1(n4612_8),
    .I2(n80_3) 
);
defparam n4612_s4.INIT=8'hAC;
  LUT3 n4613_s4 (
    .F(n4613_7),
    .I0(n336_15),
    .I1(n4613_8),
    .I2(n80_3) 
);
defparam n4613_s4.INIT=8'hAC;
  LUT3 n4614_s4 (
    .F(n4614_7),
    .I0(n337_15),
    .I1(n4614_8),
    .I2(n80_3) 
);
defparam n4614_s4.INIT=8'hAC;
  LUT4 n4647_s4 (
    .F(n4647_7),
    .I0(n1019_9),
    .I1(ff_cache_vram_write),
    .I2(n370_15),
    .I3(n80_3) 
);
defparam n4647_s4.INIT=16'hF0BB;
  LUT4 n4648_s4 (
    .F(n4648_7),
    .I0(n1020_9),
    .I1(ff_cache_vram_write),
    .I2(n371_15),
    .I3(n80_3) 
);
defparam n4648_s4.INIT=16'hF0BB;
  LUT4 n4649_s4 (
    .F(n4649_7),
    .I0(n1021_9),
    .I1(ff_cache_vram_write),
    .I2(n372_15),
    .I3(n80_3) 
);
defparam n4649_s4.INIT=16'hF0BB;
  LUT4 n4650_s4 (
    .F(n4650_7),
    .I0(n1022_9),
    .I1(ff_cache_vram_write),
    .I2(n373_15),
    .I3(n80_3) 
);
defparam n4650_s4.INIT=16'hF0BB;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_14) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(n4310_7),
    .I1(ff_cache1_already_read_9),
    .I2(ff_cache1_already_read_10),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache1_already_read_s4.INIT=16'h0E00;
  LUT4 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_data_en),
    .I1(ff_cache3_already_read_10),
    .I2(n4310_7),
    .I3(ff_cache3_already_read_11) 
);
defparam ff_cache3_already_read_s5.INIT=16'hF400;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_20),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_en_16) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'h0D00;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_2_8),
    .I0(n80_3),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_flush_state_2_s3.INIT=16'hFFF2;
  LUT4 n5439_s3 (
    .F(n5440_7),
    .I0(n4310_7),
    .I1(n5439_11),
    .I2(n5439_18),
    .I3(ff_start) 
);
defparam n5439_s3.INIT=16'hFFB0;
  LUT2 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_15) 
);
defparam ff_cache0_address_15_s5.INIT=4'h8;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n4310_7),
    .I1(ff_cache1_address_16_11),
    .I2(ff_cache1_already_read_10),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache1_address_16_s5.INIT=16'h0E00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_11),
    .I2(ff_cache1_data_31_15),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_11),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_11),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_11),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_17),
    .I1(ff_cache2_address_16_12),
    .I2(n4310_7),
    .I3(ff_cache2_already_read_10) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_data_31_11),
    .I2(ff_cache2_data_31_15),
    .I3(ff_cache0_address_15_15) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_31_11),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache0_address_15_15) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_data_31_11),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache0_address_15_15) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_31_11),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache0_address_15_15) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_data_31_11),
    .I2(ff_cache3_data_31_16),
    .I3(ff_cache3_data_31_13) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_31_11),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_13) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_data_31_11),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_13) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_31_11),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_13) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_mask_3_s5 (
    .F(ff_cache3_data_mask_3_10),
    .I0(ff_cache3_data_mask_3_19),
    .I1(ff_cache3_data_mask_3_17),
    .I2(ff_cache3_data_mask_3_21),
    .I3(ff_cache0_address_15_15) 
);
defparam ff_cache3_data_mask_3_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s4 (
    .F(ff_cache3_data_mask_2_9),
    .I0(ff_cache3_data_mask_3_19),
    .I1(ff_cache3_data_mask_2_14),
    .I2(ff_cache3_data_mask_3_21),
    .I3(ff_cache0_address_15_15) 
);
defparam ff_cache3_data_mask_2_s4.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s4 (
    .F(ff_cache3_data_mask_1_9),
    .I0(ff_cache3_data_mask_3_19),
    .I1(ff_cache3_data_mask_1_14),
    .I2(ff_cache3_data_mask_3_21),
    .I3(ff_cache0_address_15_15) 
);
defparam ff_cache3_data_mask_1_s4.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s4 (
    .F(ff_cache3_data_mask_0_9),
    .I0(ff_cache3_data_mask_3_19),
    .I1(ff_cache3_data_mask_0_14),
    .I2(ff_cache3_data_mask_3_21),
    .I3(ff_cache0_address_15_15) 
);
defparam ff_cache3_data_mask_0_s4.INIT=16'h0D00;
  LUT4 ff_cache_vram_rdata_7_s5 (
    .F(ff_cache_vram_rdata_7_8),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(w_command_vram_rdata_en),
    .I2(n4310_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache_vram_rdata_7_s5.INIT=16'hCA00;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_10),
    .I2(ff_cache0_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache0_data_en_11),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache2_data_en_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_flush_state[1]),
    .I1(ff_cache3_data_en_9),
    .I2(ff_cache3_data_en_13),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_23_11),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_15_11),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_7_11),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT2 ff_cache1_data_mask_3_s6 (
    .F(ff_cache1_data_mask_3_11),
    .I0(ff_cache1_data_mask_3_12),
    .I1(ff_cache1_address_16_10) 
);
defparam ff_cache1_data_mask_3_s6.INIT=4'hE;
  LUT2 ff_cache1_data_mask_2_s5 (
    .F(ff_cache1_data_mask_2_10),
    .I0(ff_cache1_data_mask_2_11),
    .I1(ff_cache1_address_16_10) 
);
defparam ff_cache1_data_mask_2_s5.INIT=4'hE;
  LUT2 ff_cache1_data_mask_1_s5 (
    .F(ff_cache1_data_mask_1_10),
    .I0(ff_cache1_data_mask_1_11),
    .I1(ff_cache1_address_16_10) 
);
defparam ff_cache1_data_mask_1_s5.INIT=4'hE;
  LUT2 ff_cache1_data_mask_0_s5 (
    .F(ff_cache1_data_mask_0_10),
    .I0(ff_cache1_data_mask_0_11),
    .I1(ff_cache1_address_16_10) 
);
defparam ff_cache1_data_mask_0_s5.INIT=4'hE;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT2 ff_vram_address_16_s7 (
    .F(ff_vram_address_16_10),
    .I0(ff_vram_address_16_11),
    .I1(ff_vram_address_16_12) 
);
defparam ff_vram_address_16_s7.INIT=4'h2;
  LUT2 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_vram_address_16_11) 
);
defparam ff_vram_wdata_31_s7.INIT=4'h4;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_vram_address_16_11),
    .I1(ff_vram_address_16_12),
    .I2(ff_start),
    .I3(ff_vram_valid_11) 
);
defparam ff_vram_valid_s7.INIT=16'hFFF2;
  LUT4 n5157_s3 (
    .F(n5157_8),
    .I0(ff_flush_state[0]),
    .I1(n5157_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n5157_s3.INIT=16'h00F4;
  LUT3 n5155_s5 (
    .F(n5155_10),
    .I0(n5155_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n5155_s5.INIT=8'h0E;
  LUT2 n5441_s10 (
    .F(n5441_15),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n5441_s10.INIT=4'h1;
  LUT4 n5440_s3 (
    .F(n5440_9),
    .I0(ff_priority[0]),
    .I1(n5440_13),
    .I2(ff_start),
    .I3(n5440_15) 
);
defparam n5440_s3.INIT=16'h0C05;
  LUT3 n5439_s4 (
    .F(n5439_10),
    .I0(n5439_13),
    .I1(n5439_14),
    .I2(ff_start) 
);
defparam n5439_s4.INIT=8'h0E;
  LUT2 n4310_s2 (
    .F(n4310_7),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid) 
);
defparam n4310_s2.INIT=4'hB;
  LUT2 ff_flush_state_1_s4 (
    .F(ff_flush_state_1_9),
    .I0(ff_flush_state_1_10),
    .I1(ff_flush_state_2_8) 
);
defparam ff_flush_state_1_s4.INIT=4'h4;
  LUT4 n319_s17 (
    .F(n319_37),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n319_s17.INIT=16'h1000;
  LUT2 n617_s1 (
    .F(n617_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n617_s1.INIT=4'h4;
  LUT3 n4600_s8 (
    .F(n4600_11),
    .I0(ff_cache_vram_address[16]),
    .I1(n972_9),
    .I2(ff_cache_vram_write) 
);
defparam n4600_s8.INIT=8'hCA;
  LUT3 n4601_s5 (
    .F(n4601_8),
    .I0(ff_cache_vram_address[15]),
    .I1(n973_9),
    .I2(ff_cache_vram_write) 
);
defparam n4601_s5.INIT=8'hCA;
  LUT3 n4602_s5 (
    .F(n4602_8),
    .I0(ff_cache_vram_address[14]),
    .I1(n974_9),
    .I2(ff_cache_vram_write) 
);
defparam n4602_s5.INIT=8'hCA;
  LUT3 n4603_s5 (
    .F(n4603_8),
    .I0(ff_cache_vram_address[13]),
    .I1(n975_9),
    .I2(ff_cache_vram_write) 
);
defparam n4603_s5.INIT=8'hCA;
  LUT3 n4604_s5 (
    .F(n4604_8),
    .I0(ff_cache_vram_address[12]),
    .I1(n976_9),
    .I2(ff_cache_vram_write) 
);
defparam n4604_s5.INIT=8'hCA;
  LUT3 n4605_s5 (
    .F(n4605_8),
    .I0(ff_cache_vram_address[11]),
    .I1(n977_9),
    .I2(ff_cache_vram_write) 
);
defparam n4605_s5.INIT=8'hCA;
  LUT3 n4606_s5 (
    .F(n4606_8),
    .I0(ff_cache_vram_address[10]),
    .I1(n978_9),
    .I2(ff_cache_vram_write) 
);
defparam n4606_s5.INIT=8'hCA;
  LUT3 n4607_s5 (
    .F(n4607_8),
    .I0(ff_cache_vram_address[9]),
    .I1(n979_9),
    .I2(ff_cache_vram_write) 
);
defparam n4607_s5.INIT=8'hCA;
  LUT3 n4608_s5 (
    .F(n4608_8),
    .I0(ff_cache_vram_address[8]),
    .I1(n980_9),
    .I2(ff_cache_vram_write) 
);
defparam n4608_s5.INIT=8'hCA;
  LUT3 n4609_s5 (
    .F(n4609_8),
    .I0(ff_cache_vram_address[7]),
    .I1(n981_9),
    .I2(ff_cache_vram_write) 
);
defparam n4609_s5.INIT=8'hCA;
  LUT3 n4610_s5 (
    .F(n4610_8),
    .I0(ff_cache_vram_address[6]),
    .I1(n982_9),
    .I2(ff_cache_vram_write) 
);
defparam n4610_s5.INIT=8'hCA;
  LUT3 n4611_s5 (
    .F(n4611_8),
    .I0(ff_cache_vram_address[5]),
    .I1(n983_9),
    .I2(ff_cache_vram_write) 
);
defparam n4611_s5.INIT=8'hCA;
  LUT3 n4612_s5 (
    .F(n4612_8),
    .I0(ff_cache_vram_address[4]),
    .I1(n984_9),
    .I2(ff_cache_vram_write) 
);
defparam n4612_s5.INIT=8'hCA;
  LUT3 n4613_s5 (
    .F(n4613_8),
    .I0(ff_cache_vram_address[3]),
    .I1(n985_9),
    .I2(ff_cache_vram_write) 
);
defparam n4613_s5.INIT=8'hCA;
  LUT3 n4614_s5 (
    .F(n4614_8),
    .I0(ff_cache_vram_address[2]),
    .I1(n986_9),
    .I2(ff_cache_vram_write) 
);
defparam n4614_s5.INIT=8'hCA;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n4310_7) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n4310_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_16) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache_vram_write),
    .I1(n18_3),
    .I2(ff_cache2_address_16_17),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s5.INIT=16'h8000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n4310_7) 
);
defparam ff_cache1_already_read_s6.INIT=16'hBF00;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n4185_10),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(n4310_7),
    .I1(n617_4),
    .I2(ff_cache2_data_31_11),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache2_already_read_s6.INIT=16'hF100;
  LUT3 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en) 
);
defparam ff_cache3_already_read_s6.INIT=8'h80;
  LUT4 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(n4310_7),
    .I1(ff_cache3_already_read_12),
    .I2(ff_cache3_data_31_11),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache3_already_read_s7.INIT=16'hF400;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h1;
  LUT4 n5439_s5 (
    .F(n5439_11),
    .I0(n5439_15),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_cache3_already_read_12),
    .I3(n5439_16) 
);
defparam n5439_s5.INIT=16'h0777;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache2_address_16_17),
    .I1(ff_cache0_already_read_9),
    .I2(n4310_7),
    .I3(ff_cache0_address_15_13) 
);
defparam ff_cache0_address_15_s6.INIT=16'hC0CE;
  LUT2 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s6.INIT=4'h8;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache0_data_mask_2_12),
    .I3(ff_cache0_data_31_16) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s6.INIT=4'h4;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s6.INIT=4'h4;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s6.INIT=4'h1;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT2 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache0_already_read_16) 
);
defparam ff_cache1_address_16_s6.INIT=4'h4;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_write),
    .I2(n4310_7),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache1_address_16_s7.INIT=16'hF400;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n4310_7) 
);
defparam ff_cache1_data_31_s6.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_address_16_13),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache2_address_16_s7.INIT=16'hD000;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_priority[0]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(n4310_7) 
);
defparam ff_cache2_data_31_s6.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_10) 
);
defparam ff_cache3_address_16_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n4310_7) 
);
defparam ff_cache3_data_31_s6.INIT=16'h8000;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(n617_4),
    .I1(w_cache2_hit),
    .I2(n4310_7),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache3_data_31_s8.INIT=16'hF100;
  LUT3 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(n80_3),
    .I1(ff_cache0_already_read_9),
    .I2(ff_cache0_data_en_16) 
);
defparam ff_cache0_data_en_s4.INIT=8'h01;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(ff_cache0_data_en_13),
    .I1(n5155_11),
    .I2(w_cache_vram_rdata_en),
    .I3(n80_3) 
);
defparam ff_cache0_data_en_s5.INIT=16'h7770;
  LUT2 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start) 
);
defparam ff_cache0_data_en_s6.INIT=4'h1;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache1_data_en_11),
    .I2(ff_cache1_already_read_10),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00FE;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache0_data_en_16),
    .I3(ff_cache2_data_en_13) 
);
defparam ff_cache2_data_en_s4.INIT=16'h7F00;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache0_data_en_11) 
);
defparam ff_cache2_data_en_s5.INIT=16'hC100;
  LUT4 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_cache3_already_read_12),
    .I1(ff_cache3_data_31_11),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache3_data_en_11) 
);
defparam ff_cache3_data_en_s4.INIT=16'h000E;
  LUT2 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s7.INIT=4'h4;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_already_read_9),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_already_read_14) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h2C00;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_already_read_10),
    .I1(n617_4),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache0_data_31_11) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h4000;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_already_read_10),
    .I1(n617_4),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache0_data_23_11) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h4000;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_already_read_10),
    .I1(n617_4),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache0_data_15_11) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h4000;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_already_read_10),
    .I1(n617_4),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache0_data_7_11) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h4000;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(n4185_10),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache0_data_31_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0FBB;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(n4185_10),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache0_data_23_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0FBB;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(n4185_10),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache0_data_15_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0FBB;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(n4185_10),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache0_data_7_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0FBB;
  LUT4 ff_vram_address_16_s8 (
    .F(ff_vram_address_16_11),
    .I0(ff_flush_state[1]),
    .I1(ff_vram_address_16_13),
    .I2(ff_flush_state[2]),
    .I3(ff_vram_address_16_14) 
);
defparam ff_vram_address_16_s8.INIT=16'h1F00;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_en_20),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_address_16_s9.INIT=16'hBF00;
  LUT4 ff_vram_wdata_31_s8 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_cache3_already_read_12),
    .I1(ff_cache_vram_rdata_en_20),
    .I2(n5439_16),
    .I3(n80_3) 
);
defparam ff_vram_wdata_31_s8.INIT=16'h007F;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(n1477_4),
    .I1(w_cpu_vram_valid),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_12) 
);
defparam ff_vram_valid_s8.INIT=16'h3A00;
  LUT2 n5157_s4 (
    .F(n5157_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5157_s4.INIT=4'h6;
  LUT3 n5155_s6 (
    .F(n5155_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n5155_s6.INIT=8'h40;
  LUT4 n5439_s7 (
    .F(n5439_13),
    .I0(ff_cache_vram_write),
    .I1(n4310_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5439_s7.INIT=16'h0EE0;
  LUT4 n5439_s8 (
    .F(n5439_14),
    .I0(ff_cache_vram_write),
    .I1(n617_4),
    .I2(n4310_7),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam n5439_s8.INIT=16'h0001;
  LUT2 n4185_s5 (
    .F(n4185_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n4185_s5.INIT=4'h4;
  LUT4 ff_flush_state_1_s5 (
    .F(ff_flush_state_1_10),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_cache_flush_start),
    .I3(ff_flush_state[0]) 
);
defparam ff_flush_state_1_s5.INIT=16'h0100;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT4 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(w_cache2_hit),
    .I1(n617_4),
    .I2(n4185_10),
    .I3(ff_cache3_already_read_13) 
);
defparam ff_cache3_already_read_s8.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(n617_4),
    .I1(ff_cache_vram_rdata_en_11),
    .I2(ff_cache_vram_rdata_en_12),
    .I3(ff_cache_vram_rdata_en_18) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h001F;
  LUT3 n5439_s9 (
    .F(n5439_15),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache2_address_16_17),
    .I2(ff_cache_vram_write) 
);
defparam n5439_s9.INIT=8'h07;
  LUT4 n5439_s10 (
    .F(n5439_16),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam n5439_s10.INIT=16'h8000;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5439_16),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s8.INIT=16'hEF00;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5439_16),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s8.INIT=16'h00BF;
  LUT3 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_priority[0]),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[1]) 
);
defparam ff_cache2_address_16_s8.INIT=8'h40;
  LUT2 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_13),
    .I0(ff_cache0_data_en_14),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_en_s8.INIT=4'h4;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5439_16),
    .I1(ff_cache3_already_read_12),
    .I2(ff_cache0_data_en),
    .I3(n4310_7) 
);
defparam ff_cache1_data_en_s6.INIT=16'h00BF;
  LUT4 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_11),
    .I0(ff_cache3_data_en),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache3_data_31_11),
    .I3(n4310_7) 
);
defparam ff_cache3_data_en_s6.INIT=16'h0FBB;
  LUT4 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_13),
    .I0(ff_vram_address_16_15),
    .I1(ff_cache1_data_en),
    .I2(ff_cache0_data_en_13),
    .I3(ff_flush_state[0]) 
);
defparam ff_vram_address_16_s10.INIT=16'h0FBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_address_16_16),
    .I1(ff_vram_address_16_17),
    .I2(ff_start),
    .I3(ff_cache0_data_en_11) 
);
defparam ff_vram_address_16_s11.INIT=16'h0B00;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_12),
    .I0(ff_cache_flush_start),
    .I1(w_command_vram_valid),
    .I2(n558_3),
    .I3(n196_5) 
);
defparam ff_vram_valid_s9.INIT=16'h4000;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_13),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache3_already_read_s9.INIT=8'hB0;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache2_already_read),
    .I1(n467_9),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'hBBF0;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache1_already_read),
    .I1(n617_4),
    .I2(n424_9),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h00BF;
  LUT4 ff_cache0_data_en_s9 (
    .F(ff_cache0_data_en_14),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_data_en_s9.INIT=16'h8000;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_vram_address_16_s12.INIT=16'h8000;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_16),
    .I0(ff_vram_address_16_18),
    .I1(ff_cache2_data_en),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_vram_address_16_s13.INIT=16'h4000;
  LUT4 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_17),
    .I0(ff_flush_state[0]),
    .I1(ff_vram_address_16_19),
    .I2(ff_cache3_data_en),
    .I3(ff_vram_address_16_20) 
);
defparam ff_vram_address_16_s14.INIT=16'h00EF;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(n510_9),
    .I1(ff_cache3_already_read),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h0D00;
  LUT4 ff_vram_address_16_s15 (
    .F(ff_vram_address_16_18),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam ff_vram_address_16_s15.INIT=16'h8000;
  LUT4 ff_vram_address_16_s16 (
    .F(ff_vram_address_16_19),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam ff_vram_address_16_s16.INIT=16'h8000;
  LUT3 ff_vram_address_16_s17 (
    .F(ff_vram_address_16_20),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam ff_vram_address_16_s17.INIT=8'h0B;
  LUT4 ff_cache3_data_en_s7 (
    .F(ff_cache3_data_en_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache3_data_en_s7.INIT=16'h0001;
  LUT4 n5439_s11 (
    .F(n5439_18),
    .I0(n80_3),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(n4049_10) 
);
defparam n5439_s11.INIT=16'h0100;
  LUT3 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_16),
    .I0(n80_3),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=8'h01;
  LUT4 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_14),
    .I0(n80_3),
    .I1(ff_read_pixel_7_17),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache0_already_read_s9.INIT=16'h0001;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n4310_7),
    .I1(ff_cache3_data_31_18),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n4310_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n4310_7),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 n4076_s6 (
    .F(n4076_12),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n4310_7) 
);
defparam n4076_s6.INIT=16'hFF45;
  LUT4 n4112_s6 (
    .F(n4112_12),
    .I0(n617_4),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n4310_7) 
);
defparam n4112_s6.INIT=16'hFF45;
  LUT4 n4148_s6 (
    .F(n4148_12),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n4310_7) 
);
defparam n4148_s6.INIT=16'hFF45;
  LUT4 n4184_s5 (
    .F(n4184_11),
    .I0(n4185_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n4310_7) 
);
defparam n4184_s5.INIT=16'hFF45;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n4310_7),
    .I1(ff_cache3_data_31_18),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n4310_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n4310_7),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 n4075_s7 (
    .F(n4075_13),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4075_s7.INIT=16'hFF45;
  LUT4 n4111_s6 (
    .F(n4111_12),
    .I0(n617_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4111_s6.INIT=16'hFF45;
  LUT4 n4147_s6 (
    .F(n4147_12),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4147_s6.INIT=16'hFF45;
  LUT4 n4183_s5 (
    .F(n4183_11),
    .I0(n4185_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4183_s5.INIT=16'hFF45;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_16),
    .I0(n4310_7),
    .I1(ff_cache3_data_31_18),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s10.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_15),
    .I0(n4310_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s9 (
    .F(ff_cache1_data_31_15),
    .I0(n4310_7),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s9.INIT=16'h1000;
  LUT4 n4110_s7 (
    .F(n4110_13),
    .I0(n617_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4110_s7.INIT=16'hFF15;
  LUT4 n4146_s7 (
    .F(n4146_13),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4146_s7.INIT=16'hFF15;
  LUT4 n4182_s5 (
    .F(n4182_11),
    .I0(n4185_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4182_s5.INIT=16'hFF15;
  LUT4 n4074_s6 (
    .F(n4074_12),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4074_s6.INIT=16'hFF15;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n4310_7),
    .I1(ff_cache3_data_31_18),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n4310_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n4310_7),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 n4077_s6 (
    .F(n4077_12),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4077_s6.INIT=16'hFF54;
  LUT4 n4113_s6 (
    .F(n4113_12),
    .I0(n617_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4113_s6.INIT=16'hFF54;
  LUT4 n4149_s6 (
    .F(n4149_12),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4149_s6.INIT=16'hFF54;
  LUT4 n4185_s6 (
    .F(n4185_12),
    .I0(n4185_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4185_s6.INIT=16'hFF54;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_18),
    .I0(n381_9),
    .I1(ff_cache0_already_read),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_address_15_13),
    .I3(n4310_7) 
);
defparam ff_cache0_data_mask_2_s11.INIT=16'h004F;
  LUT4 n5440_s6 (
    .F(n5440_13),
    .I0(n617_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n5440_s6.INIT=16'hB0BB;
  LUT4 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_already_read_16),
    .I3(n4310_7) 
);
defparam ff_cache0_data_mask_2_s12.INIT=16'h004F;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_14),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_17),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s10.INIT=16'h4000;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_14),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_14),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'h0400;
  LUT3 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_18),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_11) 
);
defparam ff_cache3_data_31_s11.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s10 (
    .F(ff_cache2_data_31_17),
    .I0(ff_cache2_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s10.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_16),
    .I0(w_cache2_hit),
    .I1(n617_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s10.INIT=16'h1011;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_cache3_address_16_11),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(n4310_7) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h0075;
  LUT4 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_17),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache2_address_16_s10.INIT=16'hB0BB;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_21),
    .I0(n4310_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_31_11) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h00BA;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_17),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache2_address_16_17),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s10.INIT=16'hB0BB;
  LUT4 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_15),
    .I0(n4310_7),
    .I1(n35_3),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_address_16_12) 
);
defparam ff_cache0_address_15_s9.INIT=16'hEF00;
  LUT4 n4048_s9 (
    .F(n624_5),
    .I0(n434_9),
    .I1(n592_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4048_s9.INIT=16'hCACC;
  LUT4 n4047_s7 (
    .F(n623_5),
    .I0(n433_9),
    .I1(n591_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4047_s7.INIT=16'hCACC;
  LUT4 n4046_s7 (
    .F(n622_5),
    .I0(n432_9),
    .I1(n590_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4046_s7.INIT=16'hCACC;
  LUT4 n4045_s7 (
    .F(n621_5),
    .I0(n431_9),
    .I1(n589_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4045_s7.INIT=16'hCACC;
  LUT4 n4044_s7 (
    .F(n620_5),
    .I0(n430_9),
    .I1(n588_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4044_s7.INIT=16'hCACC;
  LUT4 n4043_s7 (
    .F(n619_5),
    .I0(n429_9),
    .I1(n587_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4043_s7.INIT=16'hCACC;
  LUT4 n4042_s7 (
    .F(n618_5),
    .I0(n428_9),
    .I1(n586_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4042_s7.INIT=16'hCACC;
  LUT4 n4041_s9 (
    .F(n617_6),
    .I0(n427_9),
    .I1(n585_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4041_s9.INIT=16'hCACC;
  LUT4 ff_cache2_data_en_s7 (
    .F(ff_cache2_data_en_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache2_data_31_11) 
);
defparam ff_cache2_data_en_s7.INIT=16'h0001;
  LUT4 n4599_s6 (
    .F(n4599_12),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n4599_s6.INIT=16'hFFFE;
  LUT4 n5438_s6 (
    .F(n5438_12),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5438_s6.INIT=16'h0001;
  LUT4 n4048_s6 (
    .F(n4048_12),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n4048_s6.INIT=16'h4044;
  LUT4 ff_cache0_data_en_s10 (
    .F(ff_cache0_data_en_16),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(n5439_16),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache0_data_en_s10.INIT=16'h0400;
  LUT3 ff_cache0_data_31_s10 (
    .F(ff_cache0_data_31_16),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s10.INIT=8'h40;
  LUT3 n5440_s7 (
    .F(n5440_15),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5440_s7.INIT=8'h10;
  LUT3 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_20),
    .I0(w_cache_vram_rdata_en),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=8'h10;
  LUT4 n4048_s8 (
    .F(n4048_14),
    .I0(n391_9),
    .I1(n3813_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4048_s8.INIT=16'hCACC;
  LUT4 n4047_s6 (
    .F(n4047_10),
    .I0(n390_9),
    .I1(n3812_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4047_s6.INIT=16'hCACC;
  LUT4 n4046_s6 (
    .F(n4046_10),
    .I0(n389_9),
    .I1(n3811_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4046_s6.INIT=16'hCACC;
  LUT4 n4045_s6 (
    .F(n4045_10),
    .I0(n388_9),
    .I1(n3810_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4045_s6.INIT=16'hCACC;
  LUT4 n4044_s6 (
    .F(n4044_10),
    .I0(n387_9),
    .I1(n3809_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4044_s6.INIT=16'hCACC;
  LUT4 n4043_s6 (
    .F(n4043_10),
    .I0(n386_9),
    .I1(n3808_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4043_s6.INIT=16'hCACC;
  LUT4 n4042_s6 (
    .F(n4042_10),
    .I0(n385_9),
    .I1(n3807_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4042_s6.INIT=16'hCACC;
  LUT4 n4041_s8 (
    .F(n4041_12),
    .I0(n384_9),
    .I1(n3806_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4041_s8.INIT=16'hCACC;
  LUT4 n4049_s4 (
    .F(n4049_10),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(w_command_vram_rdata_en),
    .I3(w_cache_vram_rdata_en) 
);
defparam n4049_s4.INIT=16'h00F4;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_13),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache2_data_mask_0_11),
    .I3(ff_cache2_already_read_10) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'hBF00;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_13),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache2_data_mask_1_11),
    .I3(ff_cache2_already_read_10) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'hBF00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_13),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache2_data_mask_2_11),
    .I3(ff_cache2_already_read_10) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'hBF00;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_14),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache2_data_mask_3_12),
    .I3(ff_cache2_already_read_10) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hBF00;
  LUT4 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_13),
    .I0(ff_cache3_address_16_11),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache3_already_read_11) 
);
defparam ff_cache3_address_16_s7.INIT=16'hEF00;
  LUT4 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_12),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache2_already_read_9),
    .I3(ff_cache2_already_read_10) 
);
defparam ff_cache2_already_read_s7.INIT=16'hFB00;
  LUT4 n4264_s2 (
    .F(n4264_6),
    .I0(w_command_vram_address[0]),
    .I1(ff_cache_vram_address[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4264_s2.INIT=16'hACAA;
  LUT4 n4263_s2 (
    .F(n4263_6),
    .I0(w_command_vram_address[1]),
    .I1(ff_cache_vram_address[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4263_s2.INIT=16'hACAA;
  LUT4 n4262_s2 (
    .F(n4262_6),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache_vram_address[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4262_s2.INIT=16'hACAA;
  LUT4 n4261_s2 (
    .F(n4261_6),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache_vram_address[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4261_s2.INIT=16'hACAA;
  LUT4 n4260_s2 (
    .F(n4260_6),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache_vram_address[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4260_s2.INIT=16'hACAA;
  LUT4 n4259_s2 (
    .F(n4259_6),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache_vram_address[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4259_s2.INIT=16'hACAA;
  LUT4 n4258_s2 (
    .F(n4258_6),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache_vram_address[8]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4258_s2.INIT=16'hACAA;
  LUT4 n4257_s2 (
    .F(n4257_6),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache_vram_address[9]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4257_s2.INIT=16'hACAA;
  LUT4 n4256_s2 (
    .F(n4256_6),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache_vram_address[10]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4256_s2.INIT=16'hACAA;
  LUT4 n4255_s2 (
    .F(n4255_6),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache_vram_address[11]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4255_s2.INIT=16'hACAA;
  LUT4 n4254_s2 (
    .F(n4254_6),
    .I0(w_command_vram_address[10]),
    .I1(ff_cache_vram_address[12]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4254_s2.INIT=16'hACAA;
  LUT4 n4253_s2 (
    .F(n4253_6),
    .I0(w_command_vram_address[11]),
    .I1(ff_cache_vram_address[13]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4253_s2.INIT=16'hACAA;
  LUT4 n4252_s2 (
    .F(n4252_6),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache_vram_address[14]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4252_s2.INIT=16'hACAA;
  LUT4 n4251_s2 (
    .F(n4251_6),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache_vram_address[15]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4251_s2.INIT=16'hACAA;
  LUT4 n4250_s3 (
    .F(n4250_7),
    .I0(w_command_vram_address[14]),
    .I1(ff_cache_vram_address[16]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4250_s3.INIT=16'hACAA;
  LUT4 n4109_s2 (
    .F(n4109_6),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4109_s2.INIT=16'hACAA;
  LUT4 n4108_s2 (
    .F(n4108_6),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4108_s2.INIT=16'hACAA;
  LUT4 n4107_s2 (
    .F(n4107_6),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4107_s2.INIT=16'hACAA;
  LUT4 n4106_s2 (
    .F(n4106_6),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4106_s2.INIT=16'hACAA;
  LUT4 n4105_s2 (
    .F(n4105_6),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4105_s2.INIT=16'hACAA;
  LUT4 n4104_s2 (
    .F(n4104_6),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4104_s2.INIT=16'hACAA;
  LUT4 n4103_s2 (
    .F(n4103_6),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4103_s2.INIT=16'hACAA;
  LUT4 n4102_s3 (
    .F(n4102_7),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4102_s3.INIT=16'hACAA;
  LUT4 n4101_s2 (
    .F(n4101_6),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4101_s2.INIT=16'hACAA;
  LUT4 n4100_s2 (
    .F(n4100_6),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4100_s2.INIT=16'hACAA;
  LUT4 n4099_s2 (
    .F(n4099_6),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4099_s2.INIT=16'hACAA;
  LUT4 n4098_s2 (
    .F(n4098_6),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4098_s2.INIT=16'hACAA;
  LUT4 n4097_s2 (
    .F(n4097_6),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4097_s2.INIT=16'hACAA;
  LUT4 n4096_s2 (
    .F(n4096_6),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4096_s2.INIT=16'hACAA;
  LUT4 n4095_s2 (
    .F(n4095_6),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4095_s2.INIT=16'hACAA;
  LUT4 n4094_s3 (
    .F(n4094_7),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4094_s3.INIT=16'hACAA;
  LUT4 n4093_s2 (
    .F(n4093_6),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4093_s2.INIT=16'hACAA;
  LUT4 n4092_s2 (
    .F(n4092_6),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4092_s2.INIT=16'hACAA;
  LUT4 n4091_s2 (
    .F(n4091_6),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4091_s2.INIT=16'hACAA;
  LUT4 n4090_s2 (
    .F(n4090_6),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4090_s2.INIT=16'hACAA;
  LUT4 n4089_s2 (
    .F(n4089_6),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4089_s2.INIT=16'hACAA;
  LUT4 n4088_s2 (
    .F(n4088_6),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4088_s2.INIT=16'hACAA;
  LUT4 n4087_s2 (
    .F(n4087_6),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4087_s2.INIT=16'hACAA;
  LUT4 n4086_s3 (
    .F(n4086_7),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4086_s3.INIT=16'hACAA;
  LUT4 n4085_s2 (
    .F(n4085_6),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4085_s2.INIT=16'hCACC;
  LUT4 n4084_s2 (
    .F(n4084_6),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4084_s2.INIT=16'hCACC;
  LUT4 n4083_s2 (
    .F(n4083_6),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4083_s2.INIT=16'hCACC;
  LUT4 n4082_s2 (
    .F(n4082_6),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4082_s2.INIT=16'hCACC;
  LUT4 n4081_s2 (
    .F(n4081_6),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4081_s2.INIT=16'hCACC;
  LUT4 n4080_s2 (
    .F(n4080_6),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4080_s2.INIT=16'hCACC;
  LUT4 n4079_s2 (
    .F(n4079_6),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4079_s2.INIT=16'hCACC;
  LUT4 n4078_s3 (
    .F(n4078_7),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4078_s3.INIT=16'hCACC;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n4251_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n4252_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n4253_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n4254_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n4255_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n4256_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n4257_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n4258_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n4259_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n4260_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n4261_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n4262_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n4263_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n4264_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n4078_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n4079_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n4080_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n4081_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n4082_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n4083_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n4084_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n4085_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n4086_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n4087_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n4088_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n4089_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n4090_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n4091_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n4092_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n4093_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n4094_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n4095_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n4096_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n4097_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n4098_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n4099_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n4100_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n4101_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n4102_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n4103_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n4104_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n4105_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n4106_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n4107_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n4108_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n4109_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n4075_13),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n4076_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n4077_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n4310_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n4250_7),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n4251_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n4252_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n4253_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n4254_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n4255_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n4256_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n4257_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n4258_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n4259_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n4260_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n4261_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n4262_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n4263_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n4264_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n4078_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n4079_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n4080_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n4081_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n4082_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n4083_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n4084_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n4085_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n4086_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n4087_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n4088_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n4089_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n4090_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n4091_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n4092_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n4093_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n4094_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n4095_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n4096_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n4097_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n4098_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n4099_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n4100_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n4101_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n4102_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n4103_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n4104_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n4105_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n4106_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n4107_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n4108_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n4109_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n4110_13),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n4111_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n4112_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n4113_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n4310_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n4250_7),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n4251_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n4252_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n4253_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n4254_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n4255_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n4256_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n4257_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n4258_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n4259_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n4260_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n4261_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n4262_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n4263_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n4264_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n4078_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n4079_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n4080_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n4081_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n4082_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n4083_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n4084_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n4085_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n4086_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n4087_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n4088_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n4089_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n4090_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n4091_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n4092_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n4093_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n4094_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n4095_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n4096_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n4097_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n4098_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n4099_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n4100_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n4101_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n4102_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n4103_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n4104_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n4105_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n4106_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n4107_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n4108_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n4109_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n4146_13),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_14),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n4147_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n4148_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n4149_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n4310_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n4250_7),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n4251_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n4252_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n4253_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n4254_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n4255_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n4256_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n4257_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n4258_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n4259_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n4260_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n4261_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n4262_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n4263_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n4264_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n4078_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n4079_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n4080_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n4081_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n4082_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n4083_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n4084_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n4085_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n4086_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n4087_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n4088_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n4089_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n4090_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n4091_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n4092_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n4093_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n4094_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n4095_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n4096_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n4097_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n4098_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n4099_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n4100_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n4101_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n4102_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n4103_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n4104_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n4105_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n4106_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n4107_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n4108_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n4109_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n4182_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n4183_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_9),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n4184_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_9),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n4185_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_9),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n4310_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[14]),
    .D(n4600_10),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[13]),
    .D(n4601_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[12]),
    .D(n4602_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[11]),
    .D(n4603_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[10]),
    .D(n4604_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[9]),
    .D(n4605_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[8]),
    .D(n4606_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[7]),
    .D(n4607_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[6]),
    .D(n4608_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[5]),
    .D(n4609_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[4]),
    .D(n4610_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[3]),
    .D(n4611_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[2]),
    .D(n4612_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[1]),
    .D(n4613_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[0]),
    .D(n4614_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n4599_12),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n4615_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n4616_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n4617_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n4618_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n4619_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n4620_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n4621_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n4622_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n4623_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n4624_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n4625_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n4626_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n4627_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n4628_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n4629_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n4630_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n4631_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n4632_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n4633_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n4634_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n4635_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n4636_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n4637_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n4638_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n4639_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n4640_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n4641_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n4642_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n4643_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n4644_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n4645_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n4646_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n4647_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n4648_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n4649_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n4650_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n4041_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n4042_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n4043_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n4044_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n4045_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n4046_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n4047_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n4048_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n4049_10),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n4250_7),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n4074_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n5155_10),
    .CLK(clk85m),
    .CE(ff_flush_state_2_8),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n319_37),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n5157_8),
    .CLK(clk85m),
    .CE(ff_flush_state_2_8),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n5438_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n5438_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n5438_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n5438_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n5439_10),
    .CLK(clk85m),
    .CE(n5440_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n5440_9),
    .CLK(clk85m),
    .CE(n5440_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n5441_15),
    .CLK(clk85m),
    .CE(ff_vram_valid_10),
    .CLEAR(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n323_s12 (
    .O(n323_16),
    .I0(n323_13),
    .I1(n323_14),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n324_s11 (
    .O(n324_15),
    .I0(n324_12),
    .I1(n324_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n325_s11 (
    .O(n325_15),
    .I0(n325_12),
    .I1(n325_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n326_s11 (
    .O(n326_15),
    .I0(n326_12),
    .I1(n326_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n327_s11 (
    .O(n327_15),
    .I0(n327_12),
    .I1(n327_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n328_s11 (
    .O(n328_15),
    .I0(n328_12),
    .I1(n328_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n329_s11 (
    .O(n329_15),
    .I0(n329_12),
    .I1(n329_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n330_s11 (
    .O(n330_15),
    .I0(n330_12),
    .I1(n330_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n331_s11 (
    .O(n331_15),
    .I0(n331_12),
    .I1(n331_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n332_s11 (
    .O(n332_15),
    .I0(n332_12),
    .I1(n332_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n333_s11 (
    .O(n333_15),
    .I0(n333_12),
    .I1(n333_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n334_s11 (
    .O(n334_15),
    .I0(n334_12),
    .I1(n334_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n335_s11 (
    .O(n335_15),
    .I0(n335_12),
    .I1(n335_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n336_s11 (
    .O(n336_15),
    .I0(n336_12),
    .I1(n336_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n337_s11 (
    .O(n337_15),
    .I0(n337_12),
    .I1(n337_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4615_s6 (
    .O(n338_15),
    .I0(n338_12),
    .I1(n338_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4616_s6 (
    .O(n339_15),
    .I0(n339_12),
    .I1(n339_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4617_s6 (
    .O(n340_15),
    .I0(n340_12),
    .I1(n340_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4618_s6 (
    .O(n341_15),
    .I0(n341_12),
    .I1(n341_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4619_s6 (
    .O(n342_15),
    .I0(n342_12),
    .I1(n342_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4620_s6 (
    .O(n343_15),
    .I0(n343_12),
    .I1(n343_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4621_s6 (
    .O(n344_15),
    .I0(n344_12),
    .I1(n344_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4622_s6 (
    .O(n345_15),
    .I0(n345_12),
    .I1(n345_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4623_s6 (
    .O(n346_15),
    .I0(n346_12),
    .I1(n346_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4624_s6 (
    .O(n347_15),
    .I0(n347_12),
    .I1(n347_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4625_s6 (
    .O(n348_15),
    .I0(n348_12),
    .I1(n348_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4626_s6 (
    .O(n349_15),
    .I0(n349_12),
    .I1(n349_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4627_s6 (
    .O(n350_15),
    .I0(n350_12),
    .I1(n350_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4628_s6 (
    .O(n351_15),
    .I0(n351_12),
    .I1(n351_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4629_s6 (
    .O(n352_15),
    .I0(n352_12),
    .I1(n352_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4630_s6 (
    .O(n353_15),
    .I0(n353_12),
    .I1(n353_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4631_s6 (
    .O(n354_15),
    .I0(n354_12),
    .I1(n354_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4632_s6 (
    .O(n355_15),
    .I0(n355_12),
    .I1(n355_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4633_s6 (
    .O(n356_15),
    .I0(n356_12),
    .I1(n356_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4634_s6 (
    .O(n357_15),
    .I0(n357_12),
    .I1(n357_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4635_s6 (
    .O(n358_15),
    .I0(n358_12),
    .I1(n358_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4636_s6 (
    .O(n359_15),
    .I0(n359_12),
    .I1(n359_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4637_s6 (
    .O(n360_15),
    .I0(n360_12),
    .I1(n360_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4638_s6 (
    .O(n361_15),
    .I0(n361_12),
    .I1(n361_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4639_s6 (
    .O(n362_15),
    .I0(n362_12),
    .I1(n362_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4640_s6 (
    .O(n363_15),
    .I0(n363_12),
    .I1(n363_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4641_s6 (
    .O(n364_15),
    .I0(n364_12),
    .I1(n364_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4642_s6 (
    .O(n365_15),
    .I0(n365_12),
    .I1(n365_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4643_s6 (
    .O(n366_15),
    .I0(n366_12),
    .I1(n366_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4644_s6 (
    .O(n367_15),
    .I0(n367_12),
    .I1(n367_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4645_s6 (
    .O(n368_15),
    .I0(n368_12),
    .I1(n368_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4646_s6 (
    .O(n369_15),
    .I0(n369_12),
    .I1(n369_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n370_s11 (
    .O(n370_15),
    .I0(n370_12),
    .I1(n370_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n371_s11 (
    .O(n371_15),
    .I0(n371_12),
    .I1(n371_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n372_s11 (
    .O(n372_15),
    .I0(n372_12),
    .I1(n372_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n373_s11 (
    .O(n373_15),
    .I0(n373_12),
    .I1(n373_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n381_s5 (
    .O(n381_9),
    .I0(n381_6),
    .I1(n381_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n384_s5 (
    .O(n384_9),
    .I0(n384_6),
    .I1(n384_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n385_s5 (
    .O(n385_9),
    .I0(n385_6),
    .I1(n385_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n386_s5 (
    .O(n386_9),
    .I0(n386_6),
    .I1(n386_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n387_s5 (
    .O(n387_9),
    .I0(n387_6),
    .I1(n387_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n388_s5 (
    .O(n388_9),
    .I0(n388_6),
    .I1(n388_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n389_s5 (
    .O(n389_9),
    .I0(n389_6),
    .I1(n389_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n390_s5 (
    .O(n390_9),
    .I0(n390_6),
    .I1(n390_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n391_s5 (
    .O(n391_9),
    .I0(n391_6),
    .I1(n391_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n424_s5 (
    .O(n424_9),
    .I0(n424_6),
    .I1(n424_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n427_s5 (
    .O(n427_9),
    .I0(n427_6),
    .I1(n427_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n428_s5 (
    .O(n428_9),
    .I0(n428_6),
    .I1(n428_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n429_s5 (
    .O(n429_9),
    .I0(n429_6),
    .I1(n429_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n430_s5 (
    .O(n430_9),
    .I0(n430_6),
    .I1(n430_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n431_s5 (
    .O(n431_9),
    .I0(n431_6),
    .I1(n431_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n432_s5 (
    .O(n432_9),
    .I0(n432_6),
    .I1(n432_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n433_s5 (
    .O(n433_9),
    .I0(n433_6),
    .I1(n433_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n434_s5 (
    .O(n434_9),
    .I0(n434_6),
    .I1(n434_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n467_s5 (
    .O(n467_9),
    .I0(n467_6),
    .I1(n467_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n585_s2 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n586_s2 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n587_s2 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n588_s2 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n589_s2 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n590_s2 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n591_s2 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s2 (
    .O(n477_9),
    .I0(n477_6),
    .I1(n477_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n510_s5 (
    .O(n510_9),
    .I0(n510_6),
    .I1(n510_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n585_s1 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n586_s1 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n587_s1 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n588_s1 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n589_s1 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n590_s1 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n591_s1 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s1 (
    .O(n520_9),
    .I0(n520_6),
    .I1(n520_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n972_s5 (
    .O(n972_9),
    .I0(n972_6),
    .I1(n972_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n973_s5 (
    .O(n973_9),
    .I0(n973_6),
    .I1(n973_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n974_s5 (
    .O(n974_9),
    .I0(n974_6),
    .I1(n974_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n975_s5 (
    .O(n975_9),
    .I0(n975_6),
    .I1(n975_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n976_s5 (
    .O(n976_9),
    .I0(n976_6),
    .I1(n976_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n977_s5 (
    .O(n977_9),
    .I0(n977_6),
    .I1(n977_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n978_s5 (
    .O(n978_9),
    .I0(n978_6),
    .I1(n978_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n979_s5 (
    .O(n979_9),
    .I0(n979_6),
    .I1(n979_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n980_s5 (
    .O(n980_9),
    .I0(n980_6),
    .I1(n980_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n981_s5 (
    .O(n981_9),
    .I0(n981_6),
    .I1(n981_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n982_s5 (
    .O(n982_9),
    .I0(n982_6),
    .I1(n982_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n983_s5 (
    .O(n983_9),
    .I0(n983_6),
    .I1(n983_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n984_s5 (
    .O(n984_9),
    .I0(n984_6),
    .I1(n984_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n985_s5 (
    .O(n985_9),
    .I0(n985_6),
    .I1(n985_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n986_s5 (
    .O(n986_9),
    .I0(n986_6),
    .I1(n986_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4615_s5 (
    .O(n987_9),
    .I0(n987_6),
    .I1(n987_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4616_s5 (
    .O(n988_9),
    .I0(n988_6),
    .I1(n988_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4617_s5 (
    .O(n989_9),
    .I0(n989_6),
    .I1(n989_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4618_s5 (
    .O(n990_9),
    .I0(n990_6),
    .I1(n990_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4619_s5 (
    .O(n991_9),
    .I0(n991_6),
    .I1(n991_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4620_s5 (
    .O(n992_9),
    .I0(n992_6),
    .I1(n992_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4621_s5 (
    .O(n993_9),
    .I0(n993_6),
    .I1(n993_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4622_s5 (
    .O(n994_9),
    .I0(n994_6),
    .I1(n994_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4623_s5 (
    .O(n995_9),
    .I0(n995_6),
    .I1(n995_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4624_s5 (
    .O(n996_9),
    .I0(n996_6),
    .I1(n996_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4625_s5 (
    .O(n997_9),
    .I0(n997_6),
    .I1(n997_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4626_s5 (
    .O(n998_9),
    .I0(n998_6),
    .I1(n998_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4627_s5 (
    .O(n999_9),
    .I0(n999_6),
    .I1(n999_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4628_s5 (
    .O(n1000_9),
    .I0(n1000_6),
    .I1(n1000_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4629_s5 (
    .O(n1001_9),
    .I0(n1001_6),
    .I1(n1001_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4630_s5 (
    .O(n1002_9),
    .I0(n1002_6),
    .I1(n1002_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4631_s5 (
    .O(n1003_9),
    .I0(n1003_6),
    .I1(n1003_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4632_s5 (
    .O(n1004_9),
    .I0(n1004_6),
    .I1(n1004_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4633_s5 (
    .O(n1005_9),
    .I0(n1005_6),
    .I1(n1005_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4634_s5 (
    .O(n1006_9),
    .I0(n1006_6),
    .I1(n1006_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4635_s5 (
    .O(n1007_9),
    .I0(n1007_6),
    .I1(n1007_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4636_s5 (
    .O(n1008_9),
    .I0(n1008_6),
    .I1(n1008_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4637_s5 (
    .O(n1009_9),
    .I0(n1009_6),
    .I1(n1009_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4638_s5 (
    .O(n1010_9),
    .I0(n1010_6),
    .I1(n1010_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4639_s5 (
    .O(n1011_9),
    .I0(n1011_6),
    .I1(n1011_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4640_s5 (
    .O(n1012_9),
    .I0(n1012_6),
    .I1(n1012_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4641_s5 (
    .O(n1013_9),
    .I0(n1013_6),
    .I1(n1013_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4642_s5 (
    .O(n1014_9),
    .I0(n1014_6),
    .I1(n1014_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4643_s5 (
    .O(n1015_9),
    .I0(n1015_6),
    .I1(n1015_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4644_s5 (
    .O(n1016_9),
    .I0(n1016_6),
    .I1(n1016_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4645_s5 (
    .O(n1017_9),
    .I0(n1017_6),
    .I1(n1017_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4646_s5 (
    .O(n1018_9),
    .I0(n1018_6),
    .I1(n1018_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1019_s5 (
    .O(n1019_9),
    .I0(n1019_6),
    .I1(n1019_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1020_s5 (
    .O(n1020_9),
    .I0(n1020_6),
    .I1(n1020_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1021_s5 (
    .O(n1021_9),
    .I0(n1021_6),
    .I1(n1021_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1022_s5 (
    .O(n1022_9),
    .I0(n1022_6),
    .I1(n1022_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n3806_s5 (
    .O(n3806_9),
    .I0(n3806_6),
    .I1(n3806_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3807_s5 (
    .O(n3807_9),
    .I0(n3807_6),
    .I1(n3807_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3808_s5 (
    .O(n3808_9),
    .I0(n3808_6),
    .I1(n3808_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3809_s5 (
    .O(n3809_9),
    .I0(n3809_6),
    .I1(n3809_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3810_s5 (
    .O(n3810_9),
    .I0(n3810_6),
    .I1(n3810_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3811_s5 (
    .O(n3811_9),
    .I0(n3811_6),
    .I1(n3811_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3812_s5 (
    .O(n3812_9),
    .I0(n3812_6),
    .I1(n3812_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3813_s5 (
    .O(n3813_9),
    .I0(n3813_6),
    .I1(n3813_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n585_s0 (
    .O(n585_3),
    .I0(n513_9),
    .I1(n470_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n586_s0 (
    .O(n586_3),
    .I0(n514_9),
    .I1(n471_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n587_s0 (
    .O(n587_3),
    .I0(n515_9),
    .I1(n472_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n588_s0 (
    .O(n588_3),
    .I0(n516_9),
    .I1(n473_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n589_s0 (
    .O(n589_3),
    .I0(n517_9),
    .I1(n474_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n590_s0 (
    .O(n590_3),
    .I0(n518_9),
    .I1(n475_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n591_s0 (
    .O(n591_3),
    .I0(n519_9),
    .I1(n476_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n592_s0 (
    .O(n592_3),
    .I0(n520_9),
    .I1(n477_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n4615_s4 (
    .O(n4615_7),
    .I0(n987_9),
    .I1(n338_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4616_s4 (
    .O(n4616_7),
    .I0(n988_9),
    .I1(n339_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4617_s4 (
    .O(n4617_7),
    .I0(n989_9),
    .I1(n340_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4618_s4 (
    .O(n4618_7),
    .I0(n990_9),
    .I1(n341_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4619_s4 (
    .O(n4619_7),
    .I0(n991_9),
    .I1(n342_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4620_s4 (
    .O(n4620_7),
    .I0(n992_9),
    .I1(n343_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4621_s4 (
    .O(n4621_7),
    .I0(n993_9),
    .I1(n344_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4622_s4 (
    .O(n4622_7),
    .I0(n994_9),
    .I1(n345_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4623_s4 (
    .O(n4623_7),
    .I0(n995_9),
    .I1(n346_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4624_s4 (
    .O(n4624_7),
    .I0(n996_9),
    .I1(n347_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4625_s4 (
    .O(n4625_7),
    .I0(n997_9),
    .I1(n348_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4626_s4 (
    .O(n4626_7),
    .I0(n998_9),
    .I1(n349_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4627_s4 (
    .O(n4627_7),
    .I0(n999_9),
    .I1(n350_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4628_s4 (
    .O(n4628_7),
    .I0(n1000_9),
    .I1(n351_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4629_s4 (
    .O(n4629_7),
    .I0(n1001_9),
    .I1(n352_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4630_s4 (
    .O(n4630_7),
    .I0(n1002_9),
    .I1(n353_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4631_s4 (
    .O(n4631_7),
    .I0(n1003_9),
    .I1(n354_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4632_s4 (
    .O(n4632_7),
    .I0(n1004_9),
    .I1(n355_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4633_s4 (
    .O(n4633_7),
    .I0(n1005_9),
    .I1(n356_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4634_s4 (
    .O(n4634_7),
    .I0(n1006_9),
    .I1(n357_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4635_s4 (
    .O(n4635_7),
    .I0(n1007_9),
    .I1(n358_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4636_s4 (
    .O(n4636_7),
    .I0(n1008_9),
    .I1(n359_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4637_s4 (
    .O(n4637_7),
    .I0(n1009_9),
    .I1(n360_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4638_s4 (
    .O(n4638_7),
    .I0(n1010_9),
    .I1(n361_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4639_s4 (
    .O(n4639_7),
    .I0(n1011_9),
    .I1(n362_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4640_s4 (
    .O(n4640_7),
    .I0(n1012_9),
    .I1(n363_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4641_s4 (
    .O(n4641_7),
    .I0(n1013_9),
    .I1(n364_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4642_s4 (
    .O(n4642_7),
    .I0(n1014_9),
    .I1(n365_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4643_s4 (
    .O(n4643_7),
    .I0(n1015_9),
    .I1(n366_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4644_s4 (
    .O(n4644_7),
    .I0(n1016_9),
    .I1(n367_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4645_s4 (
    .O(n4645_7),
    .I0(n1017_9),
    .I1(n368_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4646_s4 (
    .O(n4646_7),
    .I0(n1018_9),
    .I1(n369_15),
    .S0(n80_3) 
);
  MUX2_LUT5 n4041_s4 (
    .O(n4041_6),
    .I0(n4041_12),
    .I1(n617_6),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4042_s3 (
    .O(n4042_5),
    .I0(n4042_10),
    .I1(n618_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4043_s3 (
    .O(n4043_5),
    .I0(n4043_10),
    .I1(n619_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4044_s3 (
    .O(n4044_5),
    .I0(n4044_10),
    .I1(n620_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4045_s3 (
    .O(n4045_5),
    .I0(n4045_10),
    .I1(n621_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4046_s3 (
    .O(n4046_5),
    .I0(n4046_10),
    .I1(n622_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4047_s3 (
    .O(n4047_5),
    .I0(n4047_10),
    .I1(n623_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4048_s3 (
    .O(n4048_5),
    .I0(n4048_14),
    .I1(n624_5),
    .S0(n4048_12) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1350_5,
  w_register_write,
  w_vram_address1_13_7,
  w_sprite_mode2_4,
  slot_reset_n_d,
  n1350_8,
  w_command_vram_rdata_en,
  n1477_4,
  w_cpu_vram_valid,
  n558_3,
  n196_5,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1350_5;
input w_register_write;
input w_vram_address1_13_7;
input w_sprite_mode2_4;
input slot_reset_n_d;
input n1350_8;
input w_command_vram_rdata_en;
input n1477_4;
input w_cpu_vram_valid;
input n558_3;
input n196_5;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:2] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [14:0] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n483_6;
wire n483_7;
wire n484_6;
wire n484_7;
wire n1486_3;
wire n1304_3;
wire n1305_3;
wire n1317_3;
wire n1319_3;
wire n1329_3;
wire n1330_3;
wire n1342_3;
wire n1344_3;
wire n1377_3;
wire n1392_3;
wire n579_4;
wire n586_6;
wire n722_3;
wire n723_3;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_wdata_7_8;
wire n701_9;
wire n703_9;
wire n705_9;
wire n707_9;
wire n709_9;
wire n711_9;
wire n713_9;
wire n715_9;
wire n625_11;
wire n628_11;
wire n631_11;
wire n634_11;
wire n637_11;
wire n640_11;
wire n643_11;
wire n646_11;
wire n649_11;
wire n652_11;
wire n655_11;
wire n658_11;
wire n661_11;
wire n664_11;
wire n667_11;
wire n670_11;
wire n673_11;
wire n721_7;
wire n719_7;
wire n498_7;
wire n497_7;
wire ff_cache_flush_start_10;
wire n609_21;
wire n1304_4;
wire n1377_4;
wire n579_5;
wire n586_7;
wire n722_4;
wire n722_5;
wire n722_6;
wire n723_4;
wire n723_5;
wire n723_6;
wire ff_command_enable_7;
wire ff_cache_vram_valid_9;
wire ff_cache_vram_address_16_9;
wire ff_cache_vram_wdata_7_9;
wire n701_10;
wire n701_11;
wire n701_12;
wire n703_11;
wire n703_12;
wire n705_10;
wire n705_11;
wire n707_10;
wire n707_11;
wire n709_10;
wire n709_11;
wire n709_12;
wire n711_10;
wire n711_11;
wire n713_10;
wire n713_11;
wire n715_10;
wire n625_12;
wire n625_13;
wire n625_14;
wire n628_12;
wire n628_13;
wire n631_12;
wire n631_13;
wire n634_12;
wire n634_13;
wire n637_12;
wire n637_13;
wire n640_12;
wire n640_13;
wire n643_12;
wire n643_13;
wire n646_12;
wire n646_13;
wire n649_12;
wire n649_13;
wire n652_12;
wire n652_13;
wire n655_12;
wire n655_13;
wire n658_12;
wire n658_13;
wire n661_12;
wire n661_13;
wire n664_12;
wire n664_13;
wire n667_12;
wire n667_13;
wire n670_12;
wire n670_13;
wire n673_12;
wire n673_13;
wire n721_8;
wire n721_9;
wire n500_8;
wire n499_8;
wire n498_9;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire n579_6;
wire n722_7;
wire ff_cache_vram_wdata_7_10;
wire n701_14;
wire n701_15;
wire n701_17;
wire n703_13;
wire n703_14;
wire n703_15;
wire n703_16;
wire n705_12;
wire n705_13;
wire n705_14;
wire n705_15;
wire n707_12;
wire n707_13;
wire n707_14;
wire n709_13;
wire n709_14;
wire n709_15;
wire n713_12;
wire n713_13;
wire n715_11;
wire n715_12;
wire n500_9;
wire n499_9;
wire n498_10;
wire ff_cache_flush_start_13;
wire n701_18;
wire n701_19;
wire n701_20;
wire n703_17;
wire n703_18;
wire n703_19;
wire n705_16;
wire n705_17;
wire n705_18;
wire n707_15;
wire n709_16;
wire n713_14;
wire n715_13;
wire n703_20;
wire n493_9;
wire n494_9;
wire n495_9;
wire n496_9;
wire n701_22;
wire n719_10;
wire n555_9;
wire n705_21;
wire n701_24;
wire ff_cache_vram_address_16_13;
wire ff_cache_vram_valid_13;
wire ff_next_state_5_9;
wire ff_cache_vram_write_10;
wire n498_12;
wire n711_14;
wire n499_12;
wire ff_read_pixel_7_17;
wire n500_12;
wire n501_10;
wire n502_10;
wire n503_10;
wire n504_10;
wire n505_10;
wire n506_10;
wire n507_10;
wire n508_10;
wire n703_22;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire n483_9;
wire n484_9;
wire w_cache_vram_rdata_en;
wire [8:0] reg_sx;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [8:0] reg_dx;
wire [8:0] ff_dx;
wire [9:0] ff_dy;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [5:5] ff_next_state;
wire [7:0] ff_source;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n483_s6 (
    .F(n483_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_sx[0]) 
);
defparam n483_s6.INIT=8'hCA;
  LUT3 n483_s7 (
    .F(n483_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_sx[0]) 
);
defparam n483_s7.INIT=8'hCA;
  LUT3 n484_s6 (
    .F(n484_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_sx[0]) 
);
defparam n484_s6.INIT=8'hCA;
  LUT3 n484_s7 (
    .F(n484_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_sx[0]) 
);
defparam n484_s7.INIT=8'hCA;
  LUT2 n1486_s0 (
    .F(n1486_3),
    .I0(ff_state[0]),
    .I1(ff_next_state_5_9) 
);
defparam n1486_s0.INIT=4'h8;
  LUT4 n1304_s0 (
    .F(n1304_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1304_4) 
);
defparam n1304_s0.INIT=16'h1000;
  LUT4 n1305_s0 (
    .F(n1305_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1304_4) 
);
defparam n1305_s0.INIT=16'h0100;
  LUT4 n1317_s0 (
    .F(n1317_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1304_4) 
);
defparam n1317_s0.INIT=16'h4000;
  LUT4 n1319_s0 (
    .F(n1319_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1304_4) 
);
defparam n1319_s0.INIT=16'h1000;
  LUT4 n1329_s0 (
    .F(n1329_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1304_4) 
);
defparam n1329_s0.INIT=16'h4000;
  LUT4 n1330_s0 (
    .F(n1330_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1304_4) 
);
defparam n1330_s0.INIT=16'h1000;
  LUT4 n1342_s0 (
    .F(n1342_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1304_4) 
);
defparam n1342_s0.INIT=16'h8000;
  LUT4 n1344_s0 (
    .F(n1344_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1304_4) 
);
defparam n1344_s0.INIT=16'h4000;
  LUT4 n1377_s0 (
    .F(n1377_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1377_4) 
);
defparam n1377_s0.INIT=16'h1000;
  LUT4 n1392_s0 (
    .F(n1392_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1377_4) 
);
defparam n1392_s0.INIT=16'h4000;
  LUT2 n579_s1 (
    .F(n579_4),
    .I0(ff_state[0]),
    .I1(n579_5) 
);
defparam n579_s1.INIT=4'h4;
  LUT4 n586_s3 (
    .F(n586_6),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(ff_state[0]),
    .I3(n586_7) 
);
defparam n586_s3.INIT=16'h0100;
  LUT4 n722_s0 (
    .F(n722_3),
    .I0(n722_4),
    .I1(n722_5),
    .I2(ff_start),
    .I3(n722_6) 
);
defparam n722_s0.INIT=16'hFF0B;
  LUT4 n723_s0 (
    .F(n723_3),
    .I0(n723_4),
    .I1(ff_state[0]),
    .I2(n723_5),
    .I3(n723_6) 
);
defparam n723_s0.INIT=16'h004F;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_wdata_7_s4 (
    .F(ff_cache_vram_wdata_7_8),
    .I0(ff_state[1]),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(n586_6),
    .I3(ff_cache_vram_valid_9) 
);
defparam ff_cache_vram_wdata_7_s4.INIT=16'hF800;
  LUT4 n701_s5 (
    .F(n701_9),
    .I0(n701_10),
    .I1(n701_11),
    .I2(n701_12),
    .I3(n586_6) 
);
defparam n701_s5.INIT=16'h0B00;
  LUT4 n703_s5 (
    .F(n703_9),
    .I0(n1350_5),
    .I1(n703_22),
    .I2(n703_11),
    .I3(n703_12) 
);
defparam n703_s5.INIT=16'hFE00;
  LUT4 n705_s5 (
    .F(n705_9),
    .I0(n705_10),
    .I1(n705_11),
    .I2(n1350_5),
    .I3(n586_6) 
);
defparam n705_s5.INIT=16'h5C00;
  LUT4 n707_s5 (
    .F(n707_9),
    .I0(n707_10),
    .I1(n707_11),
    .I2(n1350_5),
    .I3(n586_6) 
);
defparam n707_s5.INIT=16'h5C00;
  LUT4 n709_s5 (
    .F(n709_9),
    .I0(n709_10),
    .I1(n709_11),
    .I2(n709_12),
    .I3(n586_6) 
);
defparam n709_s5.INIT=16'hCA00;
  LUT4 n711_s5 (
    .F(n711_9),
    .I0(n711_10),
    .I1(n711_11),
    .I2(n711_14),
    .I3(n586_6) 
);
defparam n711_s5.INIT=16'hF400;
  LUT4 n713_s5 (
    .F(n713_9),
    .I0(n713_10),
    .I1(ff_read_byte[1]),
    .I2(n713_11),
    .I3(n586_6) 
);
defparam n713_s5.INIT=16'hCA00;
  LUT4 n715_s5 (
    .F(n715_9),
    .I0(n715_10),
    .I1(ff_read_byte[0]),
    .I2(n713_11),
    .I3(n586_6) 
);
defparam n715_s5.INIT=16'hCA00;
  LUT3 n625_s6 (
    .F(n625_11),
    .I0(n625_12),
    .I1(n625_13),
    .I2(n625_14) 
);
defparam n625_s6.INIT=8'hF4;
  LUT3 n628_s6 (
    .F(n628_11),
    .I0(n625_12),
    .I1(n628_12),
    .I2(n628_13) 
);
defparam n628_s6.INIT=8'hF4;
  LUT3 n631_s6 (
    .F(n631_11),
    .I0(n625_12),
    .I1(n631_12),
    .I2(n631_13) 
);
defparam n631_s6.INIT=8'hF4;
  LUT3 n634_s6 (
    .F(n634_11),
    .I0(n625_12),
    .I1(n634_12),
    .I2(n634_13) 
);
defparam n634_s6.INIT=8'hF4;
  LUT3 n637_s6 (
    .F(n637_11),
    .I0(n625_12),
    .I1(n637_12),
    .I2(n637_13) 
);
defparam n637_s6.INIT=8'hF4;
  LUT3 n640_s6 (
    .F(n640_11),
    .I0(n625_12),
    .I1(n640_12),
    .I2(n640_13) 
);
defparam n640_s6.INIT=8'hF4;
  LUT3 n643_s6 (
    .F(n643_11),
    .I0(n625_12),
    .I1(n643_12),
    .I2(n643_13) 
);
defparam n643_s6.INIT=8'hF4;
  LUT3 n646_s6 (
    .F(n646_11),
    .I0(n625_12),
    .I1(n646_12),
    .I2(n646_13) 
);
defparam n646_s6.INIT=8'hF4;
  LUT3 n649_s6 (
    .F(n649_11),
    .I0(n625_12),
    .I1(n649_12),
    .I2(n649_13) 
);
defparam n649_s6.INIT=8'hF4;
  LUT3 n652_s6 (
    .F(n652_11),
    .I0(n625_12),
    .I1(n652_12),
    .I2(n652_13) 
);
defparam n652_s6.INIT=8'hF4;
  LUT3 n655_s6 (
    .F(n655_11),
    .I0(n625_12),
    .I1(n655_12),
    .I2(n655_13) 
);
defparam n655_s6.INIT=8'hF4;
  LUT3 n658_s6 (
    .F(n658_11),
    .I0(n625_12),
    .I1(n658_12),
    .I2(n658_13) 
);
defparam n658_s6.INIT=8'hF4;
  LUT3 n661_s6 (
    .F(n661_11),
    .I0(n625_12),
    .I1(n661_12),
    .I2(n661_13) 
);
defparam n661_s6.INIT=8'hF4;
  LUT3 n664_s6 (
    .F(n664_11),
    .I0(n625_12),
    .I1(n664_12),
    .I2(n664_13) 
);
defparam n664_s6.INIT=8'hF4;
  LUT3 n667_s6 (
    .F(n667_11),
    .I0(n625_12),
    .I1(n667_12),
    .I2(n667_13) 
);
defparam n667_s6.INIT=8'hF4;
  LUT3 n670_s6 (
    .F(n670_11),
    .I0(n625_12),
    .I1(n670_12),
    .I2(n670_13) 
);
defparam n670_s6.INIT=8'hF4;
  LUT3 n673_s6 (
    .F(n673_11),
    .I0(n625_12),
    .I1(n673_12),
    .I2(n673_13) 
);
defparam n673_s6.INIT=8'hF4;
  LUT4 n721_s2 (
    .F(n721_7),
    .I0(ff_state[3]),
    .I1(n721_8),
    .I2(n721_9),
    .I3(ff_start) 
);
defparam n721_s2.INIT=16'h002F;
  LUT4 n719_s2 (
    .F(n719_7),
    .I0(n723_4),
    .I1(ff_state[5]),
    .I2(n719_10),
    .I3(ff_start) 
);
defparam n719_s2.INIT=16'h004F;
  LUT4 n498_s2 (
    .F(n498_7),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[2]),
    .I2(n498_12),
    .I3(n498_9) 
);
defparam n498_s2.INIT=16'hAC00;
  LUT4 n497_s2 (
    .F(n497_7),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[3]),
    .I2(n498_12),
    .I3(n498_9) 
);
defparam n497_s2.INIT=16'hAC00;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_flush_start_11),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(ff_cache_flush_start_12),
    .I3(ff_cache_vram_valid_9) 
);
defparam ff_cache_flush_start_s6.INIT=16'h4F00;
  LUT4 n609_s14 (
    .F(n609_21),
    .I0(ff_state[1]),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(ff_next_state[5]),
    .I3(ff_cache_flush_start_12) 
);
defparam n609_s14.INIT=16'h40FF;
  LUT4 n1304_s1 (
    .F(n1304_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1304_s1.INIT=16'h1000;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1377_s1.INIT=16'h4000;
  LUT4 n579_s2 (
    .F(n579_5),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(n579_6),
    .I3(ff_state[1]) 
);
defparam n579_s2.INIT=16'h1000;
  LUT3 n586_s4 (
    .F(n586_7),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[3]) 
);
defparam n586_s4.INIT=8'h80;
  LUT4 n722_s1 (
    .F(n722_4),
    .I0(ff_cache_vram_address_16_9),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(n722_7) 
);
defparam n722_s1.INIT=16'h08A0;
  LUT2 n722_s2 (
    .F(n722_5),
    .I0(n586_6),
    .I1(ff_cache_flush_start_12) 
);
defparam n722_s2.INIT=4'h4;
  LUT4 n722_s3 (
    .F(n722_6),
    .I0(ff_command[1]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n722_s3.INIT=16'h1000;
  LUT3 n723_s1 (
    .F(n723_4),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[1]),
    .I2(n722_7) 
);
defparam n723_s1.INIT=8'hE0;
  LUT3 n723_s2 (
    .F(n723_5),
    .I0(ff_start),
    .I1(n579_5),
    .I2(n609_21) 
);
defparam n723_s2.INIT=8'h01;
  LUT2 n723_s3 (
    .F(n723_6),
    .I0(ff_command[0]),
    .I1(n722_6) 
);
defparam n723_s3.INIT=4'h4;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT2 ff_cache_vram_valid_s5 (
    .F(ff_cache_vram_valid_9),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_cache_vram_valid_s5.INIT=4'h1;
  LUT2 ff_cache_vram_address_16_s5 (
    .F(ff_cache_vram_address_16_9),
    .I0(n579_5),
    .I1(n586_6) 
);
defparam ff_cache_vram_address_16_s5.INIT=4'h1;
  LUT4 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_9),
    .I0(ff_cache_vram_wdata_7_10),
    .I1(ff_state[5]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=16'h8000;
  LUT4 n701_s6 (
    .F(n701_10),
    .I0(n709_10),
    .I1(n713_10),
    .I2(w_vram_address1_13_7),
    .I3(n701_22) 
);
defparam n701_s6.INIT=16'hCA00;
  LUT4 n701_s7 (
    .F(n701_11),
    .I0(ff_dx[0]),
    .I1(n701_14),
    .I2(ff_read_byte[7]),
    .I3(n1350_5) 
);
defparam n701_s7.INIT=16'h001F;
  LUT4 n701_s8 (
    .F(n701_12),
    .I0(n701_15),
    .I1(n701_24),
    .I2(ff_logical_opration[2]),
    .I3(n701_17) 
);
defparam n701_s8.INIT=16'hC500;
  LUT4 n703_s7 (
    .F(n703_11),
    .I0(n703_13),
    .I1(n715_10),
    .I2(w_vram_address1_13_7),
    .I3(n701_22) 
);
defparam n703_s7.INIT=16'hCA00;
  LUT4 n703_s8 (
    .F(n703_12),
    .I0(n703_14),
    .I1(n703_15),
    .I2(n703_16),
    .I3(n586_6) 
);
defparam n703_s8.INIT=16'h1F00;
  LUT4 n705_s6 (
    .F(n705_10),
    .I0(n705_12),
    .I1(n705_13),
    .I2(w_status_color[5]),
    .I3(n705_14) 
);
defparam n705_s6.INIT=16'h001F;
  LUT3 n705_s7 (
    .F(n705_11),
    .I0(n713_10),
    .I1(ff_read_byte[5]),
    .I2(n705_15) 
);
defparam n705_s7.INIT=8'hCA;
  LUT4 n707_s6 (
    .F(n707_10),
    .I0(n707_12),
    .I1(n707_13),
    .I2(n705_13),
    .I3(n707_14) 
);
defparam n707_s6.INIT=16'h0130;
  LUT3 n707_s7 (
    .F(n707_11),
    .I0(n715_10),
    .I1(ff_read_byte[4]),
    .I2(n705_15) 
);
defparam n707_s7.INIT=8'hCA;
  LUT4 n709_s6 (
    .F(n709_10),
    .I0(n709_13),
    .I1(w_status_color[3]),
    .I2(n705_13),
    .I3(n709_14) 
);
defparam n709_s6.INIT=16'hC0CD;
  LUT3 n709_s7 (
    .F(n709_11),
    .I0(n713_10),
    .I1(ff_read_byte[3]),
    .I2(n709_15) 
);
defparam n709_s7.INIT=8'hCA;
  LUT3 n709_s8 (
    .F(n709_12),
    .I0(w_vram_address1_13_7),
    .I1(ff_dx[0]),
    .I2(n1350_5) 
);
defparam n709_s8.INIT=8'h0B;
  LUT4 n711_s6 (
    .F(n711_10),
    .I0(n703_13),
    .I1(n715_10),
    .I2(n709_15),
    .I3(w_vram_address1_13_7) 
);
defparam n711_s6.INIT=16'h0305;
  LUT3 n711_s7 (
    .F(n711_11),
    .I0(n709_15),
    .I1(ff_read_byte[2]),
    .I2(n1350_5) 
);
defparam n711_s7.INIT=8'h0D;
  LUT4 n713_s6 (
    .F(n713_10),
    .I0(n713_12),
    .I1(w_status_color[1]),
    .I2(n705_13),
    .I3(n713_13) 
);
defparam n713_s6.INIT=16'hCDC0;
  LUT3 n713_s7 (
    .F(n713_11),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(n709_12) 
);
defparam n713_s7.INIT=8'h70;
  LUT4 n715_s6 (
    .F(n715_10),
    .I0(n715_11),
    .I1(w_status_color[0]),
    .I2(n705_13),
    .I3(n715_12) 
);
defparam n715_s6.INIT=16'hCDC0;
  LUT3 n625_s7 (
    .F(n625_12),
    .I0(n579_5),
    .I1(ff_state[0]),
    .I2(n586_6) 
);
defparam n625_s7.INIT=8'h07;
  LUT3 n625_s8 (
    .F(n625_13),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_vram_address1_13_7) 
);
defparam n625_s8.INIT=8'hAC;
  LUT4 n625_s9 (
    .F(n625_14),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n625_s9.INIT=16'hAC00;
  LUT3 n628_s7 (
    .F(n628_12),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_vram_address1_13_7) 
);
defparam n628_s7.INIT=8'hAC;
  LUT4 n628_s8 (
    .F(n628_13),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n628_s8.INIT=16'hAC00;
  LUT3 n631_s7 (
    .F(n631_12),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_vram_address1_13_7) 
);
defparam n631_s7.INIT=8'hAC;
  LUT4 n631_s8 (
    .F(n631_13),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n631_s8.INIT=16'hAC00;
  LUT3 n634_s7 (
    .F(n634_12),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_vram_address1_13_7) 
);
defparam n634_s7.INIT=8'hAC;
  LUT4 n634_s8 (
    .F(n634_13),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n634_s8.INIT=16'hAC00;
  LUT3 n637_s7 (
    .F(n637_12),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_vram_address1_13_7) 
);
defparam n637_s7.INIT=8'hAC;
  LUT4 n637_s8 (
    .F(n637_13),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n637_s8.INIT=16'hAC00;
  LUT3 n640_s7 (
    .F(n640_12),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_vram_address1_13_7) 
);
defparam n640_s7.INIT=8'hAC;
  LUT4 n640_s8 (
    .F(n640_13),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n640_s8.INIT=16'hAC00;
  LUT3 n643_s7 (
    .F(n643_12),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_vram_address1_13_7) 
);
defparam n643_s7.INIT=8'hAC;
  LUT4 n643_s8 (
    .F(n643_13),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n643_s8.INIT=16'hAC00;
  LUT3 n646_s7 (
    .F(n646_12),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_vram_address1_13_7) 
);
defparam n646_s7.INIT=8'hAC;
  LUT4 n646_s8 (
    .F(n646_13),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n646_s8.INIT=16'hAC00;
  LUT3 n649_s7 (
    .F(n649_12),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_vram_address1_13_7) 
);
defparam n649_s7.INIT=8'hAC;
  LUT4 n649_s8 (
    .F(n649_13),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n649_s8.INIT=16'hAC00;
  LUT3 n652_s7 (
    .F(n652_12),
    .I0(ff_dx[8]),
    .I1(ff_dy[0]),
    .I2(w_vram_address1_13_7) 
);
defparam n652_s7.INIT=8'hAC;
  LUT4 n652_s8 (
    .F(n652_13),
    .I0(ff_sx[8]),
    .I1(ff_sy[0]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n652_s8.INIT=16'hAC00;
  LUT3 n655_s7 (
    .F(n655_12),
    .I0(ff_dx[7]),
    .I1(ff_dx[8]),
    .I2(w_vram_address1_13_7) 
);
defparam n655_s7.INIT=8'hAC;
  LUT4 n655_s8 (
    .F(n655_13),
    .I0(ff_sx[7]),
    .I1(ff_sx[8]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n655_s8.INIT=16'hAC00;
  LUT3 n658_s7 (
    .F(n658_12),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(w_vram_address1_13_7) 
);
defparam n658_s7.INIT=8'hAC;
  LUT4 n658_s8 (
    .F(n658_13),
    .I0(ff_sx[6]),
    .I1(ff_sx[7]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n658_s8.INIT=16'hAC00;
  LUT3 n661_s7 (
    .F(n661_12),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(w_vram_address1_13_7) 
);
defparam n661_s7.INIT=8'hAC;
  LUT4 n661_s8 (
    .F(n661_13),
    .I0(ff_sx[5]),
    .I1(ff_sx[6]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n661_s8.INIT=16'hAC00;
  LUT3 n664_s7 (
    .F(n664_12),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(w_vram_address1_13_7) 
);
defparam n664_s7.INIT=8'hAC;
  LUT4 n664_s8 (
    .F(n664_13),
    .I0(ff_sx[4]),
    .I1(ff_sx[5]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n664_s8.INIT=16'hAC00;
  LUT3 n667_s7 (
    .F(n667_12),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(w_vram_address1_13_7) 
);
defparam n667_s7.INIT=8'hAC;
  LUT4 n667_s8 (
    .F(n667_13),
    .I0(ff_sx[3]),
    .I1(ff_sx[4]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n667_s8.INIT=16'hAC00;
  LUT3 n670_s7 (
    .F(n670_12),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(w_vram_address1_13_7) 
);
defparam n670_s7.INIT=8'hAC;
  LUT4 n670_s8 (
    .F(n670_13),
    .I0(ff_sx[2]),
    .I1(ff_sx[3]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n670_s8.INIT=16'hAC00;
  LUT3 n673_s7 (
    .F(n673_12),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(w_vram_address1_13_7) 
);
defparam n673_s7.INIT=8'hAC;
  LUT4 n673_s8 (
    .F(n673_13),
    .I0(ff_sx[1]),
    .I1(ff_sx[2]),
    .I2(w_vram_address1_13_7),
    .I3(n579_4) 
);
defparam n673_s8.INIT=16'hAC00;
  LUT2 n721_s3 (
    .F(n721_8),
    .I0(ff_command_enable_7),
    .I1(ff_cache_vram_wdata_7_9) 
);
defparam n721_s3.INIT=4'h8;
  LUT4 n721_s4 (
    .F(n721_9),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_address_16_9),
    .I3(ff_cache_flush_start_12) 
);
defparam n721_s4.INIT=16'hD000;
  LUT4 n500_s3 (
    .F(n500_8),
    .I0(n484_9),
    .I1(n500_9),
    .I2(w_vram_address1_13_7),
    .I3(n1350_5) 
);
defparam n500_s3.INIT=16'hCC53;
  LUT4 n499_s3 (
    .F(n499_8),
    .I0(n483_9),
    .I1(n499_9),
    .I2(w_vram_address1_13_7),
    .I3(n1350_5) 
);
defparam n499_s3.INIT=16'hCC53;
  LUT2 n498_s4 (
    .F(n498_9),
    .I0(n498_10),
    .I1(ff_start) 
);
defparam n498_s4.INIT=4'h1;
  LUT2 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[1]) 
);
defparam ff_cache_flush_start_s7.INIT=4'h1;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_13),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[3]) 
);
defparam ff_cache_flush_start_s8.INIT=16'hDFFB;
  LUT2 n579_s3 (
    .F(n579_6),
    .I0(ff_state[3]),
    .I1(ff_state[3]) 
);
defparam n579_s3.INIT=4'h1;
  LUT3 n722_s4 (
    .F(n722_7),
    .I0(ff_command_enable_7),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_wdata_7_9) 
);
defparam n722_s4.INIT=8'hB0;
  LUT2 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_state[3]),
    .I1(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=4'h8;
  LUT2 n701_s10 (
    .F(n701_14),
    .I0(ff_dx[1]),
    .I1(w_vram_address1_13_7) 
);
defparam n701_s10.INIT=4'h8;
  LUT4 n701_s11 (
    .F(n701_15),
    .I0(w_status_color[7]),
    .I1(n701_18),
    .I2(n701_19),
    .I3(ff_source[7]) 
);
defparam n701_s11.INIT=16'hF100;
  LUT4 n701_s13 (
    .F(n701_17),
    .I0(n701_20),
    .I1(n705_13),
    .I2(w_status_color[7]),
    .I3(n1350_5) 
);
defparam n701_s13.INIT=16'h1F00;
  LUT4 n703_s9 (
    .F(n703_13),
    .I0(n703_17),
    .I1(w_status_color[2]),
    .I2(n705_13),
    .I3(n703_18) 
);
defparam n703_s9.INIT=16'hC0CD;
  LUT2 n703_s10 (
    .F(n703_14),
    .I0(ff_logical_opration[2]),
    .I1(n703_19) 
);
defparam n703_s10.INIT=4'h1;
  LUT4 n703_s11 (
    .F(n703_15),
    .I0(n705_13),
    .I1(ff_source[6]),
    .I2(n701_19),
    .I3(ff_logical_opration[2]) 
);
defparam n703_s11.INIT=16'hE300;
  LUT3 n703_s12 (
    .F(n703_16),
    .I0(n705_13),
    .I1(w_status_color[6]),
    .I2(n1350_5) 
);
defparam n703_s12.INIT=8'h70;
  LUT4 n705_s8 (
    .F(n705_12),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n705_s8.INIT=16'h070C;
  LUT3 n705_s9 (
    .F(n705_13),
    .I0(ff_source[3]),
    .I1(n705_16),
    .I2(n705_17) 
);
defparam n705_s9.INIT=8'h40;
  LUT4 n705_s10 (
    .F(n705_14),
    .I0(n705_18),
    .I1(n705_21),
    .I2(n705_13),
    .I3(ff_source[5]) 
);
defparam n705_s10.INIT=16'hCE03;
  LUT3 n705_s11 (
    .F(n705_15),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_address1_13_7) 
);
defparam n705_s11.INIT=8'hBC;
  LUT3 n707_s8 (
    .F(n707_12),
    .I0(w_status_color[4]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[1]) 
);
defparam n707_s8.INIT=8'h40;
  LUT4 n707_s9 (
    .F(n707_13),
    .I0(ff_logical_opration[2]),
    .I1(n707_15),
    .I2(n705_13),
    .I3(w_status_color[4]) 
);
defparam n707_s9.INIT=16'hF400;
  LUT4 n707_s10 (
    .F(n707_14),
    .I0(ff_logical_opration[2]),
    .I1(n701_19),
    .I2(ff_source[4]),
    .I3(n705_13) 
);
defparam n707_s10.INIT=16'h6097;
  LUT4 n709_s9 (
    .F(n709_13),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n709_s9.INIT=16'h004F;
  LUT4 n709_s10 (
    .F(n709_14),
    .I0(n709_16),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[3]) 
);
defparam n709_s10.INIT=16'h14E3;
  LUT3 n709_s11 (
    .F(n709_15),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_address1_13_7) 
);
defparam n709_s11.INIT=8'hD3;
  LUT4 n713_s8 (
    .F(n713_12),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n713_s8.INIT=16'h004F;
  LUT4 n713_s9 (
    .F(n713_13),
    .I0(n713_14),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n713_s9.INIT=16'hE71C;
  LUT4 n715_s7 (
    .F(n715_11),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n715_s7.INIT=16'h004F;
  LUT4 n715_s8 (
    .F(n715_12),
    .I0(n715_13),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[0]) 
);
defparam n715_s8.INIT=16'hE71C;
  LUT4 n500_s4 (
    .F(n500_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(ff_sx[0]),
    .I2(n1350_5),
    .I3(w_cache_vram_rdata[0]) 
);
defparam n500_s4.INIT=16'h0BF8;
  LUT4 n499_s4 (
    .F(n499_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(ff_sx[0]),
    .I2(n1350_5),
    .I3(w_cache_vram_rdata[1]) 
);
defparam n499_s4.INIT=16'h0BF8;
  LUT4 n498_s5 (
    .F(n498_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n498_s5.INIT=16'h4000;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s9.INIT=16'hFE80;
  LUT4 n701_s14 (
    .F(n701_18),
    .I0(ff_source[3]),
    .I1(n705_17),
    .I2(n705_16),
    .I3(ff_logical_opration[1]) 
);
defparam n701_s14.INIT=16'h00BF;
  LUT2 n701_s15 (
    .F(n701_19),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n701_s15.INIT=4'h1;
  LUT4 n701_s16 (
    .F(n701_20),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n701_s16.INIT=16'h070C;
  LUT4 n703_s13 (
    .F(n703_17),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n703_s13.INIT=16'h004F;
  LUT4 n703_s14 (
    .F(n703_18),
    .I0(n703_20),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[2]) 
);
defparam n703_s14.INIT=16'h14E3;
  LUT4 n703_s15 (
    .F(n703_19),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n703_s15.INIT=16'h7CC4;
  LUT4 n705_s12 (
    .F(n705_16),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[5]) 
);
defparam n705_s12.INIT=16'h0001;
  LUT4 n705_s13 (
    .F(n705_17),
    .I0(ff_source[4]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n705_s13.INIT=16'h0100;
  LUT2 n705_s14 (
    .F(n705_18),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[1]) 
);
defparam n705_s14.INIT=4'h4;
  LUT3 n707_s11 (
    .F(n707_15),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[1]) 
);
defparam n707_s11.INIT=8'h7C;
  LUT3 n709_s12 (
    .F(n709_16),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n709_s12.INIT=8'h7C;
  LUT3 n713_s10 (
    .F(n713_14),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n713_s10.INIT=8'hB0;
  LUT3 n715_s9 (
    .F(n715_13),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n715_s9.INIT=8'hB0;
  LUT3 n703_s16 (
    .F(n703_20),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n703_s16.INIT=8'h7C;
  LUT3 n493_s3 (
    .F(n493_9),
    .I0(n1350_5),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n493_s3.INIT=8'h20;
  LUT3 n494_s3 (
    .F(n494_9),
    .I0(n1350_5),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n494_s3.INIT=8'h20;
  LUT3 n495_s3 (
    .F(n495_9),
    .I0(n1350_5),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n495_s3.INIT=8'h20;
  LUT3 n496_s3 (
    .F(n496_9),
    .I0(n1350_5),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n496_s3.INIT=8'h20;
  LUT3 n701_s17 (
    .F(n701_22),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(w_vram_address1_13_7) 
);
defparam n701_s17.INIT=8'h15;
  LUT3 n719_s4 (
    .F(n719_10),
    .I0(n609_21),
    .I1(n579_5),
    .I2(n586_6) 
);
defparam n719_s4.INIT=8'h01;
  LUT3 n555_s3 (
    .F(n555_9),
    .I0(ff_cache_vram_valid),
    .I1(n579_5),
    .I2(n586_6) 
);
defparam n555_s3.INIT=8'h54;
  LUT4 n705_s16 (
    .F(n705_21),
    .I0(ff_source[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n705_s16.INIT=16'hDDD3;
  LUT4 n701_s18 (
    .F(n701_24),
    .I0(n701_18),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n701_s18.INIT=16'h333D;
  LUT4 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_13),
    .I0(n579_5),
    .I1(n586_6),
    .I2(ff_start),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_address_16_s7.INIT=16'h000E;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam ff_cache_vram_valid_s7.INIT=16'h111F;
  LUT4 ff_next_state_5_s4 (
    .F(ff_next_state_5_9),
    .I0(slot_reset_n_d),
    .I1(n579_5),
    .I2(ff_start),
    .I3(ff_cache_vram_valid) 
);
defparam ff_next_state_5_s4.INIT=16'h0008;
  LUT4 ff_cache_vram_write_s5 (
    .F(ff_cache_vram_write_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(n579_5),
    .I3(ff_cache_vram_wdata_7_8) 
);
defparam ff_cache_vram_write_s5.INIT=16'hFF10;
  LUT4 n498_s6 (
    .F(n498_12),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n1350_8),
    .I3(ff_sx[0]) 
);
defparam n498_s6.INIT=16'h7F00;
  LUT4 n711_s9 (
    .F(n711_14),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n1350_8),
    .I3(n703_13) 
);
defparam n711_s9.INIT=16'h8000;
  LUT4 n499_s6 (
    .F(n499_12),
    .I0(n499_8),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n499_s6.INIT=16'h050C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_17),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n500_s6 (
    .F(n500_12),
    .I0(w_status_color[0]),
    .I1(n500_8),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n500_s6.INIT=16'h030A;
  LUT4 n501_s4 (
    .F(n501_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n501_s4.INIT=16'h0C0A;
  LUT4 n502_s4 (
    .F(n502_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n502_s4.INIT=16'h0C0A;
  LUT4 n503_s4 (
    .F(n503_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n503_s4.INIT=16'h0C0A;
  LUT4 n504_s4 (
    .F(n504_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n504_s4.INIT=16'h0C0A;
  LUT4 n505_s4 (
    .F(n505_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n505_s4.INIT=16'h0C0A;
  LUT4 n506_s4 (
    .F(n506_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n506_s4.INIT=16'h0C0A;
  LUT4 n507_s4 (
    .F(n507_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n507_s4.INIT=16'h0C0A;
  LUT4 n508_s4 (
    .F(n508_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n508_s4.INIT=16'h0C0A;
  LUT4 n703_s17 (
    .F(n703_22),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(w_vram_address1_13_7),
    .I3(ff_read_byte[6]) 
);
defparam n703_s17.INIT=16'hEA00;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1305_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1305_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1305_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1305_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1305_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1305_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1305_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1305_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s0 (
    .Q(ff_sx[8]),
    .D(reg_sx[8]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_7_s0 (
    .Q(ff_sx[7]),
    .D(reg_sx[7]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_6_s0 (
    .Q(ff_sx[6]),
    .D(reg_sx[6]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_5_s0 (
    .Q(ff_sx[5]),
    .D(reg_sx[5]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_4_s0 (
    .Q(ff_sx[4]),
    .D(reg_sx[4]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_3_s0 (
    .Q(ff_sx[3]),
    .D(reg_sx[3]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_2_s0 (
    .Q(ff_sx[2]),
    .D(reg_sx[2]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_1_s0 (
    .Q(ff_sx[1]),
    .D(reg_sx[1]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_0_s0 (
    .Q(ff_sx[0]),
    .D(reg_sx[0]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_9_s0 (
    .Q(ff_sy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1317_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_8_s0 (
    .Q(ff_sy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1317_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_7_s0 (
    .Q(ff_sy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1319_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_6_s0 (
    .Q(ff_sy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1319_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_5_s0 (
    .Q(ff_sy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1319_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_4_s0 (
    .Q(ff_sy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1319_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_3_s0 (
    .Q(ff_sy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1319_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_2_s0 (
    .Q(ff_sy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1319_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_1_s0 (
    .Q(ff_sy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1319_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_0_s0 (
    .Q(ff_sy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1319_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1329_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1330_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1330_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1330_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1330_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1330_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1330_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1330_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1330_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_8_s0 (
    .Q(ff_dx[8]),
    .D(reg_dx[8]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s0 (
    .Q(ff_dx[7]),
    .D(reg_dx[7]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s0 (
    .Q(ff_dx[6]),
    .D(reg_dx[6]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s0 (
    .Q(ff_dx[5]),
    .D(reg_dx[5]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s0 (
    .Q(ff_dx[4]),
    .D(reg_dx[4]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s0 (
    .Q(ff_dx[3]),
    .D(reg_dx[3]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s0 (
    .Q(ff_dx[2]),
    .D(reg_dx[2]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s0 (
    .Q(ff_dx[1]),
    .D(reg_dx[1]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s0 (
    .Q(ff_dx[0]),
    .D(reg_dx[0]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_9_s0 (
    .Q(ff_dy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1342_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_8_s0 (
    .Q(ff_dy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1342_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_7_s0 (
    .Q(ff_dy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_6_s0 (
    .Q(ff_dy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_5_s0 (
    .Q(ff_dy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_4_s0 (
    .Q(ff_dy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_3_s0 (
    .Q(ff_dy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_2_s0 (
    .Q(ff_dy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_1_s0 (
    .Q(ff_dy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_0_s0 (
    .Q(ff_dy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1344_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1392_3),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1392_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n625_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n628_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n631_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n634_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n637_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n640_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n643_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n646_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n649_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n652_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n655_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n658_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n661_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n664_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n667_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n670_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n673_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n609_21),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n555_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n586_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n701_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n703_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n705_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n707_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n709_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n711_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n713_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n715_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n579_4),
    .CLK(clk85m),
    .CE(ff_next_state_5_9) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(ff_color[7]),
    .CLK(clk85m),
    .CE(n1486_3) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(ff_color[6]),
    .CLK(clk85m),
    .CE(n1486_3) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(ff_color[5]),
    .CLK(clk85m),
    .CE(n1486_3) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(ff_color[4]),
    .CLK(clk85m),
    .CE(n1486_3) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(ff_color[3]),
    .CLK(clk85m),
    .CE(n1486_3) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(ff_color[2]),
    .CLK(clk85m),
    .CE(n1486_3) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(ff_color[1]),
    .CLK(clk85m),
    .CE(n1486_3) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(ff_color[0]),
    .CLK(clk85m),
    .CE(n1486_3) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1304_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n493_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n494_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n495_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n496_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n497_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n498_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_17),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n719_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n721_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n722_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n723_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFC ff_read_pixel_1_s3 (
    .Q(w_status_color[1]),
    .D(n499_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s3.INIT=1'b0;
  DFFC ff_read_pixel_0_s3 (
    .Q(w_status_color[0]),
    .D(n500_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s3.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n501_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n502_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n503_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n504_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n505_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n506_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n507_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n508_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  MUX2_LUT5 n483_s5 (
    .O(n483_9),
    .I0(n483_6),
    .I1(n483_7),
    .S0(ff_sx[1]) 
);
  MUX2_LUT5 n484_s5 (
    .O(n484_9),
    .I0(n484_6),
    .I1(n484_7),
    .S0(ff_sx[1]) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .n1477_4(n1477_4),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n558_3(n558_3),
    .n196_5(n196_5),
    .ff_read_pixel_7_17(ff_read_pixel_7_17),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .w_command_vram_address(w_command_vram_address[14:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_sdram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  slot_reset_n_d,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_vram_type,
  w_cpu_vram_valid,
  w_command_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  w_ic_vram_valid,
  n140_10,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_command_vram_wdata,
  w_cpu_vram_wdata,
  w_screen_mode_vram_address,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_2,
  reg_screen_mode_4,
  w_ic_vram_address,
  w_cpu_vram_address,
  w_command_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_write,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n558_3,
  w_vram_address1_13_7,
  n196_4,
  n1477_4,
  n196_5,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_sdram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input slot_reset_n_d;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_vram_type;
input w_cpu_vram_valid;
input w_command_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input w_ic_vram_valid;
input n140_10;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [31:0] w_command_vram_wdata;
input [7:0] w_cpu_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_2;
input reg_screen_mode_4;
input [16:0] w_ic_vram_address;
input [16:0] w_cpu_vram_address;
input [14:0] w_command_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_write;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n558_3;
output w_vram_address1_13_7;
output n196_4;
output n1477_4;
output n196_5;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n1646_3;
wire n46_3;
wire n196_3;
wire n197_3;
wire n198_3;
wire n199_3;
wire n1519_3;
wire n1551_3;
wire n1591_3;
wire n1599_3;
wire ff_vram_wdata_mask_3_6;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n31_7;
wire n250_8;
wire n249_8;
wire n248_8;
wire n247_8;
wire n246_8;
wire n245_8;
wire n244_8;
wire n243_8;
wire n242_8;
wire n241_8;
wire n240_8;
wire n239_8;
wire n238_8;
wire n237_8;
wire n236_8;
wire n235_8;
wire n234_8;
wire n233_8;
wire n232_8;
wire n231_8;
wire n230_8;
wire n229_8;
wire n228_8;
wire n227_8;
wire n226_8;
wire n225_8;
wire n224_8;
wire n223_8;
wire n222_8;
wire n221_8;
wire n220_8;
wire n219_8;
wire n218_8;
wire n27_9;
wire n20_7;
wire w_vram_address1_13_4;
wire w_vram_address1_13_6;
wire w_vram_address1_12_4;
wire w_vram_address1_12_6;
wire w_vram_address1_11_4;
wire w_vram_address1_11_5;
wire w_vram_address1_10_4;
wire w_vram_address1_10_5;
wire w_vram_address1_9_4;
wire w_vram_address1_9_5;
wire w_vram_address1_8_4;
wire w_vram_address1_8_5;
wire w_vram_address1_7_4;
wire w_vram_address1_7_5;
wire w_vram_address1_6_4;
wire w_vram_address1_6_5;
wire w_vram_address1_5_4;
wire w_vram_address1_5_5;
wire w_vram_address1_4_4;
wire w_vram_address1_4_5;
wire w_vram_address1_3_4;
wire w_vram_address1_3_5;
wire w_vram_address1_2_4;
wire w_vram_address1_2_5;
wire w_vram_address1_1_4;
wire w_vram_address1_1_5;
wire w_vram_address1_0_4;
wire w_vram_address1_0_5;
wire n1477_5;
wire w_vram_address2_14_7;
wire w_vram_address2_15_7;
wire w_vram_address2_16_7;
wire w_vram_address1_13_8;
wire w_vram_address1_13_9;
wire w_vram_address1_13_10;
wire w_vram_address1_13_11;
wire w_vram_address1_13_12;
wire w_vram_address1_12_7;
wire w_vram_address1_12_9;
wire w_vram_address1_11_6;
wire w_vram_address1_11_7;
wire w_vram_address1_10_6;
wire w_vram_address1_10_7;
wire w_vram_address1_9_6;
wire w_vram_address1_9_7;
wire w_vram_address1_8_6;
wire w_vram_address1_8_7;
wire w_vram_address1_7_6;
wire w_vram_address1_7_7;
wire w_vram_address1_6_6;
wire w_vram_address1_6_7;
wire w_vram_address1_5_6;
wire w_vram_address1_5_7;
wire w_vram_address1_4_6;
wire w_vram_address1_4_7;
wire w_vram_address1_3_6;
wire w_vram_address1_3_7;
wire w_vram_address1_2_6;
wire w_vram_address1_2_7;
wire w_vram_address1_1_6;
wire w_vram_address1_0_6;
wire w_vram_address2_14_8;
wire w_vram_address2_14_9;
wire w_vram_address2_15_8;
wire w_vram_address2_15_9;
wire w_vram_address1_2_8;
wire w_vram_address1_12_11;
wire w_vram_address1_13_14;
wire ff_vram_write_8;
wire ff_vram_rdata_sel_2_9;
wire n327_10;
wire n327_12;
wire ff_vram_refresh;
wire [13:0] w_vram_address1;
wire [16:14] w_vram_address2;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT2 n1646_s0 (
    .F(n1646_3),
    .I0(slot_reset_n_d),
    .I1(n1551_3) 
);
defparam n1646_s0.INIT=4'h8;
  LUT3 n46_s0 (
    .F(n46_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n46_s0.INIT=8'h10;
  LUT4 w_vram_address1_13_s0 (
    .F(w_vram_address1[13]),
    .I0(w_vram_address1_13_4),
    .I1(w_vram_address1_13_14),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_13_s0.INIT=16'hF011;
  LUT4 w_vram_address1_12_s0 (
    .F(w_vram_address1[12]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_12_11),
    .I2(w_vram_address1_12_6),
    .I3(w_vram_address1_13_4) 
);
defparam w_vram_address1_12_s0.INIT=16'h34F4;
  LUT4 w_vram_address1_11_s0 (
    .F(w_vram_address1[11]),
    .I0(w_vram_address1_11_4),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_11_5) 
);
defparam w_vram_address1_11_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_10_s0 (
    .F(w_vram_address1[10]),
    .I0(w_vram_address1_10_4),
    .I1(w_vram_address1_11_4),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_10_5) 
);
defparam w_vram_address1_10_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_9_s0 (
    .F(w_vram_address1[9]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_10_4),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_9_5) 
);
defparam w_vram_address1_9_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_8_s0 (
    .F(w_vram_address1[8]),
    .I0(w_vram_address1_8_4),
    .I1(w_vram_address1_9_4),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_8_5) 
);
defparam w_vram_address1_8_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_7_s0 (
    .F(w_vram_address1[7]),
    .I0(w_vram_address1_7_4),
    .I1(w_vram_address1_8_4),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_7_5) 
);
defparam w_vram_address1_7_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_6_s0 (
    .F(w_vram_address1[6]),
    .I0(w_vram_address1_6_4),
    .I1(w_vram_address1_7_4),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_6_5) 
);
defparam w_vram_address1_6_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_5_s0 (
    .F(w_vram_address1[5]),
    .I0(w_vram_address1_5_4),
    .I1(w_vram_address1_6_4),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_5_5) 
);
defparam w_vram_address1_5_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_4_s0 (
    .F(w_vram_address1[4]),
    .I0(w_vram_address1_4_4),
    .I1(w_vram_address1_5_4),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_4_5) 
);
defparam w_vram_address1_4_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_3_s0 (
    .F(w_vram_address1[3]),
    .I0(w_vram_address1_4_4),
    .I1(w_vram_address1_12_11),
    .I2(w_vram_address1_3_4),
    .I3(w_vram_address1_3_5) 
);
defparam w_vram_address1_3_s0.INIT=16'h707C;
  LUT4 w_vram_address1_2_s0 (
    .F(w_vram_address1[2]),
    .I0(w_vram_address1_3_5),
    .I1(w_vram_address1_2_4),
    .I2(w_vram_address1_2_5),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_2_s0.INIT=16'h05FC;
  LUT3 w_vram_address1_1_s0 (
    .F(w_vram_address1[1]),
    .I0(w_vram_address1_2_4),
    .I1(w_vram_address1_1_4),
    .I2(w_vram_address1_1_5) 
);
defparam w_vram_address1_1_s0.INIT=8'hA3;
  LUT3 w_vram_address1_0_s0 (
    .F(w_vram_address1[0]),
    .I0(w_vram_address1_0_4),
    .I1(w_vram_address1_1_4),
    .I2(w_vram_address1_0_5) 
);
defparam w_vram_address1_0_s0.INIT=8'hA3;
  LUT4 n196_s0 (
    .F(n196_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n196_4) 
);
defparam n196_s0.INIT=16'h77F0;
  LUT4 n197_s0 (
    .F(n197_3),
    .I0(w_vram_address1[0]),
    .I1(w_vram_address1[1]),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n196_4) 
);
defparam n197_s0.INIT=16'hBBF0;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n196_4) 
);
defparam n198_s0.INIT=16'hBBF0;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(n196_4) 
);
defparam n199_s0.INIT=16'hEEF0;
  LUT4 n1519_s0 (
    .F(n1519_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1519_s0.INIT=16'h1000;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n558_s0.INIT=8'h10;
  LUT4 n1551_s0 (
    .F(n1551_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1551_s0.INIT=16'h1000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1591_s0.INIT=16'h4000;
  LUT4 n1599_s0 (
    .F(n1599_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1599_s0.INIT=16'h1000;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(n1477_5),
    .I1(slot_reset_n_d),
    .I2(n1477_4),
    .I3(n327_12) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(n196_4),
    .I1(w_vram_address1_12_11),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n31_s2.INIT=16'hF800;
  LUT4 n250_s3 (
    .F(n250_8),
    .I0(w_command_vram_wdata[0]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n250_s3.INIT=16'hCA00;
  LUT4 n249_s3 (
    .F(n249_8),
    .I0(w_command_vram_wdata[1]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n249_s3.INIT=16'hCA00;
  LUT4 n248_s3 (
    .F(n248_8),
    .I0(w_command_vram_wdata[2]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n248_s3.INIT=16'hCA00;
  LUT4 n247_s3 (
    .F(n247_8),
    .I0(w_command_vram_wdata[3]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n247_s3.INIT=16'hCA00;
  LUT4 n246_s3 (
    .F(n246_8),
    .I0(w_command_vram_wdata[4]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n246_s3.INIT=16'hCA00;
  LUT4 n245_s3 (
    .F(n245_8),
    .I0(w_command_vram_wdata[5]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n245_s3.INIT=16'hCA00;
  LUT4 n244_s3 (
    .F(n244_8),
    .I0(w_command_vram_wdata[6]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n244_s3.INIT=16'hCA00;
  LUT4 n243_s3 (
    .F(n243_8),
    .I0(w_command_vram_wdata[7]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n243_s3.INIT=16'hCA00;
  LUT4 n242_s3 (
    .F(n242_8),
    .I0(w_command_vram_wdata[8]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n242_s3.INIT=16'hCA00;
  LUT4 n241_s3 (
    .F(n241_8),
    .I0(w_command_vram_wdata[9]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n241_s3.INIT=16'hCA00;
  LUT4 n240_s3 (
    .F(n240_8),
    .I0(w_command_vram_wdata[10]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n240_s3.INIT=16'hCA00;
  LUT4 n239_s3 (
    .F(n239_8),
    .I0(w_command_vram_wdata[11]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n239_s3.INIT=16'hCA00;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(w_command_vram_wdata[12]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n238_s3.INIT=16'hCA00;
  LUT4 n237_s3 (
    .F(n237_8),
    .I0(w_command_vram_wdata[13]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n237_s3.INIT=16'hCA00;
  LUT4 n236_s3 (
    .F(n236_8),
    .I0(w_command_vram_wdata[14]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n236_s3.INIT=16'hCA00;
  LUT4 n235_s3 (
    .F(n235_8),
    .I0(w_command_vram_wdata[15]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n235_s3.INIT=16'hCA00;
  LUT4 n234_s3 (
    .F(n234_8),
    .I0(w_command_vram_wdata[16]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n234_s3.INIT=16'hCA00;
  LUT4 n233_s3 (
    .F(n233_8),
    .I0(w_command_vram_wdata[17]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n233_s3.INIT=16'hCA00;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_command_vram_wdata[18]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n232_s3.INIT=16'hCA00;
  LUT4 n231_s3 (
    .F(n231_8),
    .I0(w_command_vram_wdata[19]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n231_s3.INIT=16'hCA00;
  LUT4 n230_s3 (
    .F(n230_8),
    .I0(w_command_vram_wdata[20]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n230_s3.INIT=16'hCA00;
  LUT4 n229_s3 (
    .F(n229_8),
    .I0(w_command_vram_wdata[21]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n229_s3.INIT=16'hCA00;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(w_command_vram_wdata[22]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n228_s3.INIT=16'hCA00;
  LUT4 n227_s3 (
    .F(n227_8),
    .I0(w_command_vram_wdata[23]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n227_s3.INIT=16'hCA00;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n226_s3.INIT=16'hAC00;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n225_s3.INIT=16'hAC00;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n224_s3.INIT=16'hAC00;
  LUT4 n223_s3 (
    .F(n223_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n223_s3.INIT=16'hAC00;
  LUT4 n222_s3 (
    .F(n222_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n222_s3.INIT=16'hAC00;
  LUT4 n221_s3 (
    .F(n221_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n221_s3.INIT=16'hAC00;
  LUT4 n220_s3 (
    .F(n220_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n220_s3.INIT=16'hAC00;
  LUT4 n219_s3 (
    .F(n219_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n219_s3.INIT=16'hAC00;
  LUT4 n218_s3 (
    .F(n218_8),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n196_4),
    .I3(n1477_4) 
);
defparam n218_s3.INIT=16'hAC00;
  LUT4 n27_s4 (
    .F(n27_9),
    .I0(w_vram_address1_12_11),
    .I1(n196_4),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n27_s4.INIT=16'h0D00;
  LUT4 w_vram_address2_14_s1 (
    .F(w_vram_address2[14]),
    .I0(w_vram_address2_14_7),
    .I1(w_vram_address1_13_6),
    .I2(w_vram_address1_13_7),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_14_s1.INIT=16'hAC00;
  LUT4 w_vram_address2_15_s1 (
    .F(w_vram_address2[15]),
    .I0(w_vram_address2_14_7),
    .I1(w_vram_address2_15_7),
    .I2(w_vram_address1_13_7),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_15_s1.INIT=16'hCA00;
  LUT4 w_vram_address2_16_s1 (
    .F(w_vram_address2[16]),
    .I0(w_vram_address2_15_7),
    .I1(w_vram_address2_16_7),
    .I2(w_vram_address1_13_7),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_16_s1.INIT=16'h3A00;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n196_4),
    .I2(ff_sdr_ready),
    .I3(w_vram_address1_12_11) 
);
defparam n20_s2.INIT=16'h1000;
  LUT4 w_vram_address1_13_s1 (
    .F(w_vram_address1_13_4),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_valid),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_8) 
);
defparam w_vram_address1_13_s1.INIT=16'h4070;
  LUT4 w_vram_address1_13_s3 (
    .F(w_vram_address1_13_6),
    .I0(w_vram_address1_13_10),
    .I1(w_vram_address1_13_11),
    .I2(w_vram_address1_13_12),
    .I3(w_vram_address1_12_11) 
);
defparam w_vram_address1_13_s3.INIT=16'hEE0F;
  LUT4 w_vram_address1_13_s4 (
    .F(w_vram_address1_13_7),
    .I0(reg_screen_mode_0),
    .I1(reg_screen_mode_1),
    .I2(reg_screen_mode_2),
    .I3(reg_screen_mode_4) 
);
defparam w_vram_address1_13_s4.INIT=16'h1000;
  LUT3 w_vram_address1_12_s1 (
    .F(w_vram_address1_12_4),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_vram_address1_12_7),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_12_s1.INIT=8'h5C;
  LUT4 w_vram_address1_12_s3 (
    .F(w_vram_address1_12_6),
    .I0(w_vram_address1_13_9),
    .I1(w_vram_address1_12_9),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_12_s3.INIT=16'hF503;
  LUT3 w_vram_address1_11_s1 (
    .F(w_vram_address1_11_4),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_vram_address1_11_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_11_s1.INIT=8'h5C;
  LUT4 w_vram_address1_11_s2 (
    .F(w_vram_address1_11_5),
    .I0(w_vram_address1_12_9),
    .I1(w_vram_address1_11_7),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_11_s2.INIT=16'hF503;
  LUT3 w_vram_address1_10_s1 (
    .F(w_vram_address1_10_4),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_vram_address1_10_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_10_s1.INIT=8'h5C;
  LUT4 w_vram_address1_10_s2 (
    .F(w_vram_address1_10_5),
    .I0(w_vram_address1_11_7),
    .I1(w_vram_address1_10_7),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_10_s2.INIT=16'hF503;
  LUT3 w_vram_address1_9_s1 (
    .F(w_vram_address1_9_4),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_vram_address1_9_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_9_s1.INIT=8'h5C;
  LUT4 w_vram_address1_9_s2 (
    .F(w_vram_address1_9_5),
    .I0(w_vram_address1_10_7),
    .I1(w_vram_address1_9_7),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_9_s2.INIT=16'hF503;
  LUT3 w_vram_address1_8_s1 (
    .F(w_vram_address1_8_4),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_vram_address1_8_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_8_s1.INIT=8'h5C;
  LUT4 w_vram_address1_8_s2 (
    .F(w_vram_address1_8_5),
    .I0(w_vram_address1_9_7),
    .I1(w_vram_address1_8_7),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_8_s2.INIT=16'hF503;
  LUT3 w_vram_address1_7_s1 (
    .F(w_vram_address1_7_4),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_vram_address1_7_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_7_s1.INIT=8'h5C;
  LUT4 w_vram_address1_7_s2 (
    .F(w_vram_address1_7_5),
    .I0(w_vram_address1_8_7),
    .I1(w_vram_address1_7_7),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_7_s2.INIT=16'hF503;
  LUT3 w_vram_address1_6_s1 (
    .F(w_vram_address1_6_4),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_vram_address1_6_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_6_s1.INIT=8'h5C;
  LUT4 w_vram_address1_6_s2 (
    .F(w_vram_address1_6_5),
    .I0(w_vram_address1_7_7),
    .I1(w_vram_address1_6_7),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_6_s2.INIT=16'hF503;
  LUT3 w_vram_address1_5_s1 (
    .F(w_vram_address1_5_4),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_vram_address1_5_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_5_s1.INIT=8'h5C;
  LUT4 w_vram_address1_5_s2 (
    .F(w_vram_address1_5_5),
    .I0(w_vram_address1_6_7),
    .I1(w_vram_address1_5_7),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_5_s2.INIT=16'hF503;
  LUT3 w_vram_address1_4_s1 (
    .F(w_vram_address1_4_4),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_vram_address1_4_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_4_s1.INIT=8'h5C;
  LUT4 w_vram_address1_4_s2 (
    .F(w_vram_address1_4_5),
    .I0(w_vram_address1_5_7),
    .I1(w_vram_address1_4_7),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_4_s2.INIT=16'hF503;
  LUT4 w_vram_address1_3_s1 (
    .F(w_vram_address1_3_4),
    .I0(w_vram_address1_4_7),
    .I1(w_vram_address1_3_6),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_3_s1.INIT=16'hF503;
  LUT4 w_vram_address1_3_s2 (
    .F(w_vram_address1_3_5),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_vram_address1_3_7),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_12_11) 
);
defparam w_vram_address1_3_s2.INIT=16'h5C00;
  LUT4 w_vram_address1_2_s1 (
    .F(w_vram_address1_2_4),
    .I0(w_vram_address1_2_6),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_12_11) 
);
defparam w_vram_address1_2_s1.INIT=16'hC500;
  LUT4 w_vram_address1_2_s2 (
    .F(w_vram_address1_2_5),
    .I0(w_vram_address1_2_7),
    .I1(w_vram_address1_3_6),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_2_s2.INIT=16'h0C05;
  LUT4 w_vram_address1_1_s1 (
    .F(w_vram_address1_1_4),
    .I0(w_vram_address1_1_6),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_12_11) 
);
defparam w_vram_address1_1_s1.INIT=16'h3A00;
  LUT4 w_vram_address1_1_s2 (
    .F(w_vram_address1_1_5),
    .I0(w_vram_address1_2_7),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_1_s2.INIT=16'hFA03;
  LUT4 w_vram_address1_0_s1 (
    .F(w_vram_address1_0_4),
    .I0(w_vram_address1_0_6),
    .I1(w_screen_mode_vram_address[0]),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_12_11) 
);
defparam w_vram_address1_0_s1.INIT=16'hC500;
  LUT4 w_vram_address1_0_s2 (
    .F(w_vram_address1_0_5),
    .I0(w_ic_vram_address[0]),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_address1_12_11),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_0_s2.INIT=16'h03F5;
  LUT4 n196_s1 (
    .F(n196_4),
    .I0(w_cpu_vram_valid),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n558_3),
    .I3(n196_5) 
);
defparam n196_s1.INIT=16'h8000;
  LUT2 n1477_s1 (
    .F(n1477_4),
    .I0(w_screen_mode_vram_valid),
    .I1(w_vram_address1_12_11) 
);
defparam n1477_s1.INIT=4'h4;
  LUT4 n1477_s2 (
    .F(n1477_5),
    .I0(n558_3),
    .I1(n196_5),
    .I2(w_command_vram_valid),
    .I3(n196_4) 
);
defparam n1477_s2.INIT=16'h007F;
  LUT4 w_vram_address2_14_s2 (
    .F(w_vram_address2_14_7),
    .I0(w_ic_vram_address[15]),
    .I1(w_vram_address2_14_8),
    .I2(w_vram_address2_14_9),
    .I3(w_vram_address1_12_11) 
);
defparam w_vram_address2_14_s2.INIT=16'h0FEE;
  LUT4 w_vram_address2_15_s2 (
    .F(w_vram_address2_15_7),
    .I0(w_ic_vram_address[16]),
    .I1(w_vram_address2_15_8),
    .I2(w_vram_address2_15_9),
    .I3(w_vram_address1_12_11) 
);
defparam w_vram_address2_15_s2.INIT=16'h0FEE;
  LUT3 w_vram_address2_16_s2 (
    .F(w_vram_address2_16_7),
    .I0(w_vram_address1_12_11),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_address1_0_4) 
);
defparam w_vram_address2_16_s2.INIT=8'h0B;
  LUT3 w_vram_address1_13_s5 (
    .F(w_vram_address1_13_8),
    .I0(w_cpu_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n196_4) 
);
defparam w_vram_address1_13_s5.INIT=8'hAC;
  LUT3 w_vram_address1_13_s6 (
    .F(w_vram_address1_13_9),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam w_vram_address1_13_s6.INIT=8'h07;
  LUT4 w_vram_address1_13_s7 (
    .F(w_vram_address1_13_10),
    .I0(w_cpu_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_4) 
);
defparam w_vram_address1_13_s7.INIT=16'h0A0C;
  LUT2 w_vram_address1_13_s8 (
    .F(w_vram_address1_13_11),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[14]) 
);
defparam w_vram_address1_13_s8.INIT=4'h8;
  LUT3 w_vram_address1_13_s9 (
    .F(w_vram_address1_13_12),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam w_vram_address1_13_s9.INIT=8'h07;
  LUT3 w_vram_address1_12_s4 (
    .F(w_vram_address1_12_7),
    .I0(w_cpu_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n196_4) 
);
defparam w_vram_address1_12_s4.INIT=8'h53;
  LUT3 w_vram_address1_12_s6 (
    .F(w_vram_address1_12_9),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam w_vram_address1_12_s6.INIT=8'h07;
  LUT3 w_vram_address1_11_s3 (
    .F(w_vram_address1_11_6),
    .I0(w_cpu_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n196_4) 
);
defparam w_vram_address1_11_s3.INIT=8'h53;
  LUT3 w_vram_address1_11_s4 (
    .F(w_vram_address1_11_7),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam w_vram_address1_11_s4.INIT=8'h07;
  LUT3 w_vram_address1_10_s3 (
    .F(w_vram_address1_10_6),
    .I0(w_cpu_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n196_4) 
);
defparam w_vram_address1_10_s3.INIT=8'h53;
  LUT3 w_vram_address1_10_s4 (
    .F(w_vram_address1_10_7),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam w_vram_address1_10_s4.INIT=8'h07;
  LUT3 w_vram_address1_9_s3 (
    .F(w_vram_address1_9_6),
    .I0(w_cpu_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n196_4) 
);
defparam w_vram_address1_9_s3.INIT=8'h53;
  LUT3 w_vram_address1_9_s4 (
    .F(w_vram_address1_9_7),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam w_vram_address1_9_s4.INIT=8'h07;
  LUT3 w_vram_address1_8_s3 (
    .F(w_vram_address1_8_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n196_4) 
);
defparam w_vram_address1_8_s3.INIT=8'h53;
  LUT3 w_vram_address1_8_s4 (
    .F(w_vram_address1_8_7),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam w_vram_address1_8_s4.INIT=8'h07;
  LUT3 w_vram_address1_7_s3 (
    .F(w_vram_address1_7_6),
    .I0(w_cpu_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n196_4) 
);
defparam w_vram_address1_7_s3.INIT=8'h53;
  LUT3 w_vram_address1_7_s4 (
    .F(w_vram_address1_7_7),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam w_vram_address1_7_s4.INIT=8'h07;
  LUT3 w_vram_address1_6_s3 (
    .F(w_vram_address1_6_6),
    .I0(w_cpu_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n196_4) 
);
defparam w_vram_address1_6_s3.INIT=8'h53;
  LUT3 w_vram_address1_6_s4 (
    .F(w_vram_address1_6_7),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam w_vram_address1_6_s4.INIT=8'h07;
  LUT3 w_vram_address1_5_s3 (
    .F(w_vram_address1_5_6),
    .I0(w_cpu_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n196_4) 
);
defparam w_vram_address1_5_s3.INIT=8'h53;
  LUT3 w_vram_address1_5_s4 (
    .F(w_vram_address1_5_7),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam w_vram_address1_5_s4.INIT=8'h07;
  LUT3 w_vram_address1_4_s3 (
    .F(w_vram_address1_4_6),
    .I0(w_cpu_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n196_4) 
);
defparam w_vram_address1_4_s3.INIT=8'h53;
  LUT3 w_vram_address1_4_s4 (
    .F(w_vram_address1_4_7),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam w_vram_address1_4_s4.INIT=8'h07;
  LUT3 w_vram_address1_3_s3 (
    .F(w_vram_address1_3_6),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam w_vram_address1_3_s3.INIT=8'h07;
  LUT3 w_vram_address1_3_s4 (
    .F(w_vram_address1_3_7),
    .I0(w_cpu_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n196_4) 
);
defparam w_vram_address1_3_s4.INIT=8'h53;
  LUT4 w_vram_address1_2_s3 (
    .F(w_vram_address1_2_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n558_3),
    .I3(w_vram_address1_2_8) 
);
defparam w_vram_address1_2_s3.INIT=16'h5333;
  LUT3 w_vram_address1_2_s4 (
    .F(w_vram_address1_2_7),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam w_vram_address1_2_s4.INIT=8'h07;
  LUT4 w_vram_address1_1_s3 (
    .F(w_vram_address1_1_6),
    .I0(w_cpu_vram_address[1]),
    .I1(w_command_vram_address[1]),
    .I2(w_vram_address1_2_8),
    .I3(n558_3) 
);
defparam w_vram_address1_1_s3.INIT=16'h5333;
  LUT4 w_vram_address1_0_s3 (
    .F(w_vram_address1_0_6),
    .I0(w_cpu_vram_address[0]),
    .I1(w_command_vram_address[0]),
    .I2(n558_3),
    .I3(w_vram_address1_2_8) 
);
defparam w_vram_address1_0_s3.INIT=16'h5333;
  LUT2 n196_s2 (
    .F(n196_5),
    .I0(w_sdram_refresh),
    .I1(ff_vram_refresh) 
);
defparam n196_s2.INIT=4'h1;
  LUT2 w_vram_address2_14_s3 (
    .F(w_vram_address2_14_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[15]) 
);
defparam w_vram_address2_14_s3.INIT=4'h8;
  LUT4 w_vram_address2_14_s4 (
    .F(w_vram_address2_14_9),
    .I0(w_cpu_vram_address[15]),
    .I1(n196_4),
    .I2(w_screen_mode_vram_address[15]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address2_14_s4.INIT=16'h0F77;
  LUT2 w_vram_address2_15_s3 (
    .F(w_vram_address2_15_8),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[16]) 
);
defparam w_vram_address2_15_s3.INIT=4'h8;
  LUT4 w_vram_address2_15_s4 (
    .F(w_vram_address2_15_9),
    .I0(w_cpu_vram_address[16]),
    .I1(n196_4),
    .I2(w_screen_mode_vram_address[16]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address2_15_s4.INIT=16'h0F77;
  LUT4 w_vram_address1_2_s5 (
    .F(w_vram_address1_2_8),
    .I0(w_sdram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_cpu_vram_valid),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam w_vram_address1_2_s5.INIT=16'h1000;
  LUT4 w_vram_address1_12_s7 (
    .F(w_vram_address1_12_11),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(n140_10) 
);
defparam w_vram_address1_12_s7.INIT=16'h0F0B;
  LUT4 w_vram_address1_13_s10 (
    .F(w_vram_address1_13_14),
    .I0(w_vram_address1_12_11),
    .I1(reg_sprite_attribute_table_base[13]),
    .I2(ff_vram_valid),
    .I3(w_ic_vram_address[13]) 
);
defparam w_vram_address1_13_s10.INIT=16'h0015;
  LUT4 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(n1477_4),
    .I1(n1477_5),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s4.INIT=16'h0700;
  LUT4 ff_vram_rdata_sel_2_s3 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_sdr_ready),
    .I1(n1477_5),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_12_11) 
);
defparam ff_vram_rdata_sel_2_s3.INIT=16'hF7FF;
  LUT3 n327_s4 (
    .F(n327_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam n327_s4.INIT=8'h40;
  LUT2 n327_s5 (
    .F(n327_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n327_s5.INIT=4'h4;
  DFFCE ff_vram_refresh_s0 (
    .Q(ff_vram_refresh),
    .D(w_sdram_refresh),
    .CLK(clk85m),
    .CE(n46_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(w_vram_address2[16]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(w_vram_address2[15]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(w_vram_address2[14]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_vram_address1[13]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_vram_address1[12]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_vram_address1[11]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_vram_address1[10]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_vram_address1[9]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_vram_address1[8]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_vram_address1[7]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_vram_address1[6]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_vram_address1[5]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_vram_address1[4]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_vram_address1[3]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_vram_address1[2]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(w_vram_address1[1]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(w_vram_address1[0]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n218_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n220_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n221_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n222_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n223_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n224_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n225_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n226_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n227_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n228_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n229_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n230_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n231_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n232_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n233_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n234_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n235_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n236_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n237_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n238_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n239_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n240_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n241_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n242_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n244_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n245_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n246_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n247_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n248_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n249_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n250_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n196_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n197_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n27_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n31_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n20_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_2_s1.INIT=1'b0;
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n327_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_sprite_mode2_4,
  reg_color0_opaque,
  w_sprite_display_color_en,
  n1350_5,
  n1632_4,
  w_palette_valid,
  n438_7,
  n140_10,
  n1350_8,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  w_4colors_mode,
  n240_4,
  ff_display_color_7_11,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_sprite_mode2_4;
input reg_color0_opaque;
input w_sprite_display_color_en;
input n1350_5;
input n1632_4;
input w_palette_valid;
input n438_7;
input n140_10;
input n1350_8;
input [7:0] w_screen_mode_display_color;
input [3:0] reg_backdrop_color;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:2] reg_screen_mode;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
output w_4colors_mode;
output n240_4;
output ff_display_color_7_11;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n298_13;
wire n299_13;
wire n306_13;
wire n307_13;
wire n168_2;
wire n169_2;
wire n172_2;
wire n173_2;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n291_3;
wire n366_3;
wire n367_3;
wire n368_3;
wire n369_3;
wire n372_3;
wire n373_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_28;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n291_4;
wire n373_4;
wire n197_6;
wire n197_7;
wire n197_8;
wire n196_6;
wire n196_7;
wire n195_7;
wire n194_6;
wire n199_6;
wire n197_9;
wire n197_10;
wire n196_8;
wire n195_9;
wire n199_7;
wire n195_11;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_9;
wire n240_6;
wire n22_8;
wire n195_13;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [1:0] w_display_b;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n298_s8 (
    .F(n298_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n298_s8.INIT=8'hF8;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hE6;
  LUT3 n306_s8 (
    .F(n306_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n306_s8.INIT=8'hF8;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hE6;
  LUT3 n176_s2 (
    .F(n168_2),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(w_4colors_mode) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n169_2),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_4colors_mode) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n172_2),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(w_4colors_mode) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n173_2),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(w_4colors_mode) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT4 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_4colors_mode_s1.INIT=16'h1000;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[1]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n1350_5) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(n1350_5) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(n1350_5) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n1350_5) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(n1350_5) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(n1350_5) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT3 w_display_b_1_s0 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(n1350_5) 
);
defparam w_display_b_1_s0.INIT=8'hAC;
  LUT3 w_display_b_0_s0 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(n1350_5) 
);
defparam w_display_b_0_s0.INIT=8'hAC;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(n1632_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n291_4) 
);
defparam n291_s0.INIT=16'h7000;
  LUT3 n366_s0 (
    .F(n366_3),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(n1350_5) 
);
defparam n366_s0.INIT=8'hCA;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(n1350_5) 
);
defparam n367_s0.INIT=8'hAC;
  LUT3 n368_s0 (
    .F(n368_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(n1350_5) 
);
defparam n368_s0.INIT=8'hCA;
  LUT3 n369_s0 (
    .F(n369_3),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(n1350_5) 
);
defparam n369_s0.INIT=8'hCA;
  LUT4 n372_s0 (
    .F(n372_3),
    .I0(n1350_5),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n366_3) 
);
defparam n372_s0.INIT=16'hFF40;
  LUT3 n373_s0 (
    .F(n373_3),
    .I0(ff_display_color256[0]),
    .I1(n373_4),
    .I2(n1350_5) 
);
defparam n373_s0.INIT=8'hAC;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1632_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_11),
    .I3(n1350_5) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1632_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n1350_5),
    .I3(ff_display_color_7_11) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n197_7),
    .I2(w_screen_mode_display_color[0]),
    .I3(n197_8) 
);
defparam n197_s1.INIT=16'hEEF0;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n196_6),
    .I1(n196_7),
    .I2(w_screen_mode_display_color[1]),
    .I3(n197_8) 
);
defparam n196_s1.INIT=16'hEEF0;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(w_screen_mode_display_color[2]),
    .I1(n195_13),
    .I2(n195_7),
    .I3(n195_11) 
);
defparam n195_s1.INIT=16'h8F88;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(w_screen_mode_display_color[3]),
    .I1(n195_13),
    .I2(n194_6),
    .I3(n195_11) 
);
defparam n194_s1.INIT=16'h8F88;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[2]),
    .I1(w_screen_mode_display_color[3]),
    .I2(w_screen_mode_display_color[4]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n291_s1 (
    .F(n291_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n291_s1.INIT=4'h1;
  LUT3 n373_s1 (
    .F(n373_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n373_s1.INIT=8'hBC;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n197_9),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s2.INIT=16'hAC00;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n177_3),
    .I1(n197_10),
    .I2(n199_6),
    .I3(n438_7) 
);
defparam n197_s3.INIT=16'h030A;
  LUT3 n197_s4 (
    .F(n197_8),
    .I0(n199_6),
    .I1(n1350_5),
    .I2(n140_10) 
);
defparam n197_s4.INIT=8'h0B;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n197_9),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s2.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n176_3),
    .I1(n196_8),
    .I2(n199_6),
    .I3(n438_7) 
);
defparam n196_s3.INIT=16'h030A;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(reg_backdrop_color[2]),
    .I3(n195_9) 
);
defparam n195_s3.INIT=16'h0777;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[3]),
    .I2(reg_backdrop_color[3]),
    .I3(n195_9) 
);
defparam n194_s2.INIT=16'h0777;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_7),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT2 n197_s5 (
    .F(n197_9),
    .I0(n438_7),
    .I1(w_4colors_mode) 
);
defparam n197_s5.INIT=4'h4;
  LUT3 n197_s6 (
    .F(n197_10),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n197_s6.INIT=8'h0B;
  LUT3 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n196_s4.INIT=8'h0B;
  LUT2 n195_s5 (
    .F(n195_9),
    .I0(n127_3),
    .I1(n199_6) 
);
defparam n195_s5.INIT=4'h1;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=8'h01;
  LUT4 n195_s6 (
    .F(n195_11),
    .I0(w_4colors_mode),
    .I1(n199_6),
    .I2(n1350_5),
    .I3(n140_10) 
);
defparam n195_s6.INIT=16'h0045;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s5 (
    .F(n199_9),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s5.INIT=16'h4F00;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_7_11),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s5.INIT=8'h01;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n1350_8),
    .I3(n240_4) 
);
defparam n240_s2.INIT=16'h8000;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 n195_s7 (
    .F(n195_13),
    .I0(n199_6),
    .I1(n140_10),
    .I2(n438_7),
    .I3(w_4colors_mode) 
);
defparam n195_s7.INIT=16'hD0DD;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n298_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n299_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n306_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n307_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n368_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n369_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n372_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n373_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_9),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_2),
    .I1(n168_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_2),
    .I1(n169_2),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_h_count,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
input [2:2] w_h_count;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count[2]),
    .I3(w_even_we_4) 
);
defparam ff_re_s3.INIT=16'hEFFF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_h_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
input [2:2] w_h_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count[2]),
    .I3(w_even_we_4) 
);
defparam ff_re_s3.INIT=16'hBFFF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_screen_pos_x_Z_7_14,
  n294_21,
  clk85m,
  reg_display_adjust,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_h_count,
  w_v_count,
  ff_half_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_we_4,
  n8_10,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_screen_pos_x_Z_7_14;
input n294_21;
input clk85m;
input [3:0] reg_display_adjust;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [11:0] w_h_count;
input [1:1] w_v_count;
input [10:7] ff_half_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_we_4;
output n8_10;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n8_7;
wire n7_7;
wire n9_9;
wire n10_11;
wire n5_9;
wire n6_9;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT4 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count[2]),
    .I3(w_even_we_4) 
);
defparam w_even_we_s0.INIT=16'h1000;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT4 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count[2]),
    .I3(w_even_we_4) 
);
defparam w_odd_we_s0.INIT=16'h4000;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n8_s3 (
    .F(n8_7),
    .I0(n8_10),
    .I1(w_screen_pos_x_Z_10_12) 
);
defparam n8_s3.INIT=4'h6;
  LUT3 n7_s3 (
    .F(n7_7),
    .I0(ff_half_count[10]),
    .I1(n8_10),
    .I2(w_screen_pos_x_Z_11_10) 
);
defparam n7_s3.INIT=8'hB4;
  LUT2 w_even_we_s1 (
    .F(w_even_we_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam w_even_we_s1.INIT=4'h8;
  LUT4 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n8_s5.INIT=16'h02A8;
  LUT4 n9_s4 (
    .F(n9_9),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n9_s4.INIT=16'hA956;
  LUT2 n10_s5 (
    .F(n10_11),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam n10_s5.INIT=4'h6;
  LUT4 n5_s4 (
    .F(n5_9),
    .I0(ff_half_count[10]),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n8_10),
    .I3(n294_21) 
);
defparam n5_s4.INIT=16'hBF00;
  LUT4 n6_s4 (
    .F(n6_9),
    .I0(ff_half_count[10]),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n8_10),
    .I3(w_screen_pos_x_Z_12_10) 
);
defparam n6_s4.INIT=16'hBF40;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_11),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z_5),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z_6),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_h_count(w_h_count[2]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_h_count(w_h_count[2]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_11416_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_11416_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_11416_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_11416_DIAREG_G[22]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_11416_DIAREG_G[21]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_11416_DIAREG_G[20]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_11416_DIAREG_G[19]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_11416_DIAREG_G[18]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_11416_DIAREG_G[17]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_11416_DIAREG_G[16]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_11416_DIAREG_G[15]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_11416_DIAREG_G[14]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_11416_DIAREG_G[13]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_11416_DIAREG_G[12]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_11416_DIAREG_G[11]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_11416_DIAREG_G[10]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_11416_DIAREG_G[9]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_11416_DIAREG_G[8]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_11416_DIAREG_G[7]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_11416_DIAREG_G[6]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_11416_DIAREG_G[5]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_11416_DIAREG_G[4]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_11416_DIAREG_G[3]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_11416_DIAREG_G[2]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_11416_DIAREG_G[1]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_11416_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_11416_DIAREG_G[23]),
    .I2(ff_imem_11416_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_REDUCAREG_G_s (
    .Q(ff_imem_11416_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_0_s (
    .Q(ff_imem_11416_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_1_s (
    .Q(ff_imem_11416_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_2_s (
    .Q(ff_imem_11416_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_3_s (
    .Q(ff_imem_11416_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_4_s (
    .Q(ff_imem_11416_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_5_s (
    .Q(ff_imem_11416_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_6_s (
    .Q(ff_imem_11416_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_7_s (
    .Q(ff_imem_11416_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_8_s (
    .Q(ff_imem_11416_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_9_s (
    .Q(ff_imem_11416_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_10_s (
    .Q(ff_imem_11416_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_11_s (
    .Q(ff_imem_11416_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_12_s (
    .Q(ff_imem_11416_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_13_s (
    .Q(ff_imem_11416_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_14_s (
    .Q(ff_imem_11416_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_15_s (
    .Q(ff_imem_11416_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_16_s (
    .Q(ff_imem_11416_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_17_s (
    .Q(ff_imem_11416_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_18_s (
    .Q(ff_imem_11416_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_19_s (
    .Q(ff_imem_11416_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_20_s (
    .Q(ff_imem_11416_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_21_s (
    .Q(ff_imem_11416_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_22_s (
    .Q(ff_imem_11416_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_11416_DIAREG_G_23_s (
    .Q(ff_imem_11416_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_11416_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_11416_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_11517_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_11416_DIAREG_G[22]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_11416_DIAREG_G[21]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_11416_DIAREG_G[20]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_11416_DIAREG_G[19]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_11416_DIAREG_G[18]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_11416_DIAREG_G[17]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_11416_DIAREG_G[16]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_11416_DIAREG_G[15]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_11416_DIAREG_G[14]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_11416_DIAREG_G[13]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_11416_DIAREG_G[12]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_11416_DIAREG_G[11]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_11416_DIAREG_G[10]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_11416_DIAREG_G[9]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_11416_DIAREG_G[8]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_11416_DIAREG_G[7]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_11416_DIAREG_G[6]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_11416_DIAREG_G[5]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_11416_DIAREG_G[4]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_11416_DIAREG_G[3]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_11416_DIAREG_G[2]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_11416_DIAREG_G[1]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_11416_DIAREG_G[0]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_11416_DIAREG_G[23]),
    .I2(ff_imem_11517_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_we_odd),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[5]),
    .I1(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_imem_n29_DOAL_G_0_18),
    .I1(n89),
    .I2(ff_address_odd[9]),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h8200;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT2 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[8]),
    .I1(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11517_REDUCAREG_G_s (
    .Q(ff_imem_11517_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_11416_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_11416_DIAREG_G(ff_imem_11416_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_11416_DIAREG_G(ff_imem_11416_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_even_we_4,
  slot_reset_n_d,
  w_h_count_end,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_even_we_4;
input slot_reset_n_d;
input w_h_count_end;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n925_3;
wire w_active_start;
wire w_hs_end;
wire w_vs_end;
wire n902_4;
wire n192_3;
wire n193_3;
wire n194_3;
wire n944_4;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_hs_6;
wire n62_7;
wire w_active_start_11;
wire w_hs_end_10;
wire w_vs_end_8;
wire n192_4;
wire n193_4;
wire n194_4;
wire n944_5;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_v_en_7;
wire ff_vs_6;
wire w_active_start_13;
wire w_hs_end_11;
wire n944_6;
wire ff_v_en_8;
wire ff_x_position_r_9_7;
wire n195_6;
wire w_vs_end_11;
wire w_active_start_15;
wire ff_vs_8;
wire n50_10;
wire n317_9;
wire n318_9;
wire n319_9;
wire n320_9;
wire n321_9;
wire n322_9;
wire n323_9;
wire n324_9;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_sub_numerator_3_13;
wire ff_tap1_b_0_18;
wire n77_6;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [7:0] ff_coeff;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [14:7] w_normalized_numerator;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT2 n925_s0 (
    .F(n925_3),
    .I0(w_h_count[0]),
    .I1(ff_active) 
);
defparam n925_s0.INIT=4'h8;
  LUT4 w_active_start_s7 (
    .F(w_active_start),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_active_start_11),
    .I3(w_active_start_15) 
);
defparam w_active_start_s7.INIT=16'h8000;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end),
    .I0(w_h_count[2]),
    .I1(w_even_we_4),
    .I2(w_active_start_11),
    .I3(w_hs_end_10) 
);
defparam w_hs_end_s6.INIT=16'h8000;
  LUT4 w_vs_end_s3 (
    .F(w_vs_end),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_vs_end_11),
    .I3(w_vs_end_8) 
);
defparam w_vs_end_s3.INIT=16'h1000;
  LUT2 n902_s1 (
    .F(n902_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n902_s1.INIT=4'hB;
  LUT3 n192_s0 (
    .F(n192_3),
    .I0(ff_numerator[6]),
    .I1(n192_4),
    .I2(ff_numerator[7]) 
);
defparam n192_s0.INIT=8'hE1;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n193_4) 
);
defparam n193_s0.INIT=16'hC30A;
  LUT4 n194_s0 (
    .F(n194_3),
    .I0(ff_x_position_r[0]),
    .I1(n194_4),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n194_s0.INIT=16'h1FE0;
  LUT3 n944_s1 (
    .F(n944_4),
    .I0(w_active_start_15),
    .I1(n944_5),
    .I2(slot_reset_n_d) 
);
defparam n944_s1.INIT=8'h8F;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(w_hs_end) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 w_active_start_s8 (
    .F(w_active_start_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam w_active_start_s8.INIT=16'h0100;
  LUT4 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[3]),
    .I1(w_hs_end_11),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam w_hs_end_s7.INIT=16'h4000;
  LUT4 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(w_vs_end_9) 
);
defparam w_vs_end_s5.INIT=16'h0100;
  LUT3 n192_s1 (
    .F(n192_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]) 
);
defparam n192_s1.INIT=8'h80;
  LUT2 n193_s1 (
    .F(n193_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n193_s1.INIT=4'h8;
  LUT2 n194_s1 (
    .F(n194_4),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]) 
);
defparam n194_s1.INIT=4'h1;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n944_6),
    .I3(w_h_count[8]) 
);
defparam n944_s2.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_active_start_11) 
);
defparam ff_h_en_s4.INIT=8'h80;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_active_start_13) 
);
defparam ff_h_en_s5.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_8),
    .I3(w_vs_end_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 w_active_start_s10 (
    .F(w_active_start_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_active_start_s10.INIT=8'h40;
  LUT2 w_hs_end_s8 (
    .F(w_hs_end_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]) 
);
defparam w_hs_end_s8.INIT=4'h1;
  LUT2 w_vs_end_s6 (
    .F(w_vs_end_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]) 
);
defparam w_vs_end_s6.INIT=4'h1;
  LUT3 n944_s3 (
    .F(n944_6),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n944_s3.INIT=8'h10;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[4]),
    .I2(w_v_count[8]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n192_4),
    .I3(n925_3) 
);
defparam ff_x_position_r_9_s2.INIT=16'hFE00;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]),
    .I3(ff_numerator[4]) 
);
defparam n195_s2.INIT=16'h54AB;
  LUT3 w_vs_end_s7 (
    .F(w_vs_end_11),
    .I0(w_v_count[4]),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_vs_end_s7.INIT=8'h80;
  LUT4 w_active_start_s11 (
    .F(w_active_start_15),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_active_start_13) 
);
defparam w_active_start_s11.INIT=16'h4000;
  LUT4 ff_vs_s4 (
    .F(ff_vs_8),
    .I0(ff_vs_6),
    .I1(w_v_count[0]),
    .I2(w_h_count_end),
    .I3(w_vs_end_8) 
);
defparam ff_vs_s4.INIT=16'h4000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(ff_h_en_9),
    .I1(ff_h_en),
    .I2(n944_5),
    .I3(ff_h_en_10) 
);
defparam n50_s4.INIT=16'h0ECC;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(ff_coeff[7]),
    .I1(slot_reset_n_d),
    .I2(w_normalized_numerator[14]),
    .I3(w_h_count[0]) 
);
defparam n317_s3.INIT=16'hF088;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[6]),
    .I2(w_normalized_numerator[13]),
    .I3(w_h_count[0]) 
);
defparam n318_s3.INIT=16'hF088;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[5]),
    .I2(w_normalized_numerator[12]),
    .I3(w_h_count[0]) 
);
defparam n319_s3.INIT=16'hF088;
  LUT4 n320_s3 (
    .F(n320_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[4]),
    .I2(w_normalized_numerator[11]),
    .I3(w_h_count[0]) 
);
defparam n320_s3.INIT=16'hF088;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[3]),
    .I2(w_normalized_numerator[10]),
    .I3(w_h_count[0]) 
);
defparam n321_s3.INIT=16'hF088;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[2]),
    .I2(w_normalized_numerator[9]),
    .I3(w_h_count[0]) 
);
defparam n322_s3.INIT=16'hF088;
  LUT4 n323_s3 (
    .F(n323_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[1]),
    .I2(w_normalized_numerator[8]),
    .I3(w_h_count[0]) 
);
defparam n323_s3.INIT=16'hF088;
  LUT4 n324_s3 (
    .F(n324_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[0]),
    .I2(w_normalized_numerator[7]),
    .I3(w_h_count[0]) 
);
defparam n324_s3.INIT=16'hF088;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk85m),
    .CE(ff_vs_8),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n119_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n120_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n121_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n122_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n123_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n124_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n125_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n126_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n127_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n192_3),
    .CLK(clk85m),
    .CE(n925_3),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n193_3),
    .CLK(clk85m),
    .CE(n925_3),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n194_3),
    .CLK(clk85m),
    .CE(n925_3),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n195_6),
    .CLK(clk85m),
    .CE(n925_3),
    .RESET(n902_4) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk85m),
    .CE(w_active_start),
    .RESET(n944_4) 
);
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s6 (
    .Q(ff_h_en),
    .D(n50_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s6.INIT=1'b0;
  DFF ff_coeff_7_s4 (
    .Q(ff_coeff[7]),
    .D(n317_9),
    .CLK(clk85m) 
);
defparam ff_coeff_7_s4.INIT=1'b0;
  DFF ff_coeff_6_s3 (
    .Q(ff_coeff[6]),
    .D(n318_9),
    .CLK(clk85m) 
);
defparam ff_coeff_6_s3.INIT=1'b0;
  DFF ff_coeff_5_s3 (
    .Q(ff_coeff[5]),
    .D(n319_9),
    .CLK(clk85m) 
);
defparam ff_coeff_5_s3.INIT=1'b0;
  DFF ff_coeff_4_s3 (
    .Q(ff_coeff[4]),
    .D(n320_9),
    .CLK(clk85m) 
);
defparam ff_coeff_4_s3.INIT=1'b0;
  DFF ff_coeff_3_s3 (
    .Q(ff_coeff[3]),
    .D(n321_9),
    .CLK(clk85m) 
);
defparam ff_coeff_3_s3.INIT=1'b0;
  DFF ff_coeff_2_s3 (
    .Q(ff_coeff[2]),
    .D(n322_9),
    .CLK(clk85m) 
);
defparam ff_coeff_2_s3.INIT=1'b0;
  DFF ff_coeff_1_s3 (
    .Q(ff_coeff[1]),
    .D(n323_9),
    .CLK(clk85m) 
);
defparam ff_coeff_1_s3.INIT=1'b0;
  DFF ff_coeff_0_s3 (
    .Q(ff_coeff[0]),
    .D(n324_9),
    .CLK(clk85m) 
);
defparam ff_coeff_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s2 (
    .DOUT({DOUT_2[17:15],w_normalized_numerator[14:7],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(GND),
    .CE(GND),
    .RESET(GND) 
);
defparam w_normalized_numerator_15_s2.AREG=1'b0;
defparam w_normalized_numerator_15_s2.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.BREG=1'b0;
defparam w_normalized_numerator_15_s2.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s2.OUT_REG=1'b0;
defparam w_normalized_numerator_15_s2.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s2.SOA_REG=1'b0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk85m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  ff_valid_7,
  slot_reset_n_d,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_register_write,
  w_bus_vdp_rdata_en,
  ff_busy,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_refresh,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input ff_valid_7;
input slot_reset_n_d;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_register_write;
output w_bus_vdp_rdata_en;
output ff_busy;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_sdram_refresh;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_valid;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire reg_vram_type;
wire n943_5;
wire w_h_count_end;
wire n294_21;
wire w_screen_pos_x_Z_7_14;
wire w_screen_mode_vram_valid;
wire n1350_5;
wire n1632_4;
wire n140_10;
wire n1350_8;
wire n255_11;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n438_7;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire ff_sprite_collision_9;
wire w_status_command_enable;
wire w_command_vram_write;
wire w_command_vram_valid;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n558_3;
wire w_vram_address1_13_7;
wire n196_4;
wire n1477_4;
wire n196_5;
wire w_4colors_mode;
wire n240_4;
wire ff_display_color_7_11;
wire w_even_we_4;
wire n8_10;
wire w_vs_end_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:7] ff_half_count;
wire [12:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [9:0] w_screen_pos_y;
wire [7:3] w_screen_pos_y_Z;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [14:0] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1477_4(n1477_4),
    .n196_4(n196_4),
    .n1177_7(n1177_7),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .w_sprite_collision(w_sprite_collision),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .ff_display_color_7_11(ff_display_color_7_11),
    .n255_11(n255_11),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .w_register_write(w_register_write),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_vram_type(reg_vram_type),
    .n943_5(n943_5),
    .ff_busy(ff_busy),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_9(w_vs_end_9),
    .reg_interlace_mode(reg_interlace_mode),
    .w_4colors_mode(w_4colors_mode),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .reg_left_mask(reg_left_mask),
    .reg_display_on(reg_display_on),
    .reg_scroll_planes(reg_scroll_planes),
    .n8_10(n8_10),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_4(n240_4),
    .slot_reset_n_d(slot_reset_n_d),
    .n943_5(n943_5),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_h_count_end(w_h_count_end),
    .n294_21(n294_21),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n1350_5(n1350_5),
    .n1632_4(n1632_4),
    .n140_10(n140_10),
    .n1350_8(n1350_8),
    .n255_11(n255_11),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .ff_sprite_collision_9(ff_sprite_collision_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z[12]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1350_5(n1350_5),
    .w_register_write(w_register_write),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .slot_reset_n_d(slot_reset_n_d),
    .n1350_8(n1350_8),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1477_4(n1477_4),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n558_3(n558_3),
    .n196_5(n196_5),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[14:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_sdram_refresh(w_sdram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_vram_type(reg_vram_type),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n140_10(n140_10),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_2(reg_screen_mode[2]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[14:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_write(w_sdram_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n558_3(n558_3),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .n196_4(n196_4),
    .n1477_4(n1477_4),
    .n196_5(n196_5),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1350_5(n1350_5),
    .n1632_4(n1632_4),
    .w_palette_valid(w_palette_valid),
    .n438_7(n438_7),
    .n140_10(n140_10),
    .n1350_8(n1350_8),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .n240_4(n240_4),
    .ff_display_color_7_11(ff_display_color_7_11),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n294_21(n294_21),
    .clk85m(clk85m),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z[12]),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[10:7]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_we_4(w_even_we_4),
    .n8_10(n8_10),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_even_we_4(w_even_we_4),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_9(w_vs_end_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
D4yfQX3f7dG+OOmoxtU7p9RlY9qm+b9/BdNTTFZPFp0plwAngGDcYhBq7u65f0UY113Akeg9eyZ0
7TOhxtVo8zFu1wIw/09CCKoZ4My6oITuDp+5+ap/aOQ778Ij1zW3Kd/fe7R/Eayb/jbSBSadCper
6s10wAXMfkL7gteUOxSWD/lx7hPGaACtWm9ufXQ7dRhRz1Vtkk+OErreEGu8W4rlahb30OCz16sP
Q2ZgcFGI9OGDkbgwPTEicBkgbB62nB8EW4O+Gi/BpDBBVXah5L4RqTVW8QMxE+XdNOZ369hTcoCC
uE8XmfT8AwC23Dweq2KwQqS7pL4N33ehOxjTDg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
NsOx14Boe5JLVgBPcBV/4lktwU9+KSn813jhp4Xc5Hq1b1Kex1npYcW97Y62tjPgVSb0TSdeByIG
GElz7IuCJtz07fFlRjwuiDuvzfllDhm005PkwZiCa5g9lwtbFNcreR7W6EzYJRECUrOtC5gSUdYP
WPj5dswElQWTQMGTsaWoCmIPDSzAymIhNjLHOjrfBmy5xLpoaCuyNWn9Qlv2JsS6JBd1HN4COtJH
FVZFxnZGYnLPqs/DGiOOl2TdSOnj/3UYCgTKWPeJ1k0GC3cEKfII0yhp5oYxbnkcvzEbMStJD23e
kXYkqwTVn/+SBZ5CGod7mrAnXJHrzueUPqWVlaY1i5U88Awk/2kRCR1aqy1NWrOBfZiJ608d1HEC
BONJUpGYMnpoTzMHpesP3L4CYN/q9KRJ/LqFDJezjgQq8YM7JLPkPyMA+yHhEuBBWaqCf7I7mUJI
EeEkZartKwVi1eEfCh/YuW8P6JosUHmBqafKQiemGN158/26fcnHYVlqYy8bck7YUC10bALAo5DQ
2Q3uxSasdcbkXQVGyUzC0qFvHx+tc80Sk7p1S+NK4pGm1CvUWf0L61pwTG09f3biKZ1x4X0mduzO
kWhn/W/bZK+lLKymyJ+ElR+wawN2hX81hZ8+H6JgMvw25qGo27cHv3atwcpcNOycedKaZMcXgluP
KyKW1mdLrAXD0CW4z9QUCzqpSMmAzfheTXXGBr4vVHOnCqDapZjkMVmBZ1r5DZChl4IzKSBv0ANp
mioFZpJAC9niaCzJ2TMyEtXRFCNNCPD8bdQ5Xgj2HcHr9wYDzQ6tQAf0N9Ni8fTNajdNnxHggYAr
nTehu78aT54UHBucZX/CvN9JM31cUdltNJces2omMIciLydrJyoQD7bTCu51UZ7UHUKeXbB9Gl3X
bc2d95AsmOg4qmQlKClo5+cjaLs+qzfSkbgS9DteaBmtT7w0uS73L3ZVi9tbc8FwrLdB4VvZVDbY
ncvf6pTcldBLVy1i3Ly6cPBYd45hPZA8l6F+s+NKfATzIRhQ9Lx9044QUhGH1qQ9JHkRgeTrTala
M9/HnvTgudtQi5HoEo2bLTpwVVK8qQ9MLAWHgH2jYUpOVhTETxCRIDYsu3wNgJvA4jpLjog6nIz2
1cmqPDs9K0ojD8tTHHVxHqcpy+00SCJ+Pv/mt/Y0THxkXMKYw+l2UQWEm15xksOTm/PXK2JTcJXV
bNS0hSr+siYKqOPzqkKMuxNFsAyjN13JX5xcEzgr5ptqR4lIHF9uFfftapTR0d5gs8SvclnRsq9I
+oSKhKG8Jq3dXIBt0tUgr1nPJxlRt4V9gncyQDOSl44hKcI9MSupo45T2mmP7o4r/ji5MnQegBdv
uH5HQeA7AGnm2UbXiItQLq8LvNQZ1yVVb+1qyu1xT8CIuBXtg0OHL47i/965Cwxb9DH3iHws61/i
N4XalgFgJTCeB4XCHu9eS8yStEcTdPL5pS4zCQaHQmScwZZWFtUR5xiCtj4MaPXDAl0T5eqSqV0z
fu0EJldT+JVqttnb5HTEaKj2KGNDzqU2+9lSaW4PfR+ljuoamSjkyfs5zju+249kMkQgtvQcpQVt
KgAJ+9JLJU4dY0GiqiqJwYR2wwHSE81G4apz/fA/ilgPGwKpboND525IyWIMTPUXpN5jtoEwvBSO
eBloGwExh+7C592UylvAoLNpJ/KGAK04G/0TZrgmXhlIUImKFYjyr8LfOyhPPGVuCpd9t34IuxL9
xWOT21IZMO+BgB9588Kq/q+BH4CJ3J68whOeoeCJK1q9FZ/SRWjToQG7UgAY0bQ7vBwIUJT7VrQA
NgW73mn0UzbAe9q9kHp/MOJaTMsMe7PPHqTff5Q65nf/UWkMmBD6MhORkEr/wN+f+nCwBK4QMGox
9+8ORoeVdj7WkbEr87G8iSAdJohtn25KURP79Oi9f5rJwcIkRcu2ZZW3h0q/5EyWazcWBvX5Q/Kl
4Uuwj5JdgQ8Pq2lnq44o7pv4FJV8QO4UdTrSWrAob0TlpXOvaPFuSMJX1iBp0r+1wLLIMQBPMlGt
x41yr4knN9YF4vp+v0xqwExhVY8ruUk2UkHgXDV/wsg17+C+6LyzybQ4WxQ/+agAnuVMEM9CpGgM
UdFc98tRvPuzZOfX30/xe9jZPZxVSZ2FpN6AqGMqvdYC72zHMT8bwsIKS7Xq5wgCygzLFdRlFIlM
jDwpJBvEbb54kiAIL0O8ofH3bkXYUToCiKUQ2g/JbW0xs71FwktSGy1YSLVtm40Af2nfuTivHCSY
2irz8HLmcppfZlKx42dax01O/k8vPlTHlsdC3+VRbGhIWAkmaV1hcgwEz/9uistTd/QXqM+OXt0u
RPLyPBzpZf2cdUJpryUrz4/ujIdGOJe4u7I7FL0ujnRI+6z9DcEilOzQZtX/HXyfJo56meGBshsz
xEEdhqdC1ZVfuUhzDESoZLdiLTfOwtpsulahvN0B1Ns7BCBPDGpCno1uJJMxbYbViqqr9gwZQ+Fy
IEa8GDUIPCwOFfvGe6mjIsHG7Wnwe45jvQpU/GUy8BrUnRqtOh4vwJAhlEdaiw+f8/CctUr6Cckw
CPjeC9UWI6F2isb1K+LAEXsxKy4KIhTDTuY2sVcUXjKYvkhV6woYAEgVZuKyhdzXrAFEQZdGVyBo
1wEF1krVgccG0Nqz7f3naHRULGR43eBPuPJuMI4d7Ldd28bjaP5RjnIPAgdmKBJdcKICph1kycqY
djIgstPALi3qONEDMNSCQPDVpdqXw73siW3qeHHUcqCitnuRYDbjhY5IEwyEdmiZkgp0mM7oRfFX
hELDVAsY7PPXrm+QXpckyHXnmDVOt3e8d2vAUg1jcUYlhbxivz7fOP3phLBAg8he6YtOVPjWTSdA
+qS4Xmaxpu+YpmdUGomecnbvFjYEfYvYHJU6YRul1rUhi1hpKYjyhki55+ioHnU8SeyMm+XDU77P
cmFAC24Z7Ydz1JkBQiVfdTo8amQ8kaL/mRVPs7NBLJVMnNi0zk5OndzBExZG42f7nMM1/ezF+J0K
v5oYgHrM+cZOpHQdM2xnkXekJJO7ONXe43ltVCG2nzb/1K0zhvIvJg9i/CeD5j/2Th9Y02X9OWkw
EIQwVMT0ogcR3ET7TTk2arM7lYHmjTvEFnKmUjosbJgK3TauyvTv8nMPaKtQTXz1PF0JY55JPdNJ
QbtrJOUm6JyOlxss0g9JQ3tMQTcWgV+ZsGS2duINbLKxc3aqdlaPDWu1FYLqkkWeqXxHnLpo6bjA
23qbXvV1Tl0r3BwzH0liSDz5T8QER14B8vHWUKw3CwusJc/g729cpTkKj6vDnORzAaWrRjm538O/
fQTlbBbpsvERq8op8YIepywOuow/zsrrI2JLdnUl/tK3pu4m+CP4RGucTclPs8SLQhSRSGJdjNry
AKskbqldCSXShwmqfML2P7L7n+4WwwyH6s5exVm7IIeLLgSlPlz3b3/YIL1ce6VFRGAS8a4aqzOF
XgTAQWfoUB/rlzKdWbVbThGiSch7auLN+V9FPHRe7+xeMMJ2gXekQv5e5GSRyVWMO23NpX3B+fcI
RBj+fReizk7aHudVAMwspEs079Tn+zowg9bGVLDb87hf1uJL6vsxSqu1mfRj3SQWldnxVCNPGdsh
b/LWXnz/VhZ6L7p5qT8lsbncWLQJGwndra3znxMlG6i+95AC08iOjp+eQcwlQqD015aDS9/vK4Qd
5v3/lrmlRraIoRw2OFSU3OhIRzfrqGHMyI9jSv0huQbpTukLQFHTZu/pMIdpD2L94p5PRywVZLKw
pof8Mey6CIhNCcTKkzeMmc/wUjjAwycYLbHpaZ+rKhN4famLxvQDCBPHqtZA3ZWHBunA68KFuKIK
IMol+Eb4ERhq0bJoAcvthnXAJxHP4GarRUdkECMjSUkvODybKcW3sIPLEOW70p1TOZQeLq0s55N4
uNef8I2Ern7ZzCPzovc/eYKPHvv3HIwGrJuKa2gLtof7elLJJKT6JaNUsItdOUGi7ohlcR00tWyz
2kW7z+tuLtsdsyRgOkzpNMJDQ4XZsPdhArYLxw1ZROpTn8p2XddxoS3z658WBDAuXCCRGIDoUiDe
40WrVIKt0kbndk3Xi7mVrJQaSQ9zrHDYDQLfgMC3n4LszaSvQwz7TncGqaW9tCwEkNMsPLA/BrvI
C9Smk43ctNU+0IVOTGqzw14G8xNkeAahlHYoFpmttGRldT0z4qaEu/N42S6z16QODlXNumWYlJ8K
vn8GSSY3asl9Chu0rwKuPhkHHHUB5NX8ZsB4JdYEOObSNGCD/zwPdq6GeVXk8VAfz3epF8fcenVe
vdUJxQTBkMztHoSWCgTY1GtL/Jz9oP/nlRaMtZKdy/NwedazNO7r1CGnmIrcKaFkY2cohTo0BgjE
5NbkqCLYqOSrv9A2Gbc32SvSl71L7R1bPXwtXbxhDIY9gqFIHYwQVpOgxQkn3v3dPSsncSCuRTwn
jTlDDKKAA0K3nF6NNZmrtgQY2FH6uDfVmLYjQea0tGOJy8u3aWX0j/rfiwA9UfskjitxtGxkIkil
e6fwetIUZ4U2FWAp2OsovbvKGIGQwyh0s5VQCuGbctOPWHzxUaUwhmM2a8gv4uWH8Nf8Bz0YryFf
bbHJyZE3QXOh3nsO0pZa2/LM7N+fx0cta51i1wVGwqrYf1euZQOHQMbr5cCz9wlWlyWRaq7n7ykG
e2rbwqmUPgnLhekRODI0ywRrOOysYbLp7A1hzkIfgJGOU/EDKGBIP1DrlyXFqf7CrbRxoSxSkxQ/
AD9lZv0KG8bST/bm5F2963OfGus2JGlNOrECm12Dw8sv34gai5TTjN4hyFN7LOIml3CSEQyI60jw
BP7p3/6tHcT0FQGnj8/FwDfO7oE4mQ6lj/W8lZ9xTYLEQ6H2AKGttWrBCo/+PiffiEfHHspftWVb
McDOlo2xCGOJNh9r9KyX+2mcV+hrmXagQoBVRCqfNuBp/fwRYjP2IYQTx6ewjXwXcC3ZC1nqVwJy
IfYeeTY4Sk0aABUq37BYM5v+VJELN4sWqeaatquCp1iMv8aMkFvxzXuOmw4tPFuOVbdcp+WiJNiz
3sqfqzYWxeFyxXnvIZp/OMnSRq/Xomk5jLJYwuEZtRiyzHEp/MjBYlI3eKn6BMV3wRVPELHNn0r9
Gq4WJf/johcuvuW7eXz55w+WjXsBzsXZz8zXbUYQwUSfwOiNekZUIBCATueP8QirUBhUrl6J71XY
C2ZYJvk8OIunAv+YarTZ4ICKvpfXlfCnJX3PwXnJA5RS4JGMiJ2XMJV3vFihTmmXgJJd2EBFrXwL
55NQHdrA4/HztahEYIOrgMFt/v5RCe/xI5Ya7BJ1MBJ8XnprzbyK07qHAXfPXHVPK1U+8jDtNHVc
HC/w0RygAb7vu8MI1jIiEx4/V9m3Ynirx6gDYv1ufiQRbUTXru5LZCZ/N5gjLLCIQxASAliwCfN2
jEaZkxsowP/3DqjSotiq2WY98a5yr1r8Zx8lgI0YKSLG1DXb3fAdPJPAvf3vRzUHPpOaxh9CgSer
/tFD9eN+nSPC3qgL+ma2bV5aEvuRgh4G+b50e5Hf8eKjsUZkgzsRQTSNK4ak41HidRJN9BQ/7Q3D
Fifb3imYWcOpqVkYySmV+/n3CvKpuIS7DTPRCil+B9VSWGGIa/PX8Li7s06GIQzQ8pFWqywXdwu+
YWP6CUqgArS83ilos38ywJ9ppmPipIVUXyWfvaDyXbbGdtop+WrEwN7NFad8uI8yp9v2I2tY/8+H
tRyMKktOL9hur7uukmNViykllw/98QdHOC2ctamelAAG7fn4YbkFvE0JIw6KyM0VloZ/OTMoODeC
UqIPy5WiCWqGbnX09dcajeOspjVq03mvS7pRpHi9TYBMXkmgctXzrEfSDjzrbI4djr0tge4y9g1Y
hn2SqIl5j6XDj5wOWgxEvL4rYhox+0fepLiQWNi+QHAT7PCOxkIAaqgR5bkG9BJ6XoU6w5tDoXJt
pmz4VmWTheLrXd2Xe04EWbcih3eP33OrmQmJ4TQL74ByfJZ3fmRfR994RT+C1bku3FNaWAIZiE0A
2hpZLok7CFcpj871YodaouCNiyfJ3/Cq6AAKESfjr8zYSyH0KJEU74MH9AjZz3A6HEnj/iVwOdIS
WHOpztJORW95guHLBlYWwwk70wxQqI6KMkQnXEXIAv97Y3qKPrcE0dfhVWwvqAeN3yY0PrRH4ySu
ydGktOIBa8N4tYlZ1LYNjmcameXZZSSGXEBSep5Kf9Te5n4uRWT52hDAgyJJ+WI1LzGbc+LUz0Ai
0j8cjMyPZf4YxCzJEaPjI39/WQ6gf1ivSd+ZZN2CR7TPyvT2QLooajKvj7CWcikqwmvfqNTx7Gbk
2P5JvP0HvipozGcff0U8Fvvy8ayf2ixws91KhPDKRIf74CeDQcfRiXhAbtGdc8hT9umq3a4sNU6a
Yw8JexVk4nITcEhzaoafY+smeF59bKAcO31jyDHFM6IGx0ysP4IdBONeuOZUnFXUC2IM3Kuxef8l
eVKB/r5vZWfHv9JttUfVHU62oMxWZ8dDrKz+M4QUNJmNE5oipsl2xquu1lveK7yz8BqM9OJ6cZIM
8zDSM0meRjp1vcBBfO3RO8M/nqIeBuu6JeLK3H8T0x89xUoBC9kZ9vIp9ZYCXo90ojW9Yh6WHFha
vW5nxYwnMNf0L8BwtL7sAgKwnntyBpx7YpZcNJyNoFgmjQuYubHKnu/0T7NjiJqEZCYeaOA0m5NZ
0vas/v2nthNJp83PIS5WcRF2AeiOHWgQ5T7fUGt55wiYBvfWVLDvtG9DTDcZ/RWbWlbIvQV5ZQ9t
mCbRHiDv1/YPAGA7fqe7M0MTQkjxBHZQRPOTB/d0bXp1kG/LYpVWZx4cLq1jmb0ErPnLkb4I8jMX
5sdLncxk3Zk9iESdlcSba5rWjoQ+RPX+75SrQz1EJJQb8DpBUtTsNIuwr0ntRTD/wdLaTcNA1kOe
WoHIss1iZ91SS3T1t9gSm+EhcL8HszYipJ7f0NmyN7QzQtsFUwvHijhmG22VfbxzRzrSqwMigfv/
RjMPaeknzoGT8gc0+mecVLTOctFmMUkeq7AdyC7+CvD8gIXn/u/gAzGIfX75aa1+qjEwoUeEtA70
YCS3TqZrmpnukNvndSbsHBNVz/bkC1YILYNe5V5q7ZCwoLGkcBcrZoAdcQ5gC5yGV6mHTH8gKXuz
Z2uWMskGxTD1xFLV4xm/92Ybz8LFgq4wwJdjNUPfMYn5E7MszNxPGv2nUNIXB4ZI0mULYBWWq2Kj
sggpzShZKi7fMKlgzoHHcYzCjHH9eke4TaMmyqthoZAcc8P20s+fXgEG1XjFIwimY4kcbe2uw9Dj
GF9nu/yEq/e8Gpkv2UydKyoqWQZwNzCwkrZO6ZrGeyy5roY8v3gGNLYNezJAsAlR5M41gQ0PYJ4D
7fR59DO9mBviH6EH+3vCVRnn8BZpaFXmDJj2ED25Yx9g/dpjzdGusKHc10qniqqPOOuxoubkhXW9
tE85IASIKMNpIMAdHe8DIhRwpPRTbFd0aRFXRBgYv2LtHtVirDzkqQtAvVkdku3yFwSts5z35JWN
B4J/muM/EiyOkeRkxQG2m+YAjw9YEv+JgPOOSMHTLbJMKUToT49IlZc+4HkYi9j8FuG2NAAaOR9T
PV4FwIUxK3SKwOIUlc/dJSZs4PXVt7gG3LwjdW4baDN4hL2ozsM5VYDSHbcdHU5+S3e5VpcB6Yd0
PP57iJAl+W6ii2ly/IAjD4eZsCvgeD+b8oT0SOJR5EvGUa+L8kpDNc2KQctFL7OeDCyyfgIfZ+Q2
PitKgd8wYZUQc5pMUOGld/NnnjEYKTafPhLicx8R9BI2OGgl/WbdaIXZ0KXWKrvF03hf8LhlLgqY
e52BGnMy8CrDIqJhM2emWIhzUVDAL2XXsLzdcniYZUUyi8/vqCP5Ln2VobhMS6ukHgSqzQwujOCM
VDYRuSfPCVtYmVYbaN3R1G6/3WQ8HHDkBDd0shFZsQs5MOoU8c60Zn9TCv3B5efMpfVwhSueM3EV
hbv2SHYACmjC3WYSPAB2FuMRe76KKHlikY53SWodALIoR64wzZuIS+0KWgDhEaM/kloeHmAs646l
q2ycL/q6bccEeYTscK5FedVUSAjKB+16gG4R7OlEJ0yAnMMQq3IPnMndvm+mVHVv8AUoTlHmWRiB
JTZT5zHTk9Q11+bF8t0kjiib4oWRZHXemR/Mab2HzxW3gJMV34tjq9DkrU2gzDFIPHcPU/8LF9vB
GJ4wEiJPAqCVovHcnJUT3ESoxcbozw8z13Xc18GDndchx/UDYvYppvLG+sj+ezTESg0FCYMDPEob
dZRK2TqLohPHmPBqe/M7a7ZylBrUaID92i2Ugm/lesIGz8rNquSCqE9aztH4MKIhwoEkdRnv5vgO
+fm0RA3uUuSnGLs1N5cnjW44P542NSDHxB7mPvm8mEFjIbJvcOCrD87KuFuyj7tmDVpIGSgLTl4/
aj5m9i8NoNowQMB8Zc/K34dNvRJRy2+PhFy38TX5BLjXvRP+XZf0xmyw+FrwDQ0wnegQdcR61RDC
KEmBvGDzv4a622GfRv68nEeR8Bcf6yr7h4ZPYFNgcX5kiNMnL8N1PKb68xmatI5ukTbiI9kicipD
YicKHPP5l8vFOG9QU3/phdvuriJJtxyGCUnDR0KNl0Lg2jl+f0TFvCQh+qHa/C+20wMdRGpb1FRZ
8PI8hCvcLlts/B3ul2X5hMiODVLP1TWzTkfsbfF74ET8mPj2t4NIEOb6PluHqu4vS1/Cth7u6F5s
QfqVRN8kDVGBxll5dZPeapS4kuR3ehmDrC5MfeLuCTzCT2N8i413D6cx4YSTk7ifhu0U1e3/IZbq
sbnI+/M/6zmhVeBGUF+Xw1kYUivnFdSo83e42HI7lUDu3v9GRf6yOJrgaQhKuSjp+sZiYWHcs3Ts
qiRxc+zxhAZAIpjy2+gjUG8afVgiAIUX2ojOazAojLRfNmJlXV9NeqGuvpTI+8BMOrjAlDy/65Ee
zWjgNDZPBLOTR2NSnsWrfI6KZ8Ie2PGSgNWwQjHR7yKwueRUQN7S8TY4Z0A1lRXvd2rvs/SLQubx
KWwXoZGLZH2S+38kFdHHt84aye/xdHkNrdCLLO94fZNpXyfjI6eCkN3iLU7EZa1jA3X8JojQFAsi
/CIwAMY4OLdn+yvweg/Kx2smsoISUlvdbeX+UAxrLCeLmC1490wnGIfxtRe7ktiBIxMyDHCPFGbX
V1ry+41+EhcdeCYH6U+X08bvAw46f3AEYw5CcEn//T4qp0AXCQOjfDSbUc+Vcxm1Ti36UBc16L4H
cjYck7LQFLViyyTxSApEpMEFiQ3NaNHOYWF75n96zqkfYbfSdkOHyowfc+i2hil7oCeUV6o8POOy
f8f/+KZQxErfPwisnKi5LxBcUI26BSETu1wKrvu7liWp9Hde/ToRTRmIIblLGuvQgQJFsHNsWL04
n53575WmWz5DszBXPKcYIU8phS/oiMtRagdJY99V3o6HJ3LtBN3f3LovRl3Z2fxcBXRchyp+HQNO
gcMfjKE2SPdnqazej8eMfUnFXgnK0aPN3XOPjjv3JNVfIM+JrrQHSmv6izPE5X5xFx5tNzOTvEsB
hHaOYdd/LxVG2mK30TEtg0SUeoc6Mo8SAAVCtiQ5jxslR16sLWje+afkYysdSGSIfKTnnHFZBnWh
4D12/PwQP3GHs9NbGuPcLXMMqTIIxXbYo6EXPnBG22j7gQ+ki8Ud1ut21msac7N8pFOdBGnFYOtm
eaorFfJdnBbbWktVQIpJu/wAvdqi/IKQS0vZPKcRMcRAWfcexhfr8ahB36S28ab3uQwdxIThUfxg
FTmzf8uNp18L+A3f2e/XLuCoNib4vQ2tllJUDO3IKyQUrgCowr/sNhSAdrBDyrzwT8kpA4zwT8a+
D1hdq2+I76nR+c5vQcpcYLD7Ansg/t/ZyCZB9Pt6hK+aCAuCFucXhBQqNt/4l0oL83QsbEBw0o/f
0OTCDvs7Nvq6y6IwKvCFwI4yKfjZjxhCo1e5YVh9g993D+wAf9xzp6QI37WcMqciMMTIunSzZa/r
gLnYpB4FFreeNzH603eYre6HMUgxP5gnJZVoc6eKv8BuSkWmUwcAdP7EsOXSJEXauPTqBxGn/MQx
l+QPCYm+RFjQYwOySUpvGtZZsIr4XV7DBtLEgi3pmumFuJJGMVIXiqLiYzi/zqDdloYBWp2pVZaA
FT+9Q45bTsgCNpKDakrVE+2CsBy48ja4GeAHhiIxiFw/sHPARc8D4VgkDffLE7qYZii/tQvELgNV
JPx+UiMVyFLU7HJFdhF5Y/Q1O9NHt0EJOFfqGegNJlF9UW6zhlZor2PeR9lZpx6KdxkyF+DN0Ggc
xIluRoWCyKBm+5SQMrOHUsVQVkZJekibNnuTzqgWVU3jAtJLfOG9KSl3Fc3nUlcSPOVtd/BXDNhV
EWYgbnfj1BC+CSbAEL2H28vrpTtKOiLMfG9nUiADTDM8c03PZ52U8tD2zBiIW/Pd1hbw4HS38dWX
p4IXYGBd7fSiqlBAPx879Yme5HWESTSzIoGfNwYZMRowpskflam/VrvutGkjyEeFOhLgnxFEqKjM
VtwG6YgyL0TTbjYYmYBRVBBqVP3tmukC4Lo00PVeoBd1afjvA0Oc58N8j61REwNrF6kGSYcN2Cke
9kL78dp0oLv1tSPtOZ/8G4I6ksJJnRDYb11qFbd5gi2/oZj4er9sYreP+VYUxcZnPLiebNEFrZiZ
5ONMIYfGvVtn57HX3wXE1VbZAXj0u+FqRNhq8WYfsZ35EBZEppTorhwgSsIQx2LbxcvJLtOM/h2P
pEt+lMOnMPfWjBS8HBQWB7K6Ck1n7hLO1Iy8QHohw/dVZry9xIWANsngEthF3hbB/XAOa78gv0Vl
Vvo7bjD3JdTw7zkZSf0AvO19kejRNdpScKUi8HzhpLDP5MQ8hGgGnJl+jJO4uQLM897zsLjOKWlO
ZOHkgJCv3W02QzerttVs+K2S38vSRj46YXgGLrbtRihBxQfxqNKQJl/uvuvPZqEVcMe5amT/hnr/
EmbVolxn9eYuFeNHxE3G0TKDBokxWijevE9U+3lPODeEtkxf8h7qwnor9BY+YDJrdTfl4jZhZtsD
YvwlLksC6VDzkh/v2GQ7pLt66ry+jJZW0sUU6UVuEVrSBUAKZgN5aSLSODKHeYMT8f9SRFWrC5tL
d4LV5cdd3xB51MjBahvZofvOAko1gDj+UvK6c4fnRsM+VDDrB7AUkyHGb1iHy5xeGYyr7GOs0i2+
E6i5+FRX8OXGXOeH5huNi55P+X4ZDYrZHWwSBLh3C2fmKdGdIIvkkfIS9L5Xc+fb1LDReMX1IxRq
wtRLkqhy7wDwmOwJ5GOEr5Ldhf1y4Vh+X/B7u53lTTN9TAiblW3P5PgS2T8PvA2hNybdOsf0nBp2
RQIlfe7UjPmKAWnHXtwM7DBVuLKGS7fABkNn5gld2oGEdCSv9qhLSV5rpM24HaC+4+AA4XYqkhNw
+AU2xKzXdcP4wz55g/tCAokAsqk1rYnDnvG3VzPLY/lmrsApHmfgcGIJ3p3dC7pGHp/d37a0/mIh
niLVporMkaLgtKBUj53qHr/M6gJcVuYSc0PCEkVJHwdCublMVH98d0Y7c0JNsvXfHhB3Zp4URBQ0
3+VjOobb2/k3B5Jrr2gOONgN1lqJHrBRFIz1p1i2Z1faXgpy2+8j1QQqaZFbuASTkLaI3cx+sb9S
oxulWigZKC7I7PPcl20OsJE+yAMirUSvwYQgWbDlUYwTXUY1gIbDHur9irKu0+B3hxKWCPvCGHbb
avuQF3BL+t7v3hWc8S8qra1cyoIyb55/MUKP36HhK/EFg07Zp4L62q1LhZGzs+SfY5jk+qQMgReT
9pLKYpTGb1N9h8egvnnCUCYwsOgmQ03TqkKDXmRce41XxHkcWYU8PKh6AszlvuA5x5Woa/+araoD
nq4TsptZMg4uc7jwc5Mq+jFVUiEtDaLs2uAZo13ZaJXe+Pe9/IhaEglxKghDfILBEVOTjneTBaS+
/N3lTL3pZi1hVTj3D99XUupcBFar1PhVYTAuqddWkR2nmDL6zfc+3mCXrvIx9zZEoznmSMBXnbOB
q9a9FbOgxXG4cF+ecs6zaziUqW9ZarCTcnQ/+iCIduQHbdX4XJxBKohFkGc5AkFzvUBFsmFd7K1Q
2Nwv5FJVoVBzaYSl3kiGBb3f0gkQsxnp96oDkqZL3rKVFlNk3jqWQAyY7QxvZVM2DGLRl8BrinkT
Tetf/C76WVA2YAQ9DW80oDn6nX3066F1CUw52TYKKrfL7MSi2Y+HMKM32taNDzKEOw5NG0WSj3TF
rMzcmMhGUedrF6P0NuIjFx+VqlOJEzLA6UGSkM5XINfwuDZUoYb6AWcJy1Ac90u3SxAt+ppjsyg2
c0VPoaRrJtralNf7Sjjqx9Y06IA2P6mrMM9ZscR/HISTNfZUc+iJofuxbk0jem06uNEffo+5YBtm
1SXzYDQ9UEUTvoW3l8cwXNm6VSquXxvd3N2eFvLEBNoTyGffhUv6jfEK5GrinGlsfAJgafJOp2sP
frthWBhqaZWDwXdJyb1PNAI6pR04f9o5NxE9sHHPy3oPlGGtx5mbr8yNFHrrFn95kmVLWzg8LcMO
ND3QgewcRB4/Dse2y0WFRYjZRd7/c9wfuYe+ZFiAZHkkwPOo8hl9RHaHdNSS+BqZv8CtEnqITXK7
oVI/XQHXl7CbDAjJTYPwDL0mv0YzJew1sQUrGTX4mC7MuUBXpRqp6W3QUgVE3/s6rQVKBX1Q4yWG
aUF8m33RPXZiZokCU8RC1QaP+iNRfe8iNVV/b+ZwykdY5satXwxH4d6Mjx+DAcEyoUXxDRKVL2hC
mDFoehxZEWWYNX5maoVcoogEYU6m4GCsTffOT7XPRwJHSlR1wyg/a2Px9B/0bcRwuB4ybXGqChV2
CTlb40lMGaYGNiOdhx03yhuD2XcaJu5bu85bflv7Uyfn7Q1luAJ7hNMghNnt00ta8vZ3DQKfqXLA
WuxavctjaicM4YTtvxkt+02FRIDmRgObzUec2nA5NEmGimF8/jJRczD8xRvFlyOKGTFppo43hp3e
DI1nF0dimGPAZ2uF6MoWMiz0+iGILtOOiWWmFhbeziTM8jqz/ezuoJxPzldWO7gaMTEX9sQUh2Mg
0VMZEYW5j+UDCANBWopA62GUu8m3jBdPteFvOtrswoqwi9L650H3f4Dl6JIQSix7ZA6nvxgXYrCU
wYfdWCUcrP/fj8W+Xn6ETORNy6bxU8KZpw+o7hGGaIXij94OrTycTR36wbgc0/h6OX2qZuNxq/8c
BMYlCfQlnQIbUf9fizy/Bq7KhXo65cGOfCy/AFT31tzX2xsiUfLjgfnwMnq82QNC8hn0m5Yclv5n
lMXzfuA1lOBHp/u8rAHbCfIp6w9k24l1+LWvTxfMqnHxVGrwIUB2R7tQr3AChXFkjYTbfP7Gjrbr
et0tQOe9/zoOWOs3+BeM2gEOsYTcETzbBxoHPtqHhKstsl5amfRRX8bZ7iVh+KDl7e5xLhZwgH4u
/PN909iqmzmvYZZClaAzxvMxMQqKPpCgUQXBHTKiUu8Onj/ecDxFHkgywAPsPPAp801DsTRIFF9z
zKoUYA1qhbmS9bDWv7/lYj5QUp+2QWOuzzwcb02u+J6B+wcnqXUewr7YdVaZv3jtmyT30WHgHW0P
ETW7YZ7ecBz9dFJIM+T2kdYOCJMNlX949vrqQWQRJ6FxR5ujfZ1O2LclIA50ot64bQjwPIcZiUAY
AdhRAPbmFHNjJCYmpGH3XSse4ttSQwJfbvBvKg6+EJPowY3RJdK39lh0lq8vcU5Ud+gAzw9BZ8Sk
V9c6bP7siUcl6BlB62bvFtH8eF1v2IJ6/NZo5Uy7mYyUOxm109Zm+hF+XgmcP4JrO3MpT8ZHIysR
tXHJ8P6Lfc1hB3rq8ICpSDDS2SJBr/rUMdWM89wCjztM1Y/4yrcyjsaDC4U9+gHSXi1PxtsXe1Re
2FCzJY/Ey4G+FMLrGirNJ7M/ARvUVHrXV4BQXIrDH+cI+H22NS4LbOp7YCQN0jw67aEVin5U9e0J
CylNwLaf0+uEyWGwpDq3tzMDeUA38dDDgrbBDS3WAdxxogaiOCi5lyNUz+BHJcCs4vsdPXs7e3zv
DiZNWXaZx5VtcjAOsfzY9scji/RoYr4rAcR5bxo0jAJdKejp853MumjAg/gv44O1hJREMIi/ij68
EDKh19ebvP4UKRCEXTRVFCf4OLixuHtHxVE10A93TipuD242Fim+8ka/+9Sr4glhh3YqQsYY2vy+
wXHNlf4LQaIXVcI9mI8Ym821+Wzgo+Ra/ki06Xsn1URsjtBf9sOyoyXhMPhLHsUBgKRqOCZ0bcWo
UinCc7vXHNk38GuQGPpBOfRC4CYJjvx/o2NVrI+MMxhdaGtxX9F4sg82KvjGl9zi0FfelN5D1rQf
l0daTxiL7XZm1V0xMGLZQaD2SW2TB5iuJR4a7Pgc6kcbWXMEc6/0MPLuCkYtLFZjI3EC/qRgtsIb
N/i5GvxdevERD5zeodBB5NPiKtonSeBdgIrY6M9K36UXp1jdPPkVO9vX++MLsDUISXhnmAaPP5AM
7kj0C2K4mL0PpFXkg7a23SRw1B7PpjZiFGIosVWR5jQpM75tbnDYz6cRCsUPwpnZfzolUtnDkJfL
GuU6s66LIDu8Z2UWl4I0BQBayzB+6zBD/Eo2EghT1mVIXBVVn0/8AejdmeKzXzOvmcra/zdy/mIJ
I1OZzoTh+aOsu60goNT4vPa8qZPNzQ/lahb/P034+V6RIzfkflag54CKlzt2GOYm5O/OYCRMr3gx
5LbYDvj/SVez5r/ZxihM59t51Gaj6to9uQ5i6Rqjs5eAoXzt89RJYHAAoaSnjKo5YzBGgc1XyIop
l6RyrgIm8hYSLioAJUG43UmoHHsk3qqqz2As9W+Suk0NpeuBb/OmT3yoH/XRbDwp7fQJFx6LK1U6
4nlhcJlojcFGOqV7DB6roryVVawipTuPrWSK1HgAEZS8ULOxPLIXx2elNUZqp/OGs89kNH17t5yL
7inwiqUn/2Z+te3GL40LZ9SQy+sJSgAQeQejGUoxOvsSBddrzNQegecdD1s97+/RkrzA8wyS6ZSx
9rTIZAFgwbKXfpDNTdyUowFuJr2SrPpNHxiIybghBbFF8fvvX8oLjfw8SLMDwJdTasjfC6OpPtnx
+q08dQ0EYx9gj7kJ88J75rGjZ0EFZhmfP9fjMaSSryDBt0NvW2z5rZBr/jA3dVuGisaM9ZaMv7kN
BWIL1QHbaG++EhjUfGeywwsZzLF9yWnSafCPPFngv+/NnkpEmzLep+9CxQq6b4miYTh3zE/Ug7oc
mYgat7ANGt7aOvjwnZiesfrNZEQWgjoPhHuZSa8ubi7P39iy5dr2bxvety7r6CCKqmXMfse/xzEs
KKGQGCNYp6+GtZBeTjRpBmUruNHffsSwLo1kM5VgV3+rbddb3v5nXYD+oCgHCUCF/K7fjiFtv9Br
Ngv5i8QrVkAnV/CMEjGe3uKPOoUFrNcmMDtFlHJmAFVGv6fSh5DSs0wVmwpFb/aJ46/CQDPv4R/b
kIG6aoX1k/6GY8qn8Rth3iBumem8p5//TKai4feD/Na7RMhLmyzvBe+3AsajN+26SK4GE0Dh3t17
AZFj/9P06x5eQBz03Ui4q35aUnaOcm7a5+FGN3KAT4YQYnskzYgvNKPiGCwr7HCS1pE/5yBRBNlT
Gc6QgPq5DxkGMxXXlznhlsxfU61EyPzxj5BibrqN6n5pQteiQVPiToZQoDBWXdK3Ue1yV4zTvCXD
TydX0UFI6DkfbO5xC37vZEVARQe4CX4C+myeCHCjynK65kN2XsXZLd1XpkpQCHL9+/30D7ES/av9
VUSO0LbaJw7KaiBMMdY6sv16SHxbT318cf7JZsQBEnY9p2znCc9xLNh8nk6wsvU1G/iNl/uJbDmt
CH5MvGrqALloKC6uProK3hQq6IUWU+FYnMzcGfyR3ZnzzT5K/9/Zx6E4O+ilP0fr+0I7U+AIa7Nz
GzpYhGHcfWAfKZR9rvV+ILFntsZrSn8GxRdX7gsgMHqxxJzY7ASa0foqloNDQ+vnZqIjttWnaCHd
VE7HoQ7Iy/dJPPlXJybR8ybim8rVQDA2GPJ3fHsWTXDNQ36+NZ4TKjapSVL0oCOsCzwWZYk8S87G
8fES+6oTXvlRJ9XtPOlosn7ojWBkVJbpNx62/4zWRc4oRa5lamkLyO5vPv3TpCeQgJOQT/PYJSpV
WR/hBpXri6vyOLhAY2UyTBJS2VTignA39GoNoHUm76vhTf43w4ZER06O1Xrxci6dEI3TJcr7VIOB
aBQeWxYlP5nRAHPclYhuDrH8Fii2+5hU5l0JhKeeCnJ46LLnMsBSJCw1zZz4NQ0cFhVzJupnMguE
pmBJIW8aE6TjiIecb98lZmBp38poFyZZLpUhnHB4Wfk2uO7zwwpuMfXybnAEt0T20sXMaoIZiBJi
MlrCTlV2+kbkOjLDKxM8FWOsQBSHNQKP7Z1Ld8PjqLz1rQQEsXmRAd0Vp4Zm0s0NMYpIx7ak+y0r
ON642LLeRZowMwP7Sw6B8bHvmzTqJ4z2jxjspxtidH87ESUkflERgTEbpTYUBLh26bwtb+ws9b4D
m7ADImH19agKUQtaqusLAVAwq6aWVIwpVG+RnyKV4ksUXWEch/xpvg4suN6/82yS3ltFPynR/mn+
1PKT8LKoL57U+DDRmS+1qdUbdqS4nHh5FOtpUTyKJbXU1e/ZUmF1zAEIfQfPg9hBegtQ+M2ev26N
Z5pi42VpO4ZP2MMYJ+0MEX5KCEd40Y4LmRnffaTy/K2Tnq76x0s6g8D/J0h3hdfO8d9TiOD7odP3
N1AOgNC0uvoFlEqCByBmoEet4f5ybcHctF18GuwKjoeVokaZkMuaBupQGXpvt/80XgRtmjgHFU9j
zbHOoRf7BTY+iRqN7/n1kEe2FjjjyjCJwXgMkSog2hYZvoAUu5jla4w34qP/HErSTsSPBByFSlCy
yCmvIQn5Ydhp2ori1MaHIdA5n5qwoOKje884GBDx3o6U8wsyRuBXCdTyLr4BxX6CohA0+q6ueI7E
q72oF6JxdqXjsC4ukkIGDfyv0EYvGYq/MLhOmHrvtYlNun6Fj7siS0JoGGr4LxQdbPMNSVxQfOHb
ZOmwrNK5tiHCtxTq8jgFJM2cb8YesCp0JY43YScyMwcqsfG15OvWOGiBbgWzrQbe5iqo+xbGHLhT
aQHclUlCx7Eho3IKohViM6mrL18xDWM98MoU/xWqZsonGq0dI28uQebngFoQ5mCXTnal80kgQ3vX
Ny5Oazq/FxKbQ8v3bQkKevuVmqBnbIdYND75JGa0xo5LEWql6OZbMOsI7PYE3pXRDCAjkTi5kImf
APFXm/OuJxxzsIqXPOfOo2/P/gVpyyZ17YV9G+tLyIDRvyvuy9NVkThljM2+GNzOqMg03U1a+rnF
3PRfmlHhoPS+BtUFSCCmC2tfu2Nr7bhLmiw32DLYxb5h6YwlUrZgScQ8gPeAzXbXaEwbGDEePjuc
xyym6fLVnSYYBBww6ZS29mBWrxVyFrOFNnOXS420nzdlGwlgWmvfi/4H2CF1nTccriBr0GKd3jC3
TD3mWYRFBGvs5yMoy5Q4sOoXCsv2DjuVxjWDUJPp7WUA0g2psmk24gERMPzjChtgxp4Kq6fxbE19
2GGEas/kMdGeRNdqZAkpvMPAZH2ptZ1k2UAsdt6fngWKBdkmY4A7osHTOd3s8YVBcmDbiL7xTF3l
C/JbQUSSTm87t2vfoL8PLC4kzIgeds6DLn56bXm0P8uapRpv/i/Y1bWXu/TDpz+V0/zme2JE8eoP
gL2VCdfMm3KpwGYCdh+gPGNRs8G0obHgfoQKZUB6xyUk96Q52BsZoApQO1MXkRVaqucLMTBwg0TM
xucUkA6BrJn4sGKltZFzKRYlvrUQpJtB97gWoz9TwpUVeicbcZN/eMNkwKg6cJfgDVQdHEquv63t
1Qb7M67BwPBdMPcNbZgUD+6sUvhRSU8NpeAEJQeadCKFr6CQb1qBOl1InzHfr5lisJ0QMsLq+l76
FbnUhNgpRMqejtIYXUzVl/of5bMsIr1uaXHl4yZiHcGoYDh2qgO63mZ/ioX/vWyxGz1sAXB0lJWW
9hX9LZOfdTRlnfWy8Xv4rmxHJ7v6qPo7AEYE7hxKVEKoCBdmWDhCupWl33NAsjeEZ7caVU3RzYUE
SnN+8sqL+TdVK4fz/lcXBBADSe59mzf74F8aM8PRjFzNVXt3q/wRdg7N6DyAyX82aw21zWaZdDeb
3lI03LZdAgzIlq3aiLCN0ZxNcokic8jr09iwvs/8vEH/c8nd+RLvHVTkjAjF8pNHsf3vTTju8a8k
FbHQeEknDc75jTfB0FdAXi3TEr53d5g5iAJH9UkdBk5kIC33ZqBXUe3cZ1Zf2XYcfhH2Cw5RMoAE
qP57PFX/nU3Ug0YJlYFoTnQcYQO3171RbHQMHSv2CQLlfW8So2SqBLsN33834TaaRDFeS6OwnmmX
Bxgym/eYL05OTmneoM0d1MKkG6wgEu4Qa2kX402ZqmhZ66mT94K7Faf3Qu7nbFoiN0Rj7wgpOGrZ
bw7IPTZfS6QXnkjbAacp2Zd5uzlQJ1nWM2LLsBa/NakhW0N6iszXdIrpEZvsZiw5u0501jsddWZu
wTUZl61Q8rE34JIpJO8s/bWPG0Gilz8c0JBgKBPZkHu+b6yr+w+nVD8JLHCMVafRIzMax+c1Vwhj
Z86p3GmDRp3TQS8NEB2hkXeQGdzNl9qq2J4S5CW7KqumXqJgfMXkoSOeBwA5udKwFXuuz14dYdPt
3RPVhX3NeQvxeg8fE4i4r0rV7e7/CZuEboJQ8QbOxS4t94wXob/DIhpzJLkaFCPaLQXQCTrxb5e9
uWysFdLCbIsTQ+XS7R8KjsxzVUC+8uEuOXENVgVoXTTy2n7krLRUg6CK8TvEdFJ3Y+kSA2tM3XNF
jNi85BSHeJm5DsGdsGoxtHSlQEJTqSbG/CwlH3E2C6Ze5wZNSu+orERCWOcJDul/OVAg5VBzdwXO
NV8OFHysyByrCaR9VzTUYPUeRmUJ4ZQJs7gVcehgEZMqccOqMSWSR/sXX+aKi7gCWi7A6+W/TPlA
2No8JImh2W1npcfROaoTrtvHNM/qwXxou/ye9qJsgbd0rxJdA1HknjnMvobzF/lvdn21HDtDKbJJ
uhLqnN8P5i1VV7pqprLzVjH5Wd1MDiGW8/CCbYDhidzrlvuFiPFrt6EuDsm3EpXPerXEnXNTIly6
ntmHqSmOFwoynfqyV5QOXXbRfiWwMs46NJQKNeYXDdDrULpRLDi+cwE9FwO4wKNErN2ARaW6ovp4
fMDJFp+EtO5g0jPVY/ypgKRuz7/OSrSih32cmkPm245Km5sI23ewRcSj1E/LNWrL0rDOoYrQQJJi
ii5r9dmReHLxztKqgTvqnSUn5pyx18/rbXIY7PEmYOg8U/8zC90SXKW8ojE8MMhSdYulymiS7MNj
iOfv7JUA4weunn+Vwqp2SiktJbIMMSUpqM0DgQqg2u6o4yE5i5KyK/x2svU9jsz7xhUu1xyRj8Uw
SNZh0Q03cLpEZNAWtT+/IfYZW5baaG8eaZhKpY5TWLXuRTJSrA0H5+T87tRWUV0MmgKV5DBqBkiV
fVwEjfojbYPZ002NMOt2/FF1E6+cGye2cdRSdVaBrXXSSwp+/ugOzgIaIYzjJSVp4tcbUbrmpgM3
gelnQmVBnEFla1c4cu6SRJ1cB4nZlLVfCAwJrqjTigOKQRmKH+R5kMfEKsLpX26bEfavzY4cbsih
0limqUJ3mbSwQ4xj5ETPELRyY1FpDjzbY3KQODsI0JQ25JgHKvhDtOARcdo+p9LDieIWNfUKGaYS
XoIejX8+W//KusKNWMk8UR76f+72JQAUxWTbUDYbAT7LF6ilgKZkiXuNTW4EYxUomOVsJZ0wZveo
ucq7TyE8jAfCyR81F86/jb4b6NepO6RvWoMAP+xVJNnZsnZP3A0MhNR9lzys0grzlW5niRGYZasx
fLE5je5k1KqwPJAVmLN5D2mk5NkYhACtTWKdkvkMcMfMfC9ARI1WmVZ2LzHNrVARFNMPJRfrU9K3
c33EtYpyJ2/5dqdQ+CulDEF9ga0vpqalusaM62IFDkGAZCK9xio6MBzP6ZGzXlNIuRs+YliENGHW
PWua5DQyZ+tLX0riL7B/6WkR4sOeIJQHDoEKjZGewvUK2wKUooqzO320vSBK8EmIfi8jfawGPE9M
CQuJV3Mr34IUviE8sMYHN/ImEUh+Xh9a7bCY4W2uupktgWnI5H1YySFvpVzvBhbNVGX3NnhT4cvu
syfkdGGEBaBFmaQwUitq0IdNCiKs2XFN6XNf0Y6PsisFW14tDgpWLKnw2jwLnR/WY3Z6bdr116Hx
x7Kw33Le/mxYipbyrGMSCgqO+Q408OdlNbQUBzl/cGjd+xVytXDtRHg+n2LrjpFA3s1MWfY4WwP9
s+ugOhjajj2q6fiC7rySoi94+mU4dBx0hmBNWEOExoAiyV3rpwvJ/IKt9Go31gP98r0EFaeIxswn
SNoQPix0TS1SyFAtr+5OAi38eNDIiqpk0A+SOH0vtmUOv6TtO4vlPvW8yE9u6ce/UfCqja+D2Gfk
xXCY5FUwKUutoRzygB/TRXmHe1FgiTQko/weTHsX6DpnYLXUpXop61lvOqoQvBjPK5mFumZLDHj9
O62kWRYciB8+bmlKtFJKw7t+PIY02bsRP0C+yHkBad0gnZsEDLSA1yCv7UOS1q+Lz8uF9BzKp5mZ
XzTr9OLt140aMGv1XPrb9WgsBhAjoEooE1uSmoSL4VmMcMr7h+5Vhoa8DCiRC7MY3qRPm+7JF69R
63YK0vCyhz6mjfo/yMskzqSy/EB4faqQ5gSUQzy6OvBXcb0JcibktnskxnBMAt7WreH2D7ErX41B
V14bq8rgChyEGe+XNvRsUc/ZbtiMB+C2jqzhSSt8vV0beQmUtjcjzVcwXqgdnyrFZOGF+jhx/wBW
q28u5fxnXsRShTbCQmhIrOD+Kza2I7aIpiX8noNM4R52faezoWnUI5G7zHTkMgwfbre/bJDcccqu
jueZwrNvVujjDRC0xYi30iND+bXOCfGI7JgBJkObOd/oPU8navDCbLqsdKfdWI36xEf4VmwbY75O
h41UTC8HxSUyl5eSjnjQmHWDrfO6dA5O6Xh63g2H6fVwOAQPbQI6x2/Bu1PNKd8+s8Lu5FVQoMWF
+e6XL21jTPw70qymC8PP6bkJ0y2LxZcev/V3lsJQuXKvuEdavKQjgZYeHb/OFSbz8upPbn4aFZVl
1T0kbB6IR88hLGUkMc3a76EW+qJQmPUSz01HZyjULKdH8F/L2dAb8kPA0cx+N2eDJl1Mss1v6Z7u
i1AduQDp2Abg0T35b+Lk6zy+LDFy0Ya3JTliedXCWpv2VdfL5D9jVeRF3xoOd0ikTibJxkKXCAe0
NQ79AmQJY+I+5OuHqjH+ia4JNWsGG/d0/j3ofDdNbjm9vilSFy8cf6P8DneMExlm07wLavqwnyA0
FnQM6Vawr5H3zU1ifqczWPHn/3bXgZKA0Qa8ri6+Oveg4K6NtbyrqlvaZk9c55cDivL3MHc0w0e4
gA0O4Vwa6mMDWjGLV6g0/e0tKePz+xQNn2bhnMzq6J5n19ABhSXk0U2TcZcBFtnpRL6z5m0mHt9R
JU2BHWbJg8QYzDqqOXNyjXa/Qbaqr8LRXkDgt/KnP7l4bGfQaYp4P8tu62+hOtp6J5n5JO4JYGlp
ii3ua0J1l0JzgKuq9keCmOihZdbbMeXpAkizyf/AzwkJUpLvqnWHzW8mvSnKS5YUhjlV2wRHindR
xzhecg2HwceVT1Yek/Q2Uq2rC6No2HqQ1Z5NlJ0ImEdOD8UBQO8lW5E0hE2LEv8AuFwIZpLhb0hm
z1cy3MNW8dZCubzLPoiZShjCy9/piKtZ9P3eaVRLVNVjtxPaNJ9ksjxyHYGw47CkwjD1D7A/glM9
H2HMzrODoW8u7s+zaWKVa7MxQA4V9mmQusJrcpjA5i8ua38Z6teSrHIdVeP6ONlzhcwt2ECN9ug2
5XEKHr7dwKugpBzo+UU7XONuBbvCpIfpcuo4wlqNxDQ4TbrD5WLRXP/8pI9tOHnU5T6tF1l7Q5K0
nQlEsUJS6fCO5NNZUCFkyR06k8VUeYFxrxkeLSpxXWN1lAvs8m+IAUbzpzoqz6CChOKevnqBOg4/
Jc6f185UNeqdjWriDqV8Zxj7fNfPDD2F30y5Wq8tNSfKWHEwE7YEyjKLXSdih9J3PR/efS73pIvD
JBQ8wfcTQsc3p1EkcWJAz/CZdnSi4hoZ4Hpp7Utl6wU2I6zr5bBJMThwarYFSMbgChXrGdB6cf4x
VeCEzUL4OwTktfYuUCAjS2MSzwEyUY70T4BlUe5aT4RLo66JOTzwVJoJ1bvo+9IkoZLG0GMq7c/y
O+KimMjF4eAchR/ubLmsJraX42tJyVPpNcnWkwwJ17WBb938mbD3WcInvWE/jdKeUTPAPTWcgpap
sUCiPECKr/V1ahuNPmDJSSJL34FOlMSe3oCi4RRf9TVsCIJ8NRJSfSFy8H1wlA+FjBj0rD1A/5ih
ywpmuckbAeqcASG/IqD9Jli0uaaOTyYaU4Tewh46MNJxMmUY7OQpqr8c3OLjUtVgdMVo4G5c+/p+
wQK+hbK+Q2Qng2dmdGzkccFzeppwSYzseWqAWu/V/d+nDjPpprs0CQvCv/L7swisZ6HoJzIZ+Gvd
LmyR+Ms4wNyuPNaCih+DrGHHScTn/v0DEsPYhNjaQDTg3kcn3hT7IaTWFnSNl2+nZmKJjrGiKceR
QIEFdOFeNBfTkQilXw5gwZmMEhNEb3/ZRQ21Cg02RFHz8dF5o1c3vJjA7c8H3uvQzGQNMGIFvZld
EcEUwTLQ5BgIi1ZZHQZ1jd5NWyb8JPRFUr7vUT03r3VctkEYxIj4nAU71KYNTfe2eqyOeGLtjTf1
+NLqP7MH+GVJVLn45Vw2FahvDkCGMerWs+KweUrM7MPpETu7e6cYyqfcLegJKJ30bEH74xVgywQ5
SpJ6vAbvFF9T0TSPkUd1Cwrx7JArMx57m2ovX879DvGbQeY7FvCSm11Mqw8fztra+rLjcOZQAlzj
Pa9xXhjKGZbZVMt1d1kto8C8rg/+tkT2XZ9hr7jjxFMd0kk5HZdZ0CgaCJ4godvCLx4hRUfYyQXZ
gjhfsfRKr3eGcuzQ10F26zDyL8nz0Kf02duWnXehKz3HUS5eSdP/gsx0FNbZ2HIYa/E0uW19yDP0
hbUi3d4cANItqRn87DENghWPlt6C26v94C7y6ghevFwkuDzIu7gRii1ADVBqT1muBp4Snu7rwK7d
1Sl8R8f5eDZNpl658Wp6YPU2xTzsUdmY/ILOGvE9Vkl57GxTrkrJFhxL+sjZTrO5VnVB82B2zeNJ
cq/0eR464xbbassouEuvgnqaV6m3P1KxfvDApTjRIzXD2loL+6B3ng6F5+EtzHex91WF9qmE6E+G
qo1VysIeGDREfgn4YZuL2/ZLVI8y7i/yAhrUuh0gOqev1G/iH0oOxzxx7QEpsX1vwJ/+x/nwW5nS
MzwIlani/pRTJjPwXpsOS5p6Q52BbFzGt+NdWO+oQRWyOyUQaHMk8Hz/8a3M/BLPrHvE0nSY1O8g
OGqE61VuHZsXBsg5j8R/YxOoBaa+fxBmp65apLApxiRDcfluwX2i6KWyZN2/1NYmU08wPaK7dB90
goGfX/d/qBh6PznzLbC6IblZtXX3oVT41EQdnocKppae9TqcRIAPOmvtBNCXXK9aS+lYsXmvhhFR
YpjrQmvPfF96D/yMeDwD5dZo2V/4E4kukGf6L9a8cAtMy1S2soiVIPa6iZapF1Z/A+vfvwT8hSra
JGpJFgmsUGjH/lig925VocZbfjwVhnhrB2qyXzk6JirSkVjnH7+m+qv0nKSyNnuavjoo0LuQEmI3
PjlddYqeQJBylxKWY5Es+lQ22MWTdkhlK/p1YGPRr6dKNZlF4d67ytWB7EUoo+YAEcKXsIZuyImm
BAbWkZD1n4rh6F+t72dmmPB40VMqIee9wFK8WveiTS7s4jXobKS7k/acbutrzZyYNZGX0MiXdWNw
/4MkxHqE8m01EF0vYVI9Up9r1kycamGCJS0KOLt5PURJYPaK1V6I9Om/Y8g47/2UU27fh56J+5o9
NPxSThTHH84rVBuAfBMtjaXwAsdFbYWJmyA7oseH4R7dWhkLHBPwUEbqRk8JH7xjSi5PO8MTmg2I
Exoph752RvX4WlsGVaYBvTOCl6GcBfd+VjF6c4fBtFFji+6hNLMOYNhPpYsk4k8Aat7ufedo1iSY
iWwkB0FkRBJEpjpNi8uYt3xjv4y+YfyaxqRuw7CBy7QtaNwTcWdzT3BEwP9/lM/8flDli/n+wUiL
xuR0IT4CLKvv0Jq0vqV2goMfXHLVY/+WZOqrcRfuoDOYm5tjXSAimRxV5J+QZ1kB3dGVfelNPgZD
G3wbPEFNSVIbpP+WXfLKugBPUlKr02+qhrLpoYaNLsOLO9P9AurSNPjfy2NufTriSYFUh3k3R8X0
R1LGmf+0L5qFNcavw6oIKbNTZWHvW7oZwleB/d6LpYKQ6dg6yWKN8BiSKflwe5IEatXY54twPA5J
R8NT3KZkHaXXRZ5+rqp2OxQMWqcoXqZeFLOFkOjmoY5FxKHR3/PhBIxJJvSXo2/yJm3Knil8BmRY
+KkUoR4UX7oLT+qzfMeFBC1p1keEzGLkCXjZY8a34DWS8mSyqmpJGKfLFWivH4xJNw+waOJNVAUC
GBCpbzzMWk6i77so6Hb4WDhJhVr+zhAf+3VjbnzKwNCI5tSi2fx34iPuGYp9TSHjPxEekorIDgHV
xPWMF2cXIFmuxPAvRIkwh9QoL4f3dFAH4le5tpvKcJ64Dttk1Pdo3SEaREWRnCC7pVJucdJxHnz6
2YRfV7M/YglfAJL9iWaNqCtpQbJ7bL6Seut13PPOa3C/02URbXghmPT+prUhoQfZtL9ekUFw5bAB
njkJdtf3WnVvvuJA60IqLaoYmrbsS9GgKfCCyZy43wVJrwErgIt3OvCpdR16/fwG9vQHF5kZRD1f
6DKH94Ko1Z9MF06boBdoxechCIUH0tjsJvAHY1EdLanFQxGMjulg0Ff+GpnVDgN9BwOcesOXcP8Z
c/UAfrRn6RDmIuYiq5lKdYJofrhi7Tf4FZL+umqQjpCUzKCIBpIWQxVSnQoBj+K1LPJSByV8HZNy
NH0cgW01i2DVl7j9BOmhYLuL5Txu6URQIgv0WmwIcO9wiBlZcgqDLGZV/49+Itk0C3Xk85e2my4W
7yPYol0ilEJMh0bWHcJHKcvoDFnrUMhRlRtTAa5sJlG54XhLHL0ZeyFlrtaB0wd0HI2yLV/AMvI1
q0BAzLJrWQ3LGjZ2ViAbDBAXIozhbZ6r+EHL5UKoLO/UswIYMR5SzsTurCu7oZkvCnrsV2o9crnH
3kHqa80Xc0ywY2WZfKuNMICNox74Mv6VBF0M5GnAF5ZgHnadQyr9bupaGkeMC/VMTmTMGZRaverS
Zqi8lDdSEyGrzUg2y+QvGcrZBphY05GXG9d4UmY2NquRIPnOh2FOjtHmkojPRu6DS0/5R+JcpuNf
5BmFmXGnmGMLK40DjpA4tDsPmXVbbvIx7OBoZW6DBj48ZDcJBPMKCr42lRhBTFOqt9azXwEkc+yW
R5WLij6xbzTtIeiSXnAnDV/dNRjqu85UBuHsDah1aJRyoo7fwaH/kSntZ/sGafEimBVAWtaJ0ytj
17zaySpV70HxbyJ2aNa5ahU9vF1ZdJ69V7HllUnuX4oM8fqroqdgCktNx/K612nQalthL2P1APWQ
4s/6ximXfdYvfXZ8AZJmDscCz48VphpQIdCCFAidJ6/WI5aFmwd2hI4lvHKlOi7oACs4/8kZ2T5y
IOUzlFWRM4bXyfmznLRw0rYERTA+bditgsRPSzSme0nlLU5HYiTpSGjgnL5fkUKbqoZEt5WbiH3F
YT7jIW9EndA0zzWpDRC5yazfDzcKfYiUxCvcn4kyiiPDMvSc4XMOadDzkmMayJQb17hdV7ZQES+f
QWbnVe4ejA9kJ8V1h92Tnf5Y+gISO3zdH1OAPydfPp7Qc9LABUFyvuvtjmtLzoi7KzLfZM5g1r7s
k5m1YaMX0BkGDrzioDczUAHSzXfxBwYnO2924Vll8Z4k7MOXJEzlouZyi3/pK3uAqeB9Mn5SuAnw
XELphoySeLwv1FBnd8zrFnBo2LFAGoe6zakwWitE2qVj7a80NUYrCcvWUuj62QDlO7+V/OdHdIWg
D+VjKsNquh+ywliHMZifSTm8kz1XGEpkAx0ZEHBHxz2czg/2sgv6Y//8Ooti4t6tBUe2liOc0o0O
odQXlWJjBtWAWCtfy9OPUBr7KazvF6v/c72p/t05LxGm+zks1zLJhB92BulOD5IDD9kW7aNidfAe
DyYaIOa3ylEsv8Oen7xCXseoOGcOKYh1yY1hQEWCbp6T4FONpBosDSMwBTBN58ZQ6RoKCPqqbIFb
Ykr0YAnnkCYKtxieo4lW4qGycDQsGhSiMjJEuARTClmzV8gp5xlQfZNuQAacKx41G/L2VabzOsFu
BNRbSfeX9xKbaOQnRjj/k2C2A5FOYiRy1+FEcsBFx+wKbersqcTU4/1UApQE+2rB4wHwO2aGi1wh
HXIx0uHs5OALyaywhYVsKtB/2+aNic0MV+rYvKrc0UyFMqKPZfbZySHkxZxXDCM2SKjoaBqL7BTH
O9J3yWSz+fusPtz20VYQNCbOaRpS4Ul13dJPEmR+AAJto5hcptLRDxSytnlobH+HZ+xjf+OKrMPU
gR9EII1KHAtXfAPkMON+MtOyldQH2rQ0cpc45Vb3uSrhFqwezJSfQh6P8cfP1qiTqd89k4YkmChS
Pwne87H8lywArCrgqaTavyDtald1+5WAbO+J5VojaB+AfZPO952dz0d64Jd7cVRzJDd50N+Y6AdH
OgOIQxqRk1KDGQq94I4dQv48AB3zQs6Ntaq/HGgKVcj5XXz65DbKtJCroNcDkepdjLttND+Y4r0g
wdzzEUYOA1FXd1SavrokLDKKmedyTEI0MI7iblX+pH37sWLwkzYivorntKio5g6icqRpewoHxilH
jnqpbpCY1myYTeO3xkMQ49Pjo5U51rz+Sd39cBS4poYlPEJj+NBYKpDX7e5HJUeQsd9vXS1su2ST
KRuNfi+z2Rrj/qtkOUlsPwHsiVDgfe+Ym5/3ZLfQfyDmVufDfqgZT+X8XcwCMbdzuAj1ebLV6wl+
vNewyJyhtfFthqk+JEgUPx/8W59124sMxxrnwQX0I1iO/pE+dxfe4GfFFq4v2cl3npiU0qpSS9Jy
olMxxyuMdvKiEDMxzRJX9E63wFK80S+6eBwr4f0nlxumi1ZIU3+PCwf4ak6HOpXRA0H3uQ5DlDr5
dhfhCjGbRY7pYT5U7dklTDqZ+nRGoI3waRorpioT6W+5NH0YEe5gUgEhRMxUt5qrJnMFbYw7l0+I
B3xD62o1qOwV47RlU8pClgVzDc1+uRPs78AcTNm8tmfSd4MimUPQVFnXflMP5WL2YPJPJYrCa0aV
eYT/oiA3AX9Gempty41p4RV1m7f6WOJAchETjUsQ+x/S1P8x1cqW4jYMLczI8AD4j0qR9ki2l8s2
QTB9mfNLJvxPfN+p023lbH/jApt+DUSDpAzUQUzay2UoxHld3mVmSoUEBKzHVeeHUCk6Nz99mH3v
dAec9tXOyp/SI8oXJ0qWiD+tw0rCVaFbhbm+OnIwpRnWQpLOC99bf8+cJTDGTie3rQMJY1ecp4UU
mSOCsJLcS3QJ72dn0Vt3jUrvJgyg1zc1UmnXL0XN9rJ4fYF3nAbhSKutDZdkOCuzr5FCBWk3Zb8i
INHEfMGKZnrOX9QORFL01sYqRbmV/unSrkJplJyjtmJqkMY7Pf+CwZvSmBqLjFs3B2rCfATsKmkG
9H+AeXZFD/JCx4tk4MJG8PDEqiBZ+j1q00IojgEW6JX+UpTSq8bJ6VOBbTHK6kj3BVaulPkIhglX
6rNjqff+LQ3AcU0cxYHlPN9G+bsl2dmCWnGrmqnk17FfUdJTbH0IGREL7kTIRAuwNodRXG2sYVae
SMaNmGvzZAsSwdCxB+jTaT6nrZWsBPbhmHmSXnwrKjthIKzAeK2++qrGrU3nZeZGAx2PHba17Vi6
GgOK6xYso473U82b4UQCdjMtu6KV4V5+41mB24Pw6HxMUJsojZOuP6++VnXXVkRTWw4QDTRaEaNf
tLqkSZx3akeARsaIqNH9EFUA5hALopLspC4RxEF/gR35YwxMNdAKzTb6JYtr+jH1TvWxveHrcJTN
h+B7dMWqpp9XAKZriy4uvXh/Uea2t3TXuZ10qMSd7cjRLMTlb4J9mRz/zCQVVgRhbxen9MygDK7A
hcsJm+pYX0DQFFvZPlkkBQuRXN3JqQmixQQBqCXO+q6jLbI4EiRB0MykQ/v7Gl3dv/iVNAn0egmu
UZ1hARWvp0HBf8HiYG5pQERTMgD6+Ou/wgk0wa4XWiYaDCgMT6renuKhZWvW+EbNIVjd9S8szMe8
mS2Rno8PgWBLlOU5eVU6mq+s0ej255XKEoINhwULktNRRIfPTFfWVG1OTUXa72ls+fw+TyRgQKLM
M6otOP0GACwa0JESHfvTfc+PJ0+502OlKODvBpLUFYdR9RHE4hQwUwbRrNpe9d9ViLguwFxku3Cx
ZhRZQqz2oPGUZSUE68G3iiDVqCGuv3HvoLBLf03xWNfcyf+SFKfF0UwiTkAzMTWq1UKsZHmNSlIe
6UxXe2UIffPWp1rQAP0AEhPxC3PG7YbOSrdaky4cSN3eCk5tl0kL60xqRObLQlzIvr4QxtaWCIxY
G6MEj3xvOIbeC6JjIKCODjS8joxinXaZTTDMCmIRmXTGpMBQK8DQ+w4FBsFYC2maFcZJ4xijL8UP
hQBirZc8/P/payg6WjyvdDuVYBART3Vik3+HfMXfTu9FgJf9SlkU2x3/TJJYUujaqYtGWl7bTCE+
usF5XDkXLfV113xPQULZj/HOgtsL9i0CMZz9UWeFRTy88xzwNkhRa4za+PZhg5cgu16JcFOb/spE
Y0YU1fjFpaEU8WTeqxXIRngEi25uq4q7QqwzY436buNwYpEm2pms4E2Ff+wrRU3bvPHE2neTXQJ7
5RVQzMMXUB3aj0S3hSWFRoBnHHMC2oPFWr7KdTk3UfFNcvSZ9icaeZdimoxeaUvly2eSyGec0QJZ
w8HtNK0NOohCzjnRSl8LzWNs7kD5mc8WtDvQ3KszEnPu0TJWhW4Vtb6H5SK/zBQoj1ADkeDBYtT+
0CK6XcHPCWUFf8BgwKvf5YHR7OU4DrsAx03t/Dc04E8rfGMIFr+gcQz7gqO3CTCwR4yYAe0GjNVK
FDjf7Vbt3BS4QCXFuMtpH40EmzWE+p5AT/lpESCiyt67/t/AYoktcp/x2x620QQ5Jqfu7WpKYtqh
/wGkEk3WuuUIejngEbSX67sMeICW7RP6Uq/HR/EoR7sgULWK4ceUbZrKoKV18fEWbAZjcdO9QBv9
3G/7r8IBxbCyp0DGhSZKLJmtCUu2Ul2u4jfWrMlnHUbxlNcqwTaZ7t307BYFVEdDSfoscL2Zc4xl
6Io/JRuezcQQfvhAXEDN8DQEHr0n7GK4OX1ZADXmo6mqxG93qB40uXmQN0cyjJiU8A3UNT7IkEeu
dYYmZYPcf2Nal8PhT5iqbHE7PzUMm9Q/Pm5tcxWgYOP0QE8cQTh71kKM+3uIBuwtZjph1ccC0xVP
oYzy6Y9TxB7OeVZ00pLbkmSNNHI3pGI2U7EXdmLTpp6hIQ3dpk+I0ucFho5VSqCK0LTQdFS4L/QE
I5+OnYfGw1LcIYgFhaLULOL4VOWCqGgIzf8YKdGJUcHut9zqgNbXJ/zA3nwMnzdE+kciv2bdqOZ1
76Ss6K9buMEEJNHfiHg+B0lP2Y/laTieXhH/NMTveGeOB4b6aENq4jQVVNUaT7iOsT5uJdH5YThE
FSxZXgA7vf5kULyL9wbeqWgnZRuS5pvQGtuNF7zIB+amLaIyWXv/c/sngsMZ8Wx2hu5582/Ppt+T
KHqDo6I8Stu8/j+TqMAOnggOtlR124K9+2yf5Cv3v6zBL32M/0HpEV0qlakaUMqHKbSlhETnz6Ir
AcoEh7aqQje6Vj3haRH74g7bhszr8jFuvhy9TKCNE8ie725ENUDVx1MdH5tix0YlJ26dPqyGAU3R
eUl0LrA8zHsqRMxlIDFtPBK9/eg9jJjNawdGJvRGY1HZVWglQ+4cLddro22zw6HNE2rkcM37FQe2
0W2WULj6d48QLcP7zpy8l1xAlyZ3ahv0Cz7+CdakQJtF/ajibcSH3ApfCynF33oJnuMFvjd1p+mQ
FM0Y9rZPtYJE6chQNWfjbKpmSgXnjYXsSgrl0wZ8rz5BlX65gNQBLMzQWAFtxTdFLzAev6Kriqyy
um7i4GULUAcZmyPZinh4/HMLIROIxnGZ4Gv4dvyDo/wU4rDIBSjdUgVYrlWn1Uh47t1d4CSFF3m8
JJ68M14BjmLpsTDMlrlU1eELCr9RKIq7oDLBAW07I0N+Mkk5iqw4nuJ5y0mqvyORBzo+UdBzKER2
rjJrpDsycLwNtZrSOJra9Tqw0VxF+lEiMFvs07XeWF6sGla3a6/bPb2zOCb/4sZoGKZr/vXKtU62
OuqeDvnbub6P9IiwyVz8G62Kk52Aqd4qpP1+KvujmLAojDniSEnv0ZwaETvDRWpeXTNRiMGfwm/6
k1Y/xSa9kOnuzMrEaFpymbizgC/3zFSS/FIl7XsgS3sA9XtFIRbN5KBdBZv23T5OtG6HCv6OJgDc
DpgWg964z/krxdvbA9C3GVE/cbTSiw9oGxOIxuLGk0UsQDhkwImeIwDgYLiO/roedjybP/XvloiC
MH3gM+CaQAhbWDQ+Kdlu8JPfnFoKxUsHWiPO6tv2iAWo8wEx2J4rai9mCLB+bssBQZ/S4q3yVwWO
Qmc5TnPG+icNIy2H0VRrOY+9kXLEbssrn+rPOXnTVmkfwp/K0xA2POq8nHA13kt2ZhsgUc88M1BW
m5rmdvrhyB9AcoUXxhTB1xBfMMWFXbyZnZNJG2ycwKvgdLvLIPKgERpFgOM9QqpzXWC0zoQczu9l
WCb1FVHoRFtc5MGSblAvFL+hkhoLsSfdU65HZrvwLOK0Kcjq+19eYEhahGkwgEQ5ZzR4nYyRUZIp
OhGUtqjhBvadV+4HxSwgEwcLqJsgAh1T7S5yh3LMgzykAAbjvR/qWSirXDhEbyqoZBkR6uA9VLZe
Xu1laUrr5SA3AJj/bDAnwsWHCf53cBEg4wuTmDD5++Oe9Ol7+fp1k7xuqCwBAVrzMkknBJcNUSI2
bvk3qEh9IuFmJ8+oIAohszGZIfElrxRrG60cSjJvI3GWnMXEPJsS5bDsCuUmLHXAKlbSl27u9dIg
h1j/L4A98lx8oJ4r1n1/4siN/s/bXVmGqynifMrTe0GSiHcAxIPzHGXiBr7U2VRJuCiRg5YlHhlc
MOvNd+3aForJTZTd8GDMT16llW2EHOkwdi/wiMdj13f8/xYs+YV291tyEoxbskpOtrYiEQ84nZao
myLnAwcuJxc72dqfj90ZPAQlGTr9B76yB+zH1AgIMU/GOn/n8nC7+nB30rKbazi7DrmK+9H5wcWD
VmBznnppmYZ2UJCYBqG06hyybBC6ojPCXPQ/FdYrA3JPa9/Ip0ikMEcBsQztE8EZ5le+KFVQZ++X
Ir40IRPtpnB1qzIp0tGTraEb9TVt5j0zXdN1LBf0pCs3s5+ZykIpk3B0zEqQjzMHF3ehH6Oio+7V
6JzRo7IxQFXck6nT83Rhg2DL4wlcpkFq3IbZ/D4qLEI5U5TiCtwIoFxFQM61idcS50Cq7x0Wgw/J
/IghYTn35QssXCd9CeWIATOeLjdcw0QEfQVNw2ku3LMTaxes1hRf/9gUTK6JRTEoYlc84INy1s85
ymizuvQ0lyx5NYqew6A1nkWsn64x/De32hAgLY+0o1/sR53hX803Jzk0qfAJ4aHP0FGkhBntuHmV
pstjpzxIsROTbt59iWlG7HKqyiKevGG05SyISZLVQ8FQJBIlZB9kUGosH2eGczwECDRmn93QMiVO
/NoCVXU0osI/QvKrBpP8TiWc8cQdq7wEaGHOVqpl+K8J2gXpA4wxqZEW23yWk3+IXELfKMSfFRcm
SgwBu5W7urj39znD+DH5nfucPMbjm/c+Gb/jJSlpjcWJMA+h1/WHhxM5J9FD8muZIVgvNBpnSPy7
vP4UOgFLv8R+bhZ45SAPQ76YloPNvUIOcYa6ht9n9RBNOBWd+wVdr0ywP/E5c1MqRYsUEwtWNTq/
/kJlzZBkYa9B5tTrsC75A7t2j8GKAxlZpTWxk3D2BD4BHcK1RUuKTHoTWr9NdlxhrTmpSc5oDKp+
FsLPvrlMfBgh1Bc8GGHTFM9CQXx1pV7WoQetor3y6nSEha+GdHVUeeb1T8OXW0VLE1W78/kgUyP/
cW8muOaFGpAAKBvSeSwFpsBEQaTNaNIXgJBp6lc5Eg8EPzEVZtSKGT2Yl4/lxWWtW++xUHK81asG
FfZxYocvWVRFn3nS+0X/R4eUtgMMoR2tKgSGxNMljXD/F2HU31f2uWYQSG0YPkg4SWPs/Gt25QA2
hvgvYFg9bmfk08Ci7Q9DjXkwPisg2G1ypxTNtai93nSNbxtw55yyLLB6dyOOkPUDXgS7GaxyvY61
tfLGfcsllV+fFcuLRVMaRdx4Rj00wNRFCJ0Yo2aBeyIGqSQMXHPXOWgpFQ7JUKnbnEhGdWZk0j0c
q+yoKIyrLIJ9ivjG10/7GqYg+WqMBZp6bwRvQj7yJdq4gpEdxYEF7BAMkJwYSMv8cbEYJME1pxyb
z+LbUXrXTwCA0LodoOd+cGIcoqfjgl3QpTt8zFqb1/v9xIoSZbU0antqbF5kxXOz+SRcDM2fkAmN
ZsWxnl3j5gat9b0xF3Wymb8wYb8F564dArFJW2Yal50tkuBH5lrHEM+Sga8zGZla7DF+Vj27Nbw+
igVlmIlwCYjFMU08bmKGSYF81Ln9mDcpycp884ooF0w6tLpujhqFjp1labjnOj/JZPq9xG4cM+FY
u/5v605uJZrCxn7bA7+D5jo2jva42Zu6sK7lg9StILCd0XBYziBovx0m0iJLuOKlvoyJXfOa0ArT
aIxKPZI6l8dN761nfhnW/LKxNr5UvKv+QMkkAvGIZ+sov1wBYWUZECnLtC0mOi6C6paMTt+dzaXk
W6NH3w0B0CvmlhXxxPZEpCZWVB1RHQlcsI/vAi83zxX7wjJBfaSzVTmiXjGPmX53HqFwzg/BTalu
gANa7zxRr6phVCDzAgILk/PteE5WDu+aEetjYALiatSY6zSGQl+NsBUzvI2Vsc+YK+SrWwuIUKOS
/KhJjCe7SX9vfT4VVGXUUG4A/uqiWOkJCsQEtGgWiX5fnpSxXhsCS+nCN14W71dQ56d27/QRn1/d
a/+DK32uT0QeVaSnR/yE/LKOqC9PE8adyJnb25HAjPo5cMhlw4Vha6t3+mXS7WcM+t9cx6wyv+tt
IIt8QCvPE31SaWtg0UcDUASn71UIe9ostIbPp8/u39oWOaurX+TKAc/DYF0cT+gWSVYC7NL6OqqN
jeCzEqDSWn90psDp9ZID115/XL4Qjt2xrW9AXPgdWPCK8e66pM0lf9tKZx84C/p3DQ5Zar2mmnmp
dCU5/d6Uni3cZDC5e6o0NL6QMaFxznDdpg7SmDUlZvsl061qFaxizDFmmeRa0Nlvia38+Qed3PAT
vel9zctXvAPi/I6/DE0JBHSCSqlow9+b6xOfYX3ZXFFJuJrpds3f6V/7B7xR8d2LIdG8pTCJJ22s
no8yhhsLJG7PlEuSuuzRCJ4vLwpZ1swdRPVSbJbKPAxl2qbOOAnwFL7ssRqnn7C58fAXusXYWDpl
wTO/UOkc/Torri107L4AH0iYMuFZNsGXXlxk1sINBccibIYgk5dJSeBlwYe9uWWZ5JsIeUyTcddQ
NaDQoO96sS9FJsmNxOFnw8N3H5+RpSGogu2fnvYHcRqaFH7XWxqq6Yyi98ri34kNuX4Ia1OfK9GR
oKwttsnDd30qnG0FNxYKHXcUcrVr1RH4C95172aIg/C5ESVj7jPIjNkoCP4Ws77AGJfOJNfFU2H1
B9gq5midHuMzlPc23KHjbXfCHHzy4x4b3nm2ZPkW/OgVXyVEJ4+8sNol6ugXFF2+6intKKMf7gcN
67880XuNv0jVYFtu9kUUODW9Bf2VQrGIhllalnUfOzKv0UMB0jdstQbQERysvDHG9z646rS1cj7o
U4SssZYmKx+H0xLtdRFZzXp+X3SoSBa9OvWUkINmA7LE2ITs5f0CF4o9cV8RAs9NjYT2xJjYq1bR
2zABVo6isn/raU/53j4Hxx7h8SvlczGQu+R7cWhWSzuNnfRpL+RKCZCZKnPsJmkuLArkdUTKV+Mz
bAjgtc8Cvw1NXL6N5JEcY6T0c4venQLGBpmqo99J+aTE+kl7AhtnYK51XHJDAnQtFvduRwOcF7qf
4DwFfhpZwXGyz1KyjW7x02h2rJ/G+KQr9kC88RY1BbZlLY7CdK31K0DC9syr5TVWGQL2N3e6oH2+
1A+HHPM1+re3jcWvvauP/9Mk46CFC/xsfEsww9EitUf5zm7P4eM8WMXKCdOl6aMIEtETm6Nn4X4k
OeJx18S+g2nh4Z+QJuFmTRq9iaBDkFTUA3vIqaNYmCgZKIdybDEvZ/PMahG/1KpwHiGN9yiXMXjC
mxSnU3N1qAhhb1sO+Ta2GwcfCcxn7R4qPzizWYYGenasvNkXFi5TRQSHBHmz3zA/0L4aXxB72pBg
AIFxGUrhA383Zw9RGB8gapWTs4Ruu0+zCxeo4B+RE14rucLCqpu1a1FX6LbKPxRr2M+2FfuIYr7d
Z9+i0xChTdaIaKK8g5PAXFQS1cUEAhbqwqX8vuT2yCdsTViE3B+nl4uGOmd3Vm28T38vQe5KIzy2
jDHqfGeeiiO6DBC0A+qOJZOPKHi4Akpkemi+ltj6dY3JpVKxQGJLRlJuvw1t06YUlcZN0j2VJ1FO
ZipUB3Gx3yQ9sJiTbYUdtdRTzE7uUk7nh6jXGpEKuSlzTciw67gGJeCmhswobimqRemfYW7S3jZc
PDlwpvtUawH+9C8pO9h4RAZvu2aHeKgBKf5Oa8vJoR3yF1j/FYCETdMCcEqazIebKmbxBxyppONR
lDrJyXkXO+1As7XtfOxAwJr8c8sQpXHI0mV5Dj7Fij1KN/N71Qc/+HjcNkBLoPuyGjrKnOTo9MGG
/rD33RnivPGu3oB8guZT2WWqyi/9xjWDcbv36zhQfRTsr+jaugD8Wpw20G3qhluO3AGsR5xOl7Dh
GKJljWsW/NH7+Y1+xgc/6gq3HfqSKyqUAM5ZI/6FDIekkHqsUwicqge1FOBuTQTEB14AmSa7HvsZ
BoNwmNCa13vh3xPf8u70pdxcZdaD9yF76roSg2D0VObIiR2/W+2bmtAwyNpk2xcsNW/71rzZUvyL
Mp1EGNGhfbMB63mcNbNTXaD1+iJDsx7S+1QORxI5yrniOVNC0nS+BywCQHPOwfebc4bg7lM3T/O1
50/7ixKk5TjJwo0Br4WXua7xFEsR1uOQNvDXt0JhHSYaW95EgZyn7By/bMp/7uyshzr1Ir8v8KQc
WINkftNn/I9ZrYbjn/2IziQi4NyaWnapSkvR+pw7L5B5t6tdhGuyc74MtleO6JZRno7GXa0HhtTb
vq8W3OxqtLdCWJA72nVaAQ5c568q/1K/xuyk/j5dKllUNCOPJFreIDOHfbULTX0W3JPAG3OyF8Rb
kO03pgxtwcT3S4eqbn+zOgBZm+BGb49swW0x2i+2p7nZxKaCtin8s67A2TTIp7Ka8TnlzUaxfQ2M
WL5zaD73EaTS6EriaQA6GnQ9OGFNaeMRUPwe0FjTjJtYTtwo8tEl2x/KfJNLgndJsdQAgxDAGGIR
pwrYr0S+u1h4ARleKjsi8nhiXrOjpnSD1bdlLLeyQ3yVwA/g1sZhhXEXUBUBoYQqEtFrgDLNofiC
uIAaMsQj5BtTrcN1FimciXtyxNpDhBc0XYcIXta7fhxX39Sct4M6AOMzBPp3HND5q6YcHjBgQtqu
0opB5xngf5MJfyr6i1qEwbjYmJgS7ZfoGPZgKnFJZi/zy2LoKNxKASaxLK5YG42h+8xY0M11LIf5
ajtYgsoHxQOuNJRi+rVvA7r96+wfQEyxqI2pBXG5zHSNQfbuzyobzqlA+3NZmzXjyQvmaa2wlc0J
lW+kutQlVsyGU0nbPVAT2qjI9Q0JcGIHFMqamD2R3Ryvsyn1/vY1o7l9mqk0o7CxENtZKL+Nxp9w
GDhr9lxbdbMbSBPfcFRKs4fVt1SKnafiodzl8rjTuj6d24IxszoCO+iAp9Rdm4sC+A2Xlpqfys8F
zd4RsNrIHPhGk5XACJfF+a+fnJdZhhdDHYkSUeCqALCOLauBHFGtFBDQDuWOrI5zt1w0tFyw+qNG
+bax/h+bp0deXDWrlzi8OrcgJBSM71byhmupcZdSejBPJooJ/i5/SHhjjaR1TsG4Oyrks4ft2I/J
NhS4IF5guXH0ta1MGsnS6mDRWmgU7GHIMhykftdv1Dg9jXFTbelxZm4ti1y+Bf5vFyUyAxX1bz4n
ACQJlkz3KTqyiZ8UXaABkEc6Sldt6ESTXY5b2BZf85A66o8ZdQXFAIGzde6P5CDyTuX6IUtr7Tnb
ihg84aemHPIj8xhmJfXwTfIEIoPtldPYhq58mlMM19gczF0R+WITIEEBU9yYn92G3kCQgV3yLFHG
RJuVaA8VEqYrMI0COMnTqhFgXDdJN/72riLIAAFAMHoIhv98b3FD6Iao0jNgCcat+MJhwcbB9TtB
gM+2HEPKhwk8bMGqZIp2d4N0bHTUoJzoP+xcls1zAm7858sCbItgYPxqbDxP9WQLhLUnNxOTVXlc
0F/HyGbNlfWXq6JLmCiZfRdwXItqO2emPI7WSunmuPd/iuKBXHnKDTD1A+iDwWB5EoUvB3lc5eJX
mGeaM4Xgp/Gw5aBRse049KF38q/MF/FYqYifISEkYbQrDMQZoYsx8TwrXI52YXqs7uqGk/chvA4X
mxWwBn1OJNFUjakTICeA/V573c/usI4R0wynh20pDcsUO/sZUqFYWY4sht4nZ2iCbvugCTErwNK+
gpgL5pRQUlEmXtDvgRrY1emae1u9Am/owte4Z6B5a27BF3AxNK+EbvrBnx8Ais9au8O3b5d0IMt/
YxirONaNZjIMnH4IqRT0WpR2K+VN+WC8Bgs5LpLH21wz+cTpP4sQ7Us2Fgc+ki7N2kkxz4mfzIy4
Pcn482f6VgKpU4dQfkBlTcXoRhP4CJgWpb4v0bxBB8JKrpwSvTR9fdYJoTTlYhdlo7MqI805wMOZ
hdgLDIB9SqXD39yIWGg0w+c3E9nf5/FnxgakPw1atavtdwvof7ji6kjpEA/Y90tBdJc0iN8J1Gdj
nFQoECIZQDVzzhc/9TnqFGCpdhhYL67PYxbsQd09z6tW9PmVUs/kT57yHpycD6M5b9W7LVt0683/
3AbJYID9xRRdejyEzqGwPnnxbbEXsbt+D3Vbu4iO00pDJQ+h19fxpHXHdEYxLjSjIXIFqDXsXRI9
zbXlLT0AkjplXBqnBUudJNhv9mDJpWncSwdfP8XbQvposlkwe+hww1Y+3OG5awSWwN74FksIk8EC
Cghnoh/HfLk44SpesrM6kz+9NIL3la3afUZG3QWCZoTj+lV2lnE4ekvtlnWkhh5EqdZhqA4Jtfcg
ToxIMM6Qprtr+9QWr5aBusXFg5hqLZdniH/AMedxLZIaMtOvoYJsR1a38Iad8GlYn4ClckB9YofV
elhZTv6LHQpuglhrc4/92f9yfXp9ECtHYZQGb2e8NHWLn7yqOTVxoo7vTwY0NAlFXGjBGzcrba8w
OfScDHQHV5cp2sibkqpE7rYTQZSl/dL4WpaNVGmI82u5GL/+5/ls1XoaEFoXr3c0p/tceA6mj3kH
aB/3qQt10Brr3DRe7KzI1w245hUSlYu2Ps+2uZWTaEs8CujHT3miWMpP0/yDNLg+Pubr3Cvo5FpI
6g1pPZyN/G6B6fRNK12Jkl/LgYvJiao6cOvyrtePmD8agqrBO2Iqpfyn9dk192QXeoOA/6AoqyXP
j04VgagJWpKSiX+/e1MOmO15TbKa9osUv91xI1rVhkAVjVetY3kN3rxwCetIKoSI9W7ujA75jIHl
Q/vQfq2QdaeRu2gamZzIHD9E0ntZ/yijCM4h6IncuubGwDcT/GCOwn1PVoK+gurbUi2i7oFNF3QU
htehTV6MO96CtZ9H8vGiCkfNmXQgWUM7txxW1BK2zdlYBatas3Oc1NvJkhsmQSMirMiaG3yYzfYE
/5IhJ/+QuXkR6rDocTuJbgzWzAWX46amhhoX1j8t+jIX+BZiQQF1/W2vgEFmFzH+iFfG7uVWxrVI
z6FQjfgnhqxDMcLe/yrgIpu3cMig5QRREBhdSACK9x4gIskkXVR0qqj2rsBjN1N9LOhGjZOEgJo6
08phK43GA0qU1jde2vrtNt1B8NrxKv4nJ45MxTVi4c7XIVRM+GeicUpOqj9c3bhJd+k8/7Y4IWrU
rrUeT1Ka0wyrSB2h+oywLuq3j/bLbUM0BSJ5DC4vaNjwu27LHv53XLImivSRfqBhWYlh3saOmqwp
OaKGQiec2zU8qKZ+u612T2ohyE/88ipPhysBYSc3QhGcxBf5+7PvdOIuJyitkfj9u7by28l6X7t2
qjAVwXNgkh89QSE1orYtLkteON8neUaTCsCCOmN3Oy+5hoQLLIycJ7xXFA6FVz3EOtpEhpHdgZcb
cA+r5AvwIfbXK3ZsSAkSxkgtG6bdT6pm0NO7RjvxVkwzOtdGHcC+L+f6H9B7W4wxZU5RCvBkwXJs
V8HadPNcoCWJxXJyeuRLnC4Ju70dJWADOu6Nk+AXWjxUmfv07KODYzkNsrbpqeOYE7517cuKB9In
ZystYCAdokdho7yfkyQBKClEB45duqK3WKX5Z/j3sYcWsvUkoaM3MRBYCNVRDgyk0K6j/ljTMaxr
KhvZCPweieat1qHvR9FpviUHCssvBEn0AFyrXpMQoQTQSlIrYYA6AXzUJViTn1UBwM4e8N6fpgA4
9HUqlAgSFLjPH6Z83Uyba/M8/sbBFQWLIKCona5g4GiZ9U5gLvW7Aj6nY/8l/zNNa/WfixQYkO+y
2vsAMNxFCN5K/LWxb1+yGYe71MdA/sYY2a9Qo5adxT52qsqYUVFh60PloN2cKP0bkTRNVh7Grxlr
T/0Ptm4c3g++NfDipjVo3RNH8J8w+Mv8h2iUs2abAuZnIxcKV6xJ3eIIPSEks1Idiw1CdsjENnCz
k4Ak1jvz/VGaimFR9Qu3ZtyEFOmKs/zqxDLbRTvULqi8PizjFz9c5pQ6+W1pihMw6+D+u8Xdpv36
zsh3yy2DEwx5J1TcTzUULyZq/HUFFjL9s83kqyW87b8E5T1mF1/WCwyxVfyxhyfX/pWfL3Xmi2jB
wE8uqN3nwPinzfD3gjxZrmQ9ouER6ZQAUmW2KLybMrD5fySuaFS7h8wDPjW4hLMrvuh197K7rS2c
Gp7ZM7qmgE22FkYvycoPhWNqnDa46bUcRPmF5927AeWhI6XjqQ25OY1LnQfwESYo8JdW9iunzWUA
OSSiCVc78SKm8CDa2JFnQaITftnXSHRRgzuCR/HhydMl5NZu6GpXEaLZB+fJMUdp7mBs2M0q6icS
AsQlqLancOCYYjUzp+tto1BwT88UFZ+hbN78oIhtnOIY/WQC1Zg+LrTBuypHwBnusZ70/WdRj8OX
A7H5xwqbl44ox04HtqdMh9atlUiUVNikdZoGIfEHb77nsmk+a2YvrPbYehpBpY+JOjrl+iu7F86H
Sn2RXmVRG5OaoedvvkYbfgzI41EGCQaaUGVvoXpIOKmDCyhi+sFxP8B1CZHF4KKfVBfXp7kXCuLt
CeG/bhqOrJyQPpKfbueZrBNTK7rdUAw8WjhI7OoX/bW6ubLXgrc7dCNil/Cuc+2F0fI0SHAviLkt
0H7TiSXFBZD0NWT61E2ifi+V6EdmzXUysEQlKiN31os2eseB7gKykFM74U88HyT6WKvicAKq9S5a
zMQaWByRHq8F1Q/4252OtwVe1ri5i3CjgVhJvMTAheruDJebcySjc69pYkbMZjGXf433DnNnndjg
YJonSVHmBpn4WgAzh4zzbcShIBFdeCLumh3YHeZXUcWZOSYRZ0KLFmtdA0Qhr2m43ClJS6i/O879
shRjkGcKJAmu6l5XsdIwA8UK+CCvZpxE/0W1ycKmYr3pPC+FhRTHYKjy0JIQnrx1F43cakhG8Yx7
fVD30nXv5s9aFsSMft5Wnftlv3/rwBONL3dOBr61RuMuFvRlCSSfezKOFRAjAMNlbWytJMK5J6kx
l3kRVh68gB3XTGn7Wpc/xYUV/nYJzPZ2X0W7tMt6ALWA9TFhjRdVId1TRdg4P818SveJCDRRtZ4N
Ut1sYca1khaWm5Kf4nJAXgYiJbU/m7OgW/pJcR6ppjJZB6BNLKCMZrRTpMqi+WUuO08V/QpAFBDN
fG2T+UARIJMlHywyREonHOaLMxKJfWV2yap6yMeWvyhRXOXQly190AJ3567f1ONoTdh+4/WyNbuU
fXdLqp0AxIy0p4qJW9EO+ikX0Hp3nT63/cBsBnXfSebQnO9OA3xA5Zn7jpyeYlsvHfY+MqyLpRIV
Ou4XXUkyuYEUDdNV3NUZnzg9OzO6umRV3zkmfi1ntM9HyEf/GBQM9pLVop0gvDnAZ/DWApTAmOSk
FmPhjSl9+jC9oWKk0WyUY3f43jEk7uMRWasYXZ1JatN2QzXlbDk3g2XJomtplbDHhOWggiegsyF7
wzyjxaSW8Id84OVb6VW6qIApz0xZdStDVKPtfo/uocB2yP1LlQQWru+AOWba5sBU7dnjhOBxEzdI
2q3YukSl3RYQrxzQf+0dnrSUBz5KML4OcoK3/MZp+6rQtAT4os+9fviboV7qrK0UE8fojQy81P/L
g2OmMfCLsjg3WverhbthSTARZdf+QEkvGeWu+jIjH/WUIk8J0SVZR3Wd1v2zsQ4QaGYW+0AXBeYv
fK9fpP5EOBeo9TGp6RdWSRVUU8hXglofWj9OKkjMJ8rRr2Qsvlvz4Vexnv6pz2bxN8L1VuS2LM5V
wKYk+F+nFG1guATAnu0j6fJw7dRNoc/OvIOtgcnIQW+VdDMSK9DQDsGYJO/dWv+SDGp/EJs0adVU
yz1rg18h6eAToiPwg5k4eVJqEK4smmHBmJmT6+LQc4zCwtrnYcHS6/c3GhQCFvzC3YWsoqDI4kLB
/j8nFPfpjfRQRMsDeOpE8TsyceyUP7mv6dam+HRTHW01e8vAjvjGSUYo3TTVewFK4GVqugmDTGir
SBWS06E8lcWnBqhNdWlupXTrPT7qFtHUh8zXXFlm+lUU+ktjA2DZX2ulvTdceDDHodxxxpL5sc/h
AwvMWB06yRV/FlLVAAirNujfOXhxlMuppm7ReLEc3dYegs8pb9qsbIxWkFNO5uldWUqQupKb3/a8
GihHMUUB5zEVVI+K8wAxQgVdP0wj6DyUe4fN4vAAhhs8tZ1rGo1Lzc0utwtLJSE23oZl2OcUSSQr
WqZAlGBoRSHhxh/9aO2W2zifBrmfGVI3b43tnHYwCnQEp8IbTejzrYRpdYr3th1QTzVwXZKyHuTP
gl7SEDyD50mV5VlKAW1Kg1AaiLsdRwqnekedMmuODmBA/RwPPBo5+BDuxMrAThGyWCLIcpl2Ngaz
zt9dk+n2/hqT8Uxb9iIoi/jCo1Fh+A/4GJiyCUI9/mlar6j6sxX5Kwlyx8m4PB0sk6p7FeNtGDDo
x1cvJQc+eVbrvd17zNyIUyLD7ydREbDO4Ltgaa7oSaFSKoPL59cmLFiG1wj+Wkbvf/xa5fgqsfxR
BA5sHiDZz2e77fewupgs0Xh//QG2apP8GF1sorNvZkc1nNW3j4FIEW/mAx/yrV08EBPNpEs8IZUG
oVoxNzuiLGSiLvXy2fw8KFrcKsJMPFih3YoRj9i7GmGeBIn9tGIsn+XVvCeaWiwDyO4cM7NC4SIp
T9Z6K55MNOu9sml8OBTpJZeacm8AnS0BW+aERKiblLAWcxeDBQ8Ch+XbggM3awjwiiEN7ThKQkeZ
qDqr4aGWUmmIQ6w/QC8xxUnULQcO6t4G9pzb0hKqGl56qxNEbmLKSrha60ksHkBMlKTtArrsGT9t
q07/PKadqsy36R/W7nOvY+v/p5yK39RB8w2YY9OKzg4zLOMT7zuCEo+Wv83NTYTMKuxOAQ1zgcSk
r8isrHvhPcYBPOc+6mq0mDIA011qHfFUhJrWOndSDPTHIemF3AHVlFDXD9jmTgjI31vec62kMcih
E1x+P5aLNUegGo1swk6eAXspkWHo4QuySaHvI8eXGitP4yjfYMYKWR40tbv7UNoeZ+z1jyX2w4EQ
bpk2U8hJ9tyv8m/GUJcxHEScLjtUkSRBXh/0kNSEevTUqNZ3WtuEo9FZL/KA1WBgG/MnQGwEnwyA
9DdIv5C/7rD04pCQ61V3UgQwdGDePa1lUQgM8Gpss6XEZSis/8m5IwMTOn+H/cR5TxhVpgyYRwd1
KRV7R5rtaNDXFCjok1DoKpb84DnAWgCsBTb9UcUovnNpN0xOZnqyRtj60xElCxcRnfKZinAH0ex8
GOOYfCJ4VCEln7UmL0VDndTPZSBkvAPn0vSKMCrhs3QCoYvF2MFj4TcuDLLwZ+Egl3OUT4z/Hqol
dYzWZHfEK/sU6uzy3j40LKS1y3f2/0NeFsxhW0Z28A+GJP5SsCD5BztBI1POKOK+l0iz2OyCpxev
PxmQp7M6VANw+i+kcbXmc4Dq5SY4wMYa7+QnRiEwLGIJHjCiob6BG7zFSTMftBUXdJvdvNX0dKJN
qq29uas6GGzedJ0+SZ7dJw2sehfdKpksFhRKxwPZO9XaEDWBHBUBhYOSOft0G2CER8PwKtiF6JLl
4KRbEfVPe7WT1LG5EMst6nvJbeLk4AcqrnCOMU/79WoHdfgkLNJACdUlIwSFg/cz56j28YRzHorg
jgZGTKeGLhZkU7M6LiOX0EANK0t5h9srkpcDauG920iM+Sz/7YwjklUFkIjpMpLeRvo7LtDy8vhS
M9ZqktqqtNHK2hqN3DCEinWV28GrYGFVPtihng90jmAUjeVE0KGCNnchB+K/RNJAPVrCuISknYpo
Y/DSasuB9Nv1u+WN9mHYsFYWXA1hjnhA6nUJVMwCqeaaGv7tKI/TVTmLZHUhfmipOYmcY/tErd1w
iIS9n0muTnXvp3LqBLfNhsgUtuWRBNH90jiehfc0zx9w2pDYdL09Two2Cg7b5BMPAuk7O6ozMXlm
Lt7JBnOg2bvLoIt40jjIYXNI6F5pQ+uUJ0QWsBS2CvVa7CC/MXesaE3vVl6yGrMseaauM+lHqCdl
9o6w/bHmWza6Rpb1plf7S4LvS+sxQXn6uxfK3o0eQTJ2eB7hfTqMRKBdXnRIv5PfycR87z40yrhX
qaR2u073ZK+uBQ4dpgH2B78fDKXbCbTQ2ZMpQhAc49tndDazXZTu32T3jOc+5uP3YwkQmJkE1ezC
s8RfOwJ9qX8gnAT58JYfn8+BPLck+iFxnmcdiVwlKu5gMxU/+HVbB/y1uq7FsEg53kRutyyVqWea
ohPfqBFLaWJNKcQOGcOob6pB/Ll/PQrTe2SG+JQlXBdSsCuD20drTxN06fvle986SdCrMbmlCRvJ
34xwYl69nLyl75xdrv3d2qbGjsRp0aq4xhSDr2JMqnujWfweA6pbX18N4qmtXZ1vHkn4XFAte34v
2SK4gNsJsKJ2jA9b6iGD8HYegHDaDxISEENf1TG3CYPu0ZvtcnEo6ReIa94xsjKlZp7jiVg+TD4+
PifBEl5MHr9G76GWfz8C0Bne4OX3tWqnFXD2rpvefzyyVWQGHep8NZOkPxY4HTW/FuB2CFYlycIO
KkJGgLCpuvaXZQh4QXTfTNQ6O0urRK3jomEK2/+X27CGeqKbSIjw0sdohgK+N3ARzE2d94fn3MnU
iYa0BsaTwnpk1GJsKUItf/8KDROdD8g6F/g24Nv5TQgup4RJ8X5DRlDcSEqaXoLARFy+kqXPEcdC
l/KCO9MBf5HlAXbKaBsqwK83ziPiVvLbHmhs1NHylOxqlc3oWMjkGz7wN9wbDkDk+6vW6RsF0sy8
sELRgjUUJnCDu2qjPLQkbQl7UZFcxT5S1EIhAxIWxnMUhwGbnFX9hSZ9Cr8Qg7OGLbrjfS6Xi+tI
AlmBuaZLhEWNP0aBjOwknxaEbD2fQJYqTyTu1fA4XrPnD0rT9ie2ngoTUmvzLaZUSs0OxWJLb3zo
4aZTYQbal2XdL1CV7cHTIfl4Rdy2VOCXZbajW60JMvNvZ2JxLUbWenQ7bcytOB2YhgCvQa8/3Fj0
kuU/L8CBum/dqqRMKdwcn+awpfFjHnNmNCh1V+EujLJr4PwIAgImWrFfyaHO4SXeJcga8OACSoYJ
iurEthEx6GoTYu2S3XjCb1/TfI2CQ8/ZCLX80E0StUba0B0yLDQ2AoOziwxdLXn5flPfUlw4ZQQA
DEzR82zK57C1Qer/g/SaBdZPRpsdHzrRt4cQIqkFFcU+xTbnqzqNkOk5BnBE+Ldo0Tf9lvxJz5Az
STeqdlWi2k43cmmCTo3pAwLvDtVKlCMsf4aZwKRzGNdWmMKjKKvu+QxO7iqZ78yaJ5cmL2zGpNUl
hNsqtzh29nw7e6x07IFXIw1AMqE+ed7oE0RAqcneR6eDr5jbVJWMmR3xcqoHZGAG7AXnVNN1/QfQ
XtM31nZhR1BvTJ3PZ8oLC7PAeEG8JbeubYJoLWA0j1q1KlojoNsRU6P1F51WvuX6hnAiS0r4zPcf
A7WoqVU8ReApVVinOsk9QRLYK5/IJvwhqHHHhkxO+fklV5b9jF1CxVumieiw1f1pWsYZeHxONZMD
sWrkWUa1nOOcr9vODLuIZ1V8Dmuffc5EXqQ/eUh3f8Sr0X3WNNbNs8ovWHzJyyEF7fE3iygfVvfE
pejAyvK+KZph3Y4gc0PxJg5cknZ5Xb8k08CNwdJw6fqrAEnsjm7ZjPlw4TOct/c8RwRVvvDprKlQ
XCnAJkwBafpQW8sMrrPXZ6r2be7Fo6ZImE5gGChr8xA4ZLUQIXfcQsJnEtLnL/ZwOBfQ+AhVbknK
ZFZJryxWi2f31dyZOFQ6riylDUyKWWTXxpvISYGXqw1K+GhFDotbnx9HbHkDt/MEYBcmx4ge9C22
zNNSm7EbDB7tYK5YCh3HqEVo7pOEAVfquB8EMHCPXbhOFmg6/RTY/1rJYNVtdqZKRpM4LEtHfcFv
ZCPUMTbc6bGy6GiV3/8Tua6fwK9k3Fe2J9mK+CtySm23JjCh7QSi4XWqmTWvo7gbeD8S9xscEWRY
VwJ7UtK0IFZ1y9hPmZvKRCme5e+5AQiB/5OGFC3aQknj4WaGz9u0i+avbX329ov0/bt8MjH99XI+
WcAFfVn2AupyCykWJ1ocBagieMJ+5O4ntDC2wTHNzLCHPWAFtqX2irZnbUdCTiyZ9JJeXrXATTMq
uR8tqffZxADxf2bPqJuSt/8nvzKn9ZMbICz8KUGzcpaPqmENi30RJCABztxOrh8bmHffVcbHd+vu
p9RT1e1y5TYlJ1ijMSMHeeiH9vN8MRQjwwkF/8N0n8QA7JuVgDnAMaiz8rijTr0IQhOrHCbU2W6k
7SGwdMm+QPI2bkXFiNt777o+zZ2iD73nSsqkw6SYo7Fq75AUt0LD47VbNmFmg0xJH193/XZ6rTNz
m7o9VHERuAg/sVZcNwWyDEbx6+9O+L3xSZP4QfhsQqyoAoUDUbUzcnkkVRyO3J3J5y33bVdf+WN8
/1YLt5lWaaTV7ul0ImlcFpdE5k6cviba1sIoInIkl516YtQ5bVDkdC88AFYDywJPWqPdo3yZ/bCD
Gnos0B6LdCHu+ZfJTFnJ9CSKa9NfS56lp1ZgLngZuhzUW1ezn6LYTz0RtmIbFvUC6zzfVy4VGCAl
7/MBCMA+eOcGNLEw/z/nfyX9aWwvg8k8HevKSuhyASaf/yc9s+xCa4C2+6C8hLieLKrH3e2yaLyD
ACnU9f3eKuJZOcBP8wVH38VZqRSNeamD6z117RedjjoNIn4zNo3j04+bChqH0+/CId0Z+P6Cx/5x
Yb/nnhI9MRP5hvtti/5aXtL/7ZlNgH7Kh/zLa1uGV+iOvhTtpRqtzZ5CpV7CqI7BDeAffz+BkB1h
4OPsjpd0sb0UVwJ8o57NFTqc/0VH5XZCoGzjw71hCsGESc4pPPBMSTm/x5KHSVU9cc9DKmpe+AYX
1oBEkqiUIfAHIjEY6fkwGOfrNv8sSrCP9HQ4Ks7NAoaTlZfqg8jvHuxAKJyLNHBt5HN43BXNKtX2
aNOchE59hl3tZH0/khVrEhOfZge+VBwah6Jp8yNDC2Lr22Lgf6Rg5J0PWaVJDtNkTORRXRau1Pat
rYa41ny8AAQlRre/72wPOGZmUxBxBmW4jx4QDu7eEO7bSREkcahuxcsV7122e8Nzxd3H7mVX6xzS
iosS4lQ9wSvEqG/Yy48+6hTrAvav/oacicHzFx2X2zKaYquXAL/mUto/23nc4YPY+SfYbqURtnLH
4edudRgWxmfkrh6Jqw3t2fVkbv89BLWDdlUOTr6IkDRKTbxKLLc1Y0kqK1L5FACfthJnl4qH5rvO
m1IfLDwvU5/NTs0H9+wudnlN5DM+jlgT8zmlwL3vqVzErGLlVw5mJVh354L+DzmwrPq7tZce3aFn
us+CZQweo5DRznYFwXujZWqodW2I8s2WCnzOi5RosSQqx47rQpH3VezGtUvgJnbbVTCBU7KIMcTW
dqG68bv0rP/JWv8FGKB/A7IAOifOhfGtdvCdmdgAiGJo4b/vUP32xUPrJI4sC/oO+3PttehQvBih
7Pk9goWhEN/K1dkBcr1L9hepO8OD5OO+f5Ogaqd7ZdqzJqDAHVMs5txzuDxRfB94cVlEouj2df6N
fZMPj39xvJxNzd+y6L2Xfc6lsnhgjQGoQfSWHgFlcNS3Gvt2chkB6IJLwM5piDXHeGXxthRgCmgr
5my1A0EfSC1AQGuxY+YMz4U15eHaT9Guutc2uq+rqsyXGSTPx8nGqqX9kvYrVJ+GnTstVSGoJnpO
bExPjf2L6c0nHOEp94YTk8FPiHnpmB3bPHzH3/2+vIz5io8o7iyHL4SRUFCchkx12YSKLqyt+puz
PnwJb/TLyOageKs8+5SZ9nImTza1f9cL3OOR5ybQ/9rgYdbm3Tsw9oL1GjmZKhZBKy31cojS9hkw
/uFuhWtPwpPzCeSmZj1dm6MIne2zG+TkFLXQrY2KEtEk+JYP2/VrDns+0otpu/W65iAr+oUQaH61
0O2zbnlQ6e26VWi8xaeyJJRdg0XgbVp+1LdoMsq8aqvirjqeXgAzO2JOlf88DyQvK4Z2zjo3x0QB
U5iqiQcih9I8BGbjI5Itwzf4aDTqQeQ8DPKa0P3tH09TkOJ9XevwEXVZshxyD+RhfSyPM6RvObtl
3FlnStKSzvA52R7AcCJI/1cU994l/BF5DZzJ7M0Le7Y8E3mmzIKNytlkyIU9IrbFxVYOCiN7T2Lj
g0OEfUrfRK6UOzrS0Yr9mej1Nx4tFc4JH/nO7Dt4vIpSPt4iH5Ob7Ke6urEOKYN3K+FQ7iWktms8
S/1TnSoy8DTMQripYGuoM03pMBD6QbD7NByZ+XV1rMM1wrO0zYeqVkvNbnNykbqCMIDwgGPCGTJN
d9y2lq+sqrHt0GUS+B+V/JdiC3NpLzo6jqRHFQ2SMqQ0JxRgC3Vkks/kR5VUw1bf/x5sqzDXwM+n
o4QU/RTeGMDaTBZZAsjNkl6TluH76tcBfAB+9eaHaOU8k7DQZ+mx0ZhaQwEGmxE26Z2Ykn4tLXbg
R68n5Nac79R0WaU15lu1uuSDyt9dgoIJDubaXrnHlAehnS9fDxFYFklD86JCCGSDNSLR9z9BtgGF
26FYlMz6jdREJ3dgThjQeNv2+Mi1DPjq8WHapi8Q1cGm4uzoiS9FrrTRQl1cgnWk3jbHbCvpMPfh
H6f2h0dGcD7orU8W7eL6vTz1fWzIu68gCegeLM5UOfytZLBH6GCNVLApzRe9nd5CUiIkrpLvBO5Y
hLDQv1bsDYkCcaKYY4dTzorhKGmy5wojLZotGW80C2YmE5kftGu5CsVPeXIFKC641yLNEPrAIXvk
jmG27jQhlvze3KmXNDeq6xdvbN12TgkROlLGicMOK1An9nxtT8ChxQstwCGXn1oFd0RMablJAU22
oBXjvP4GZmknXHFsnMYla9wAZkd9O4Yf8d5r+rLnk18/+QQ5trG6UBoYpJa6ICqfzjHEQGgf2GL/
70/gdhQYrke6RWPOKoIe5U+G8QwEzGfoGGk8cQ0O2Ybp4xyZlrzHgsUffoET04PhxTOr/oLCEdPe
CH6ywLwL9SgGmcAAXCzu48Eylne4aefLgpJlml/7oVGaPGG57IvyMHOxMy2U6YrwDZorfPQUZXyQ
cHmrcRb/mCZfiwMwvZ/CKWxmspCdcInqA/wfnv+rlei+8LyJC4dp/MF1HZ3UKHwb4XcXdLiuRo7f
msYNZZfld5f66G3+mpVo/Z0YEfRom6/MdvvJkpyRRMNL/iT7UXMGDXIWyDx96TXpp8uA39ZZxef+
pAPxoD11Aawe+hy18xe2Lc9SAqLUCQ2xosdvPzihYmPFZ0v2P/JYLPIDV7I/ilkogaXOiFR5rQTH
J2dyOSY1Vr6bakM6pbAHnjdfkH2YOKsOwanF3uVHAJVjE76NgAtzdWQRe/H36r4+vo+5znHtflNn
jQLkI+R9scwOnchxVAOOnw98t6eUh1BjkExYHF4biiBRn99XVkDVxCMb8MdpzcWsiJDK/71xQ6Qw
HJ2FEDDqyaJ08Tgv3J2AaxVTYPJj/AUX8ZwmN/dqRIOP3Mj1y/laKaGlYAULniwofZDJ5oMTUG5g
Ra8rHmoqhJ9s7oxnScBIJ9c7AD80ME/x7QPIUo/fwXikLcCImF4Vxf/3H/LHZ7g3Eatch3lOVNmD
rIfcETfbo6rssKj6nKbZgt+wELnnZrv7bF04GTmnWwR8WngtTDSKiShTJekSTIXlaMQBDGx6YZQQ
xbBnLkfVXSzRVlrz7u206cZ7CBKup18Ro7SrUbPV40GXVwuu+eTZuJYjQECa2pzFUgSDaJRI4dyE
vMSpXPHqApo7RA2vDZoWyWOsYaekmpbBCcwLgg0ElBjXCOd86uXcjtEMdN0BVdTGBgRBtFDdXpJN
tntGDxRwTQf2V5Dw3Mz5VMwCcOviAcLsQJZa0WvdldmRPXfFkfnnb5cd7LxX3JSW+y1LrH0ozb1z
+4VFgOzJL2pQ1yBsfaPIMAVpyPP2AQ85dzQg4y+7eh/dMuze6eBDKMIG9+JOiVv8CyB1DVny+yL4
eXgm5eB4KDAcDiaj7HhoGqyCWGVsa2EOuVOZhhVhgtDI4NHmtZQ6iWOjCbAaITfqMXrwjt+8ngD9
6XH+nP4v89yOxZf6x65JebxE6LpghOAZKlLeukz/NMEtvJ7HDTvL8XQ+jUPhTTrvw/ckDXTelfdi
95BtTVuS6Qfn26V2pWkKGqekelOSrgwx7mxqP4Zdfni+SpvEweFUHauX40xB3J81Uh555sremPDo
u6ccDnoqgmJf/VYNY3ptUXpBSsYzhs76DTjj1O+c4G6FUeffVKaUvUj+5wD8Bnms6/TjmGJh3KGn
Tt41yFnz/4Oc2WlQslgbQtrSdg5Z4eHx3gLTcLyfaKwVJ1IIV0/3i+ed3OHaIIvBMJsKjxlX66uY
1jPgONayJ5NDM17qP1LL8kN8jUnCH7mWd3V8frGnWF+UIMn1s01aK7zUIcfygm0ViiraUXSmBY5r
A7osa2xCZbncfiEmjzsgLptoIPmPXBbVSQSAXztizHADHmcAFbQPUFbQKyB8Tw0yECb57sLXXW7e
t77aXOUqyAKjWKGo0bEMCDptFzukA4c+eBIDcnArOBiM0lCjhw1K0x6tuQfPmz1qJRHDdgxhQeqS
Uyr22nPIMKnKJsQ/YaO1/1xPPVZdyxKJyxv3Nb9fbVyVQrFcXE0VeLragBotYs6CmRxWHIYKuAYT
qGz5LtVjAWF9CyWDxLwqeq2FK1nhUMuRzxM+7sDnk3g9pK37NrizHWKjy6dR/u1REYi8kwVTJO3u
KzjbgvFfugQqPJQJAax4qOay0TJFfudc5YCG0B+43+lhQv2k9y+ydd828+25HeMDxBer3kbIYn24
wjADF1bzuuUCrMvVI2ORpWJQPi+lVjGo8XNRnmw7Ay+bzPLKttP3gMo0jW2rI6QXSo+k7TrFDqq+
jof4nb343ZiXNa73x4eqpdzbw6RjsANuRhBI/4aZhkVVwNf/VbQGE4uaZCWYmMOAU/tRdLvh9aOL
oycGEefkoxApRpvH8J3elrJ0bZS6IpAwDtt4YmP59l80JJhmRulhwFLtsU+lj2MgQ6xaqsDWv4Mb
mHpvShfVxoQrTgMk/nRMSMFk7MJGsoLtkM6jpE0bucf4cK0Ty9INQOPIwYCbF/DAKJFeiSgajgfN
bBi0Dindfvs3WW9Jky5bDRK7ElX/cI9Wid4hHJC1ryaf37h/QAVUD8yNNPuzcCvlH+kGk44sWflU
RpQ7bbyeeBDtnVxpHYuPoI8g9aIrSidgcdGd2gtQNfM7JCpsOi26OjK7LUcx2xV/78ZlUNvGvzd3
sqDk+vLTSWB18vX44622agSNPnZqJvkOy7e52O7VxGWjCGJ4nfVh3dVO58FLb29KFZrTSWvV8Kf8
49A1qMjsgdf2sLA6hSSw4r04VndLo/GciZgIigNP1KNLqbqW5JP2pdEGECUQGQRVk2lKovzQpcAV
XEn3GKhLRMGSl4uw1Xe/EhS0s9wu3EPaRSg+5SPR2EZzVb/g7Q/1LCgw0gzMWHtHptDTKHMd5VlP
S9jANK65agi7FMJh+VEyDjlq9hjsQLBfwmD8LuEr2+ZBE+zNcYyA14WFnp+A8nS61Q0PJkNnmryI
D/hBZsJaYqtjhM0imIJdEM5IqN8mQHd9kILsNWvBiYYd4Z3azKMCoO9IDj2BDEalXHtfNb/0ZSPN
CB8b8HSff2HqyVtAvOTJ6dW+ku+lHaiCMPtXO0y6jQSG1DP3Znncg9vWxqDCrKIoVWEYFhRVxeCe
nwyhgwmrR8p6AsFiYEzn4G0zv0Vt4JmrA9PfyPCyzM3Df3G+ouYK+i8I1tVhQ+PHKumd33GpY/kE
vUmWTEBfbqTf9K9cvtbIcODWNcyQeszk0EUiwsTJ94/olYLO6OZi6TxnRBCQ1LzS0ntrcOclBDWL
AnIn0mcJdTg8ZdYAEGdvNWPcWXM8dtJMyHKTG7h4ZDP4caQYRLoPHkLk1nX3DNm7OzkFCC1gJA6F
widRoPIbOpamQ1WViJvcvGydDKWddo5DV9mQKe5UgmaEocPzQDpYFzmrOo7mh8SF6G49HC6ISkL5
dMhVec+k8AGwkbcjx43Yny/6rH1lXFJiP3U3b/qdjjMUuNN1d0bDtVm+CTpNa8Qm2rfGytjDETqb
/h6R8Sl7A1ERfU9kxszr/9ye0Lt+wedH0rZ0G0nhlbZL1dyqhYLLakNhop6pof7eC4Ir3nafr6AJ
SEjhHFPPPfFa93VJY55JvQdVCorlm1ILurw+2yvKYU87qGc4t9BL/PluvOwsLx5FlZVr3o/5qr2s
uI3iNT/L+WsiV0k5D4UNPIfyVnzQ+pNlnLtGHNh9Z5tvd+B8kZbf790l2et7g9MV9t1sDzSMIIvb
W7t7XYGXAz1idhRK3Vvc9lNFn2P3OVj0Hr+hFifLT9SdWVWIYt+aAoO9YnpGiOLWsahz9UQ/1LZA
7kBI5uZuGvjc6M+hITLQ7UCnPG1q1vjhL9wpMh1hSaCV92DiXs+bh1JuIH+4wdA03Naumovg6lha
JR0i6wPbHGIr5EOW3wos+JNrdJg2aBinURpcP8O3NFR/96i+2ri+pTMtpPdoT2p2ZSTq2LDGB962
YkII60/9aDTrZ9wl4qEdI0BqPoLrU/IdZXOfDCSjKJUtsCrJqCfUv7qTn5WbZJWmUb98NJeKuFLp
Q+ip/1nMveBjmuvSgUBo0jcepcay984Cwx+7xqXTZ95KgDT36hCx8RcrjVq4YaL3DrzBVOE8L2HY
tdijBklF8EXDDKSu5ajRyjjambFMXZay/ku4/VHHj29XPidM2scfseM/clvAGzZ1XWlKx/U5ZIcr
qt8hRxRpgLFMe8HTU/QjmYkKK1BHEzAqmU0v8tWlLYyXNCFBMprZVvFU/tw3r9H/kmSm58vROVC2
FMZ2oYFl4mDfIrAlaYfpR3IY4AwaNse+jHkaWkJzMeiR6WDlZknW4uqhMOQyhhV+HhdRDkLBTNcP
zwF+9pB7Kg2rrcK7/eEJ8rkkdpGchF3nER1eHaMauun/ZBb6ecjwFuDgsBhZEraaUeWkAo1fW7zl
tuDgJ6HFspsC4P5qJHUbsXKXS5UV4v/GaRzECPrb45N2OumgjReemPTUpsIWxvWY/I8ONfv58V6L
TlFDBby7aMboPE3RYW3tE+MvMEleYfHM0sLaXkaXDi29Fot1qZ0143SMHdViDXGr2CqLYlIyj6Z5
ogaxvG7cYGNz1BtyCBU5ihbRgVjCy/pGQWyINY4dRsUxb4VRxVqZ456GpHDWlX4Iaur1wbWhBRKh
CUGBXvbfJg18uQ1dwqGXuDlM6J2skuv7MdzGBzLJQzVSGbmmJ3jG7JIVwlPhYahjEfhQ772XmJy8
OZ3JdO+OKi1bLGFQyRet2YaKRz6+JdcFqO6p0zThxjPS2/EjfQIDFSurdv5EUlJd1I7ISu5iokB/
VJgXqZHH37Rx3NNDcjVHXChibJ/v3T7yszmTPUHfVN5yBkUt70WCwyg7i7KHJUCddzR747fOBHL+
wd5kqF266sigi6Cwxh2f23qC8erxWRkEQEeqoBzjtzVxme/wYb8r6wSrfSqLeLzlLZawUFH1rS1/
YslretpGl49Mf2iVUqCwa1McJFpDYE/pGLzhUKUBvNCFmYei5zzScgblu8lkfQ1YWnq2Oj3skt5x
lyqj++P+KmJA5IogjHLjslk7o+Be8j70M8JFwYJvZnoNF14S25EdRqQAKANkeDifzIkqNDEIyMoN
dsnKUIvkP5U82dSfASYcl+GdTIxtHac2+RnKUqa685VOsfSjVrpCWhXUT8GO1RLFpYOXQc3qUL7c
q28dQJOyJKtlWnrfomDPAUAfYwCn6MlN29Gqeur8Wye0r0+sfWvRy94iDHOUTSTe16zhFSGeVxnJ
XZh65hcjRsU68GCc0psSBRErV9xefQTbjQ5w0cQkW1IxLoy9A/k/Ni6DfRo0aYbZgoI71G1Mkj96
NGeUI34z5/k9DI+MDIWLHeXb/P5l4ynZ9eT6VPQlKWSwrVfVo7OF2R9t69cw+dHK4Aph6GXL0hoM
n3U5zbpt8qh4Vgms+Fer9oY5op1MstHqcrHFboAaRnQqloKXVHwAwEaD6TNxQyLE6KdPze6TEn8o
XAyL5LfkyppNKCwtRMFdSHZ/cBymov9A9vJMqFNH1dB7snAwQmmWTDwA1TIrtlNV7ad5xSGvjNyF
KAysm+PDVcKhB1YjcyfJzP9glX+hhPX7TP5gi94zxtOdxo3JcgIpziJUkXmoNhtKX6XAvsNfUuHW
r9hD0jjXBKBb2HmrkBTLMs1pcFcBBewtFIENHu5l3zsonmUjy/GIlfVHAAfH9J964wDQfdScuHAz
FbX1fWZz13XuYgPURVukc/+kQsL99DSoqrl/etbmBd4P2PxWJlV4cVDavSQVyWwg+nEsnDtlXMYi
2/5bgmKw/hQ6nuyUPEUBcWGTjAFcqVlwR5De0ATEAhOuLZXjCuKvCDzIwrqL/9uI4mfIMGHYvk2l
XoI3KO0qFwwv0Uhq6K7nTHgJSIAs2rX/upPLb3u/f0l8AdNDXpHedRr7zW981cO1YRd22kBjnUks
A4w8RhAASgSs/5J8v2uLfRL6Qy+qy+1NnQ5ttm9tCI2Pbizr1xO7rFc49iGieqnW3n0qZs5Vb/Rs
72nzzrDnvOkpx/AgXYp1Qdxp7/aZX4SHyp2bthpMLjsYszRvu9189WoLK9iBczGxoNi0/HBV4u90
C5X0j84gwb1M2A2WQ+9G9OYOhrZK9N14j8NVYX0tGpmimsmRhAPasW79IDh1Zuvv/uFqo0v9WbiQ
Xpy6e5ilWSpkHefifIicSuBO1beEuoWGa3FAELCMrIvoLGQbVuqUkiC0BZ1M10uZSq+FnE3bsZFN
gdOGzAAcUzdyTlE7BuosYaF7C2JAjCU9g8i100JDNCfYGhJPs/Zlk3oxUFgFnwSwSzFSEvJ4n9Jb
a0fyppib9Vb28bGnn53fIoPeAnsn4mYB6Bc0Pm98EfqVdqTZ4NMQnK8lKJgKP/IJpsrhEXjiyt8S
95j3WJzIg8CjMuiNIn5oQ41+h6GqGW7Mu/jJ6Cs+DW9Mx8ER5W+sjGJ0KVbrr4A9jtBk7hws4OFc
0fwMEcPa7plf/dIww52f0Yz7U8gT74I70xqofchN9v/dnZm+vLtQKInelGBo2uP/BlUp9s7WIv7y
rJp7goNcHPKgasTwQ4eBakJYBWm99sqp95phUjAekx9XT75Yp0pKXohFbadUfV47y4PY2h8uu0te
n1vFTJGJBD7xeiolipE5FOorqgXPso/eNk2SdOVsHvdczWmf04hTjprV/nVL5WmfhPZM671SrhZ4
jTyF+cozC8tOcw1t3qXuB1MADVfCFm9Q7BcT/pBPS1JJS80Ivhw4v3uIwv3SEKAtylG1P6tfnlzZ
6gnCxA+Zl1OdqpJC2JZUAaE09GKZP0e+MtmO/BgVOUSu4FSgH+TRsrPWZeUTERYXWQzTR+cTVkSz
PmfdOLH0mhxTbO0U0vEp2bLWfPatubckVxu4gnJpwJc0L8lt+O46qH09N4uxhcvrXiVnIySdTLRB
g30sUzkVHLi3vQGqw/4B7/fkeenn/huSh69qeS+CDoDU0Mg8F1BSKZxQbWVB8W1SMBlI5f9/p7ww
NaQ/L3JdEMMVrDJFkU/A2jUoFM7nhH8YTao3TIEy70mAPhd0mzfTU1L1tcn7H967Zx8y49azCQfx
hWhltSOknqIVp4O81s5cGZ0X9hYFQph/b18GfiTX6eVOcIu6ON4pN4adzJHixMrulGaOjfEK1it8
/KGPVFqVQwgJbjhHigRAAwjO00E4aDWOCoEGPWCJLABl8i2rdAYnzI5ZYDC72MSFXPJXYjZtuIcZ
DBwHlttdXqTJSu2ex/HSm9JxPinUnHrMIPgThA+pzySBupc4BRpBcVjB/s594sbX+v+pniFjVrRh
2YFbKEwscttGXg7JIL3XrqyfCiu9qycv0h5C7rCu6UoMreAzCK1EE9lJxpTQcMefegNS4GFknYgy
0N4FS2kW7KHIABTcVIG6v1JjQbioV4mXL3+zKYgZfUD9sOhsH5oqFOgCMFPO1lmZeXVoT2wM904X
lIcFiHqhIs3/3XJST5HY8X7qmWQBmqEDmHYSP9NH+GNG9r/mn//FTfRLdBPxajwrETq3Uq/z92Vo
rw9KKKyS3q7j9KxHKx97kIDaNAEFU9QIslRRbgTvw0eqI9cvN4PzkzlXKbeG3TsvPRNjb8Pw/BVS
bw9BXH6OFaYprGVTAHLmZ99FGa6hAdnxvH/CATQjwNqzQwDlHplWgbCqDXdlmLMa6LB4yOlpHV8i
z+xyYNBPdsacYxexrnDtIVpoDZCI+hv9A4asDDTagyZ0TOr9VTzKB98ekBTCvLUhc5jXSnlpPHsi
MhLE2HCt929E5MOPO2kySSPrPBpHgH1hO5zpf1vPsmpev6tu4/wopcraeNxfzoOYap+O+iupUNMG
bMEGO1ApP3nurnKA0YeEnJVk8pWKtPQNb1EIRGHnRAz+T0WevYuitj7hVh3ebzpNEk6m9AA68hmU
no4CvvVF1AO9KovciQLn+5W1+s7Z6I/jUsE/jiyGVEduxY0vfgeTij8YVB/6kgPoq9z8wAP7VBvk
4zyiOYWmd99FhqE6Xhzra2bGyssDztc6TJ7xe1vJfCy4ABMnRonNBqAGjkYLAjhk2s6+ztUFuTdR
B/XikD8yArhyUiAW5ybuMuFLETTGL2Wr02fDCfN+urIUjcw6WyggKFOFuBlSmZlGfTYy68qFlbrb
Ud0Ojyf0N9a1Z1XtWhCaHm01rJA5E8hVBpdR1SDqZFrsE3AvpHhIpFchfVGyblk0zMWmiB1uOwRA
H+TXo1rMU708K0qljrV2oOyOQ0OlyNCcT4HmW3K0BEQydwV9dbHZZ9G+of03NFi2vcID30mscbsR
Km4btX0DgF67B4nTVnsaw23bz29hKgazCk3bRSxgSo2fCEiwn1FWKQbgJ4MFKYVHmUNfg4bubOng
IxKoT03EMiVnhcqYVoEvTkgttu16dLHp7FE19sACeluQfFZ4XHQAe4yQ37q6sEGdSnqGPRUizwrs
reSjmQ0frgj/U6DPCeGDtb5V1hWFZRASFzNHBwEsKXCUotkVJt/A1O5G/j7MLEtPJ0Bqk6Sj2k5A
/JqEy0pbr/zcsVieGVRFrRaxALicOMjCHBDSjC7Hbsyi3atA8r9ajZ/km3MNeFmKXVEw7JtR0bNl
w+A2vkhCz0Ti/a5IHXJoRtwd8/g168xXXiwWlYBuqN18ayjgPMpoY88zLMYjnD0pDk6++ml5pUPg
73fueS2nw02ElJ5OKZf/Rp+VQ7EEw5djp9geQBdmgXqlUY8Ub4ncT+sD2AbJYAfw336Dojg0KcMv
YbaEt+vaVXV875h+IeVTylE/XqzmMJ8sK2HCjd2jzdaKwuGg60BxOBb0cJD12BnpAJ5cP3+hpebb
KGz3sxC+e7itj6yo+T5FCMthZMnQEzEaWnl0MV9MXFrSZWgZB1egxsrhuDccbfmYpxDLvYGzKwvi
VRi0/WPn/0o08GDYxPRSMGulml0ZA6WWio6HdQ85p8R1MhZEbPw517cmmcuD2jJAoWwCCawtZorC
9SBxfM+P5TWHSjDqcnDk7t/VKgKF5oMLxmtPMC0sgw8vkuBobaV+k1CWGyXfp/lEsQp/X9FnsPNa
RfUkKHDiNCMADLl/6RAsVi0TnlWHwvOmkl4mgFGvXySgExl+qcyhKEedZ4IFVRhgKTbW56i7cJhm
Lml2GovX5SeEwcBPYH5Eedm71l3FHnXuyTHQEsONtUwCfNgstgRPXYmqEV3WBeBQklTT2Kzhr0TQ
IHmea6P56PvgfqLRuVWnrLxV7u/eB/ckbsXDdHEgw8iWPZdpPe3CFPv9zeoxoIxiwmUowiZR2s99
iCPTeWheQnruk6WZFMKva/a3GvSToYTxTwDJ3qb65CdpnI/RrDyNhSIRHy2IOxBPXLZx44JNBSTa
1cfH5AQUwnhQ9RJ66wPgVzhC/QjzdvsHn4Rfvm/G1p0Uq+8xYAm8sdw2EuTilqGQokv+UTy7Gsua
2X5527U7jnw1VyHabesDn6QBO/QtE/71cogXvRjVhMNEd9bN5mxSP3gGkLK9FJ1pIyPpmswdc7Ok
cO+kADRUs7pH+q1ROC9B2aU/UshVjeU1UZrLM8LQAftiDMum66G8xc89NRg7/AiPWlAVs46UzC0T
A+CJepySuZNAYvCVptK6qobnF1GwZOqRzxo3sC/kPOmH73K43kcBwUhfdBn25betQATDq930W1uL
Z600obJGeKHX+JYNrxp9WPhLqE3lV97UQ4PYsgoCAauSXi/jwn8S9IW4aOA18HJQ+Znmv1iSFqjT
PPmflvupBUbopIcEBDxHsuJ83ZF22GItKqmmA3pLs7bLeo6vmj1/XGhLtrQhkMYjuPC7Obvup4Tv
Tre14rI/a7VvbBjDTq2PbRxyCurSdSyekVjZgxwpTP4tsdDK+mFAvKXb6shGI/71Ue7JCnG4e6g1
x7KyCSg+oeD5ymJuN9HkZH3eDFlUdumV51BVu178aSC2OVwxDEGlJUMJbZyj6bSsu7I6b82BgqZa
KHLrv2U0Zrd7jWcV/Ct586gVMfRlNvBkV/m3yIjsWWkfv+hKu7vYM61LDfmjTDH+k6F5relA1kkR
JlnxVkgk3nh3ceKtmeD96Fjpr4epXCUvpljh4cx09dWj5pfStWXP3RRQh0HxTawLKo4Ae6y+7m7B
9BomnTySjarKFK3ykY5AcbMKoPx6XU3vjUHQ/W1IIhi9u+scfDMsQXN2fe2GWRwLjHe397n8szCl
lpbwYygfvemrWtixIx9qk24mac3cljXPhXJjjrdCcvNwAeff6W7+axy4MmZxV7JRJWWf5Vlr7zB6
0p8xvrdTqq8g1JWKztv9/Xw8+ENWjWr9PYKs/MMk6cLmear4CXktYO22APGylCFFCCiFSw9E/c+y
so2I9bLGg2oVDvWAhNF20E4HBNDdytPGFYHL+Kja4ltym4yvyXu1QzzzoAFB2rX9tuRA1BYs0owY
ZrwxD7CAEE8cf+6u21BAlW7QzPsqIm/mwtTvDSNGsDkOXGQ3lib/Vrx+Opn+I3bUuklCJhudTbkM
HbGuvfqVbI+tMXmPWCsQQzWkps6OjPmC6Mi5vTwVp5twIYg0B/dFEKmeZNd01Bjo4yfHakZ+MW56
Y+jbEImQUGrb+KfnHjzm0yr5AVlm07Pi+BqFNn7kZwyEN9ao9uB8Vb6gOHdyh5algbMcr6CSPtsJ
mzw7+Pq+PyVoVA10zDHlzv2zqTFAAk0HDn+7s0L4ZLZr/j/xBU3bO/kTsowHIw06LMUGucGcps4C
MOWkQRWC2N19c3gSaDXc/5alxlOG0MyNrQEkgdX3UqVgDiuyjJJH0xuv11jwNZzBegWmvExUy85c
gDJ7avgjt4awLNSm0aylKk+D+ONc+C1cgM+WjaWZzAqZUJr6TiHg3DmwTDT/gdt6DiMzDszyzaPW
+Cp37bCM756vxfchWDK4Fpi2U7qpB4lKZiU0dXPHVLnpx+/6o42nirCSS+1o9kANriNgucDXUOC/
qEZ/RjmEEo0Mg5cJmE3LcBjGORid1ppgZQnlPHiiDg2Zd5zgAH+0qkKS4xXny6WJe5CKqjJfoHlB
F80oaseXk1+hzTWffctDHjrK1aLUKUn+1nERdc37Co4xVbkdkm4oH5s0e+2cGLWCfsFZx/c2qYDS
b4GtCdN7MK6Dy3uIRqshTNY4mnzZ17+ogRq2FhklnUCT7p2w6+USiXB6SAORr1JYVdlANDq1HW6F
0Z3hjxw27YxAbplp7eFFdiOTXZnDKHsFZ35dWxcmviv55t8MO26bfKHchS1o+5jj/z7r3K3b5lYJ
nIixTMqzUTv7tQff2dtWw9jiupfnWqe2yM2igX55yBHyeXXj5L6jra8ZVT9/jmlS17kXKeKWafB0
4V/7n0LdHhr4nCgnzG8E9bcB9QpMfWoU8AyDLTA8wlA0E9iNQzse9WHCWbdTVRcFR63FYQtTdOvK
oCJfmU1HseUoCQb3IQxP/qRrP6Gsmh0erZrm/SSOZ1YO7Oso2XHstbCyxA3XJH0+knfJPLL/vWEl
oW7UE1pQAV8LI801vCqp53/mb3MCBmFyTCxegb3DMPxJAvi6fi51Zbx8Hj1I31TQ9Koe22z8Y+2m
jRhB20JR3AVYdl08QjntOfd10XfejDlfB1ZuD+fp7p+XThszCKAT+lyGMoug18WiSWQukVdgTa1d
PEZhLLzId6W7j3jmVN/1jxQoV8lIwFckdDdppNI/O8XH188zHcvlT/v5kdJL1b1ZcLKSp07fvzWB
Vj+SA4bgT/0Dbdg0U6qwIsGkSp2uUuLCDVvKVJxx9Pyl6nsY7xIuCBMOwJ6GsYpUFeDeyPVPkrOC
X1LeHpDiT+w0Z4r80840W1iHTk27VzX0JoA00eNWLjD8OtffDZBgI8SyRq7H0Ax+gzVj4kabSNMQ
1IXHSCNHknMY2Eh807UgqlzS+BF6920lyg+RY6YRMjzdDXN16dgXaYAxb/fh6HJt4Cm50ered+GO
K0iW6qhD5vN0kjs8THWt6jMT6qjQ133iEFf1jxu4ywa+X+h+JRi3I5j4ktoaC3c+bQVeqGJrD+z8
yOClXSNAAdc2g6Jh1+i91rQ+VcXLmp1Ptl7Mjufcjnc/iESrIIrWi2Aqe7qI0QM89qjzu6tnX90z
cFLylRt2Gnq+ROxAdCDfpypJklvTpj8wwRS1q6Nmc65GhzeUl4MDYWO2pmFeeuzd3eBhl5kHZbhi
TVfHRhz3yr84mPNAFubxYN3fcH9rzYrkOv3htJpmQHTJpJNmuFys6yiI0YQA8uJJVntnpNabPzD0
oGPIEGuoq46eid9YQ0+rGFyXZ0N7CWs3hBrB6JvZuRmBLeGc+ana9fYQCir/J2WDuOb/4dtHzVaQ
vXcKUdDp4rJ3HbJvQgd40ti4iJZQdzycc/4X2LIQTy+1yj1V7l3Nl6b5dEafcNlNFiUuXFvfEy0S
g26UOVwxf5Ef+olgiSYIWswR5LKOYN0PUEWNdGFlzQ56L06YyLI2vDhXDmTG47EbysYeRZEmM5CU
C8Q+XTguBINjmdU+WA46C+XZ5ZwAO7+dvptEAbbB6Knjiiur3osYdcSQOSpavgVEce8JKCE380n2
BfQiV/sLBMDi4bOxTsJCxUIxPX/7G85wekSBn7ONsCTE54ayC1wHS+YHVUNrgIBHtnV0r/T0Z9Mk
xaiN5bFexoTCmFZE9qqPX2imIR4TSSHZYdbUW+9Ymfc7kGE/4IIft5u9fo1ooFlekjA0Y2j/w12N
FzTVW8ITIPcnl6Al1aZGnvUxf6cPS3JnSy7xlCOzfrVVpkXJBQxHjeNWYj9uQAnGea1TaMqS9st5
Rr6hP60Exq+P8cMHxpH89P6Xjl2zjoc+3PT2Yp/IBzP5ujMz650JGBkf/ylKFO9iMawa/xJZezKe
vCVjjklDMVlgYUSDJXZW7UPb3s9EZ5Yys4VnJqbobNXQ/jT7K1vZCWHP/QyzENfjS70nENvfF7d5
8F7t3C/aSopeBHr1s2el4WtWX2wxTLnRJJRgOd8/45s7zEyllCFhiO7pWg6HgdL952D9N9O2YOe0
bFLbMmqhhvI47VcQgPACpje2Vf5LGLy4vRoM066g0iLYpYNTlH0yypNSIGwE/DAtnXPJCcU9VtNC
UUzMXEzZeJucTcJPE/D5IEaqp2iMygMwQHWMhnEVkkjdM/rKP2uKM1g0zVagXs3vYsNNMtsQs1wS
NmKABmd+6mI4S2J9km1dBmg/Ctszbg8qVXVGs6k9+Zz9L0rj2cdlYIhowaS+Bekz3ZhU1g7GPVad
B0KQjaAGeXHwHecehVE0Gxa+Yj4O9jhZcfCoJW14oN88VDy6QZ2cYq94H02W3P3Ad1d7GzCr9qjW
9mEp00KT+QfnpzpPt2PphOd3e2hgFJR1fQYgNw1lDYVAh5W193JFPS7+6y/dy+szOIps4mq3MEGd
8sFAHMIc+Qn7Rn0/Ag2Ue1tyPBewr0dvWjo9fxX9+ADvQo6dhOd6PKsknXTrdE+GCL2ZacdHuG4D
AXQtC0JaH62cB48roc1YvHvxv1tYZhYANShXw/hHtjnp02Y2RTXEhBel0MGRmpWXNEk0XOGHq0SY
5IakS3Mpv9svrlcm6Slqk9VYzvHnjrO84P0ktLCr+wuN5bQ/6fZb1TKlpefkAJBNg0IvNX5DHwXP
Ph56aT5xYl1sRRHsJkKl9NnYXXcuGGLom563d1oKOxLxjt6zj9RjEsNlcv5DkjWC9m4QW6HrKzq3
Rf6G33aX2/+1fwFsqgEQTLs1z6WcRsH9+lPA+B+2dx9iZWxQSgio+ZGensupE3pR2b6jMAteyQJW
8TnMeNKazrHxBcRgVk4+xPn2nO2cfIO/kM7wCr3EyOvaeEo85z7F1ytFPbCM3GrVEL0cTNVPWyf8
cvMfxk2NOBFhnW0CtS9BO3WYw+UWXitfRskS3a6OAIxLgGTjMBzAYwCxfhMKMdb1cgnMe02X/1vg
6RJgxjkRVIRtkTkJL50w3VPq5yZG9yXkMY6b/4XnuMFfLlp00nxo0ZkXdkE6yJzE069B8I5Jgk2l
jkX7lKA5HM5jN8akLS+eYdLBWcNfbPyWhogNvH5Be7P/5A2ylRHhVJfNQAtWwpax/g41G8byFpHO
wKyW9rTk0ktORx6KcWU4TK7NJGfkj1MBK0AVHAgoPMRuIM97oVY031FA1cbwDXkzzlUvFLP1LFqD
kusykfpnbWehZ9TciJKtFt2yIwTa6M9ITue3K+6sMDbmIu4hPOeKszKB3bYRrMqj7TZSxscYjAbd
cpIebraTpjdOa1X6y7BxSd0zpImbGOw+woTkJzfN/WgV7D/AfiUZFpUoSWk9UMRgMXdMne8Ox/qf
zLiNLNzsaLWBo1g5qGWc0H4LogsF0V6TYbu7e7jv/9FydcpyeG/EoORX06hhVSv7OUxIUcRF4zOU
w0Ljxr7LhmHq5KENWfPMJUB9EIAKw5WUTTzTNZf0TINDgS5qjTGFtFjUFyEgN4uuBnEC90aDRY+S
tjPUXL3cmrjaYrIl2pVKvQzp/TNhx+jEVdIMx0XGy4qUHI8rqHNWNjpbePIwz+AsTJFrugLjPkzd
qjCzg+TF5lT8DT3o3wTziY5onSQ1sWiU6Aalel50FraEFAub4ewePKZOpBD/IBBAhreYiW08m2mS
PWyH89pv37DI5xN8wZ0hAoVjjrFujb8SkXZw2o91FjrypE36ZqkLGG1Rsws1L41Vt+Zn624zXPOI
4XmjAEKObaUbZyo70fDO/RL2A7U8ACsR58Jc/kSVJWFqh+JrFp9ft+uRsQ1uYgbPGqJ3aqcJqG5a
CXJgv3B1bG0LRdvpaKjV9pqYjD2KVWpRB7fTzIgb1sR9YirF4gSiJdUasvMoGYVQZLHmpWFao/Ic
yi9abCcvRzphyPqRaspMHY17D5e9wM1740qV7I7AMH/ZuzSpvVmyeyMO9XjT1LcOVnvFHgpOXxmi
qheuaABSsMJy3VGvfs3Ow+r+Ac2iXGSFTgDHXqCq4odyXJ80/P1gvzO1R/INKVPheliXUgPT0nEV
jpE0zkqAds4HjxgOOqXH/DSSCn3IXLkL2IFCeY022qJdH3u5k1ab14ivN5fu42OYA1CL+EAr+UAL
aqpZWTEfJ+91BxrVJBE7jFIb3cvBh66QmEjt3Ywe92RK9eMhll482J5SPEcFGyHTmXpOFKFLX4u9
eur7PLmg+J7H0JsZEnL3QaTEuBGpJpKRGl6GoMFPYU/hxfZp+5inLiewDEMBddCI1rGQDkPzdhVR
k/ipKyHoU2iwtRZi2KnG/fp/OBX2n1Vm9tXyi1Brb9xCgTTj6y60OZXyFSjdH7OEz7sH77yGHMME
BEgtA+XjIX0GNsuX/VzjtJRJ41Hg6NUlz1F8RwqjqSkUv19B4fxZCugctmuj7/IJbUkgq0ecNUrE
78U3lFd1R2L4W1xYTK6z16Hpv1bh6rWfTljAgFruIFP7lR0U0XwD6PrEk0ch8FGSmdf9EAABy9ST
ICb5/eRXTTyvIvpIlMYpqEpOQ4+7xAqthvlQG/26lVGFx7OTxyVml8pc/qSHRLjPKIC2jZvHkxXJ
4mWFopKGBCf0UKe/tuFQjtpP8n09dVEO3eiBmCrXG2jZetGCyLYNt9nfrB4KZA7aoONY3ivpvo01
kIN6w1FaWCBNT7ApGH3ZUWLh4vUHLMRyDJZNKj7Ropv3qwCaLAut32X6jWOt36bqwyxYucYGZRCz
12h3zVdRZ743SOapr0rUnCrnpt2AoXYqdut4y1xzXzyPSEXUn8VS6Mh3WKUvAN+O9m62jNyK3PoA
EFLBjY7YxtkXV2J/xgFpJfoXlx60qmZW6MXJC1yUu1GJ8ypJ5LYkHuO8oAg1iyxvHWIsvZPKwJda
Q2PMU6w4sfpY72kY0D6RwwjsfsODyvNapHfjI9kwJIBrOqKngSqpbyEz3G+plwofWndy3hNGx07K
UomY7NBE15TO/0HOiMgmtnq18zPSB5qu6rKG00ljkeo75hMdvoOWJwStfASuadm+8hA/I/d2XqOW
UrO9Z5zCijsZObS01p4JyVr6ptSQyEa1lp5B7qTncvFjtdzsWSkkbJ7GJkHzKzY/o2X0mLauPzx6
kvtbKIvLKkWguVcmys3sufDa7Km4FW1+moM+aKTS5xsh3KWMsF7gitzdp4JyQz3uXrEWvBuXnpME
u8JnoXf19KnksqkJztil9WvxjQYwRu1In2Ntg5pvPssMEX6/IkSdm/0XiHr9fiOib2XF7je+x74x
o1jfQa+bGttRvm8feIm/oJy65+/9ccNFq75yBefq9taBWHSzEYfIA9s5WQwrXYtVYobDhwe36VKb
TGdOYue9myD/y1CruINZoeyA9kCjWKBHDUJmfhptBna8gx9ChSC6bR+aDbty4smYvvvdvMaS7+ts
ftuIvD8oCez+SEK6Xsat4v6KUmaUYyJwglxGeOe2DB4J+rc5svxCbl+SOOGnLPzH/Z0uAFGtHEHF
+Q7awpFj1UiNGjpbIy2iS+SarCDcw97fwLw6snfbLOP08HelyMETrYhy4GmhNA+lFVGxi/K3G1mO
oEZXk4YHsSQK4Cdg2BJTBjjs5hjtl02kPwDff8l+dLJx29EXtvsTnOJ/Pv+68wuwNUVva3V2qTvC
GQS8ZftGLyG5GL5RuqN1u3zutXQ9aysN9SHJ/tO7/SpIuNbwgeqhF6JRHcZdaQpei7DpbflVUPjm
ogxT8HRT/g0Nt40Beo4YdprqeeMw9umqtcm4cnFDP5KlqasV5uu8ydDgwZcpR1ITKpH0N4fAaGnr
+8muAbHFMA62vzwZN1XpL/mMGL6cGB/a5RdZXeJz+dQ22rXsX/jUh6p2WbLSj+fewEQ3sa4nKtee
HflMd2nzDijH4TvMFEeMvDILwLyQPBdaXA42mUsaCUA4m0OmG9wyfWcMlguLq8JxaJ5U6CzJazvG
YIbapeO+5H0uwiFfUXvlYhsEeiaKvjlqqTuxmGAd4Y/lrxxW3xAyxI+Sdx8piofIZWbg0i29DF3A
vs6saPji1WC+NIp22K2r5sszheBbMD6H9fGm8XRFTUTkU87RWfHVBM3ow6yCueP1qkJY0WG4bank
eiZ1qrrfQ68iDxSIXs99ySqorfUEkl69k7mJ7A47eL5ZKuglHOircZELyCNq2+T51NI/DNVUejeO
EaYGiCEfIWm4Dewk5Yu6ooIWIqaHXPseNdQlri1pwxi/odjMON0VNSTl+/sMfaoqjHX85fWKLoH0
n5jBKkFT3cLwBL6J/BsLe/9MAB/X/EPT77cBSDiQpAWiwhDD5159fjLgC+gAteRhYCU/0Bjzb5+6
BHw84PZjO2tvqTc/sztE7SAq1Xx5PwcAW+UJUzyWzSadpZzOAC4ijsx6s0e9RhQ8uPxhv2B8+f7i
taOD/IHmsP/VdjyHWYmKiiFCqiSO+XnBz3R+j9W4KpmpFMLYimijXkZ8hoC35lM51HkYUqSFY6Xs
1rTjchDOC2h1n292uVA8KSQr1N4UCLCBa7+HHDGB/G8pRxS0qLh999C8D8lXc1KyOSWRLTjLne9v
Kvl48S/mHIQJetmOWMY2628mxOgMYIfhLIOZroJTsBH1bOqyUrWvpejP9qF2MEc/SMVqrlG+uH/n
WpLwXpjR+HRHrYqsZTwgDEjpG1bEsJ3CpprT757bxApGhzV3i9KoKx5sWkjFRt9fWS/d5TQ3WxIh
PxitdJtNbq+AHOLFuZSR2XCjkDofGniJMbptlXawqP5R49ril007JFR+mkPgRoKJlgLoeEXQs2dM
Ih7aADmiRQRokPX2TBoh2ivYsoqY6pw2dzjX59s6IFKI8lqWfZ4hZpLSCIKg0SxwYKqpOHYksUNT
6xDQCI0rdEfC4EFoyN4W4b0ELUyf/7mn0As4e//iCeEXPjhYik7dMHye7zDmmpz7ynNwQQzGP45b
rgYbI2WRavg5qoXrG03XoGi7pKSQoqZ3wwVEmsx44xjBXH59MHRFnuJneioBngT9wwnTfN0A4rke
RzjRWcoVXY/tWfFEBrnJGz5kQvRWqr7r6mr36Lc5RJ5DAzL4ry3jT3OvHR3GV1yBJHjeAmlFCu/3
Jz+5pVT5NmxPaCbr30dma2Nb6gh/53VRH+sKxDmWeBLLg+SNw5tv7mes8r1XP8pbDZRt5H9cIi5D
S6lo/0j/u2E3GOO7aQCZ3NUyjgiEJmzmKvSobTIAGh8gGBMNYIUV3QS0H6zecoFHQu13yHPfWkMn
olYoWV7SBgfe8THmy6wuQiERAEDs/dRpiw0IEWlKDW0/WjU7s4P6pJxr3Nyorykj1oFAYeZe+NzQ
jo0U3plvkwLf5I6iAvxrpkUrZc1fivJbm2nJwFyzroUOr37A5sy4KJ2LMzaCPOezQqIzPpHTb39G
5FlaE6NqnsyzIhvLyWXtW06tkTQB62hvFr5ofNsOjBKbNaRoqnRdAerLurH8XGGwG6A/A0eARqeE
hRE3e9JolKhj+m/7tia0lB3rzbQDpGQHJsmbeN0yPnQbjd92eU7DNxq2IThVr5RWpOvUaMtk7itJ
QUmhJYj90uJ4wnyVrtvvsUWtZUSaAPiZZPSlDJ8p5LqQUrUe6rCzTT+bdKBi25aRQqPFgtMem7PU
R8kf3WklIfOdP1rxlTcykF1gASSenB17Ka2JNIu9+eH8s9ihvneGIcQ1MTlfnYlFPv3HZwM/3JuM
LOFDHj3UZvtZ2/Omq1T4uG/fw2HZgeO3BfprvbNkoa3ugMg50FepI6GrMAPf+ZONUZvEfz5k75dB
Vn3Y1jn8mg9K9bPTb9C++9fx/9pe8dBu6UhnrVz+0oXfxbt0ce/chhlJyM60+YQds7Nmny+T6SKB
KMnzJQkqCHMBdGGtX+5Rff4+rfjQYT8UIMAyxsy6KzUySy5zE216yX/PRYtGBTk+nXEToygcWvc0
xHUn+dkk32UUX5NmW+Ocvl6FPdqjEMp8fmptFIzB5IRWsutx6vq7SnIH9x86Ok6jbo+czTFstv1h
YZ0wTR4TrLBf3w4+c3L3PtCtt1xwEPX74LC3Dg+gjc1a23FkveOqRmtvfaj7bjMOq1giy/wSPbnY
JpRaRB8l5Q4OoeEL+nwJSTdTgjp/2WPuGOITVvqzgcslyWZmk/cCvVjvow0y4Aw8vUzlCSVAkmV5
NUmySCvkEvDVLLSGmDEOauLk14Pg8nkAyJ3PtqgZl3XYFfDW1q7kkW5Bvw2LPgdQc8K9sRMyDuIb
v4zSCUxKsEQqe3CvigkMR+EIxYcyLAW8xkMYK9VVXLGbROiS3z/JlznsDXJuyFhVvl2tedDNdSCK
nTm5NAyy0MDIVmpJHn5MIsbpJXoRG/D0coi17UIT4E95p94s7p6tY+iURwBkA6EJDXrMBLbStEqc
zcT48nIIfAKFKPD1P1dg8kYcYr9Hz+jj1XlnaHHfcXMBi0ldf73ToIMxsUR84cDGs7BR/fpgiW5S
8Bm1va2Wdxq0ZMwvkgm5kfvvWyvgAhSJvY6XGfSWg2wrlcmR30lhCGfX2x4ppNQnu4zeYEahy0Am
/LZ9IzFaEDJ/fp+nh7WidkQwOmwuOfr7bCRYW0ivd/JVEN0DZIw/z6E4sb9EHSxVapVNqd7Q0/bB
JYK/7AwZNVoO195XrI2boADVcuDVsLrFADv6zb8RSw9o7k4P4FUbzv9F1b/dAuHzjw2JYjRcudwT
c8GNSHhYPiO7VHuu0lDdgFZPfamIX2obleGYXyGDkgabisSwlifjCou5s7S7pmR/902K4m1f1uFC
GTZ65jwj67V0keNeqwG3ancAhIWeGXRfdaxL35zhPjnHycgwTK0SdURNQpRoDm3yjXGZCByf1fFg
zW6ZrTZ4VMzDN7j3TTdPdWGZ1FKlo9oZj/5sjahLMua2fBoTRvPJBBA9TIjZaKbhooIcyG/q0hJ3
TFKSiSV0p6Rzh/PprbF9vUgiIWjS89hbpHs/dHX65W2NKTsWmPKlfMELtIU4JCOw/5OmTC1B0+ld
680jfoh/79f4YHtXkox/LUU9OYDdgDJa2cOOzomgvbxN9K//LE6X4vYNmgSARocrYVDd4UrTyyXo
fqek8Pw6szOurdG/OwUIujL5RdHbpdPjD6tbLhIOCQSToST3AVKPwgeYaiu+E34zjMN4P2OZrMO/
5ZH4KpD/N8bx816/YaWxODHwrcC+PFQ/rFQhjfGGVU5DDOR5DrW4M+bNioRI6IrK/RjIsZIqmBwW
p1n+SKRhjbZk/uKgbxiz1Y2zXq6HLfCedr7KMnMmf9WIzuZKI2rVIHNiC1vyhxkvlqoQtWKtbY5D
i8H5m3vo5rV85CFF6HaSMQbr/AEXlfX7q9BS00n8Fe3nfj5mslOR9dLPT8nft+0qzu5hPW9NO9q5
Cjhn+Uo8UxxtXcjsN8uWsJ2yGbIkpHumdqO6Ca2ePsieHBKoKe3GYPJmQ1XTLW8iB/MIVm62XOmO
xk4xxzYB6juFNiYnG+eafNKYW8JhZwmWhGEU6oqsmIgfUAYVRowPL1DLuMC545bvYVVdUubPkEHt
OLsFBZ73pWa7oAHHlmFdQCOgs/oJcywMOISn+dGVxx+M1GtL7dYxzuzvdMILk512Xb73rt2qtGCY
7uiYSqChU9G+i+x/Ko2zSnAVmtvDycnEKxu8Vb9RG3/0HhnyIzqA0OpUuRkJYHxxodWhmmr2+Rhe
5KdKdhVYdYNhxAqll4GNcEUeYtc5SXumgZiRsqmE1G8D+Vt04sE/Rok+HqLcQcToFrX9TZ7X1THY
SL3Nb5e+ZJYfVRDf9tMop2HnEqEZyuJXK9Kp0jVa17zJL4MSQ0x8JXnE17fuwDCh/ZdtMAY2qMgZ
1sDkr8k3eeDl4qYnRSlpPSdXQ1862sXJcf2mzrxdARx1Ax7/DY8Y4u5UYsa2yb3ix+p5wPnaRX31
og9WHDxndWmyDY/+bO+NLB+T3SvBS8R1YCp8gQUKt+DdfpypQen/rmYyRXn6nXte1+JSWzv7kAe1
QiRtIJ9hofqZyAiKT+9q6emsJjN1YVrcvRp1uvnVC/pKlUEHxAmewgWUuMLI2X4V9LlFEgN3szY7
DaK9fginCREEFtf4ppQ7e7kqnTEx25sEJB+cxvVF+rE66BrqxF9RT+1tndZYnjvECsCAr6zEdi3R
bniRF+0emt52tEbqSmSrbYFWlZAsMNrEHSjQDMuCbIpWAT6BP7F/18p1lU17pby+xD/k6GSYUvnp
i4wNLZByYj/WNtPITpyBUctV4UxahWXMzwq6TWoLBHKT4C4SWjemBJzJljin4Qr6+P7K8hkqpnDW
9pvEjzjvxfS8FPnSkifLdYOOJ2ZSYtTPLfZY1tYmkAlJCFJcVGEwXqnp06H1johLTGKxznw8i9iP
XCUCrxePa36x8yLY2TPbqCmqL4zKXj6R6sL3GKqr+6+BpaUMtHnE08hV9EdrE8Ay8QC7UcQvD0fK
GkzBfXMrNMPkoD3GNmvdEFyNOx/KyvI8tmbB/JouPvSOqE6L53VyqRGj1IWRUMbNwcWdJ2Np+ivl
SBMkJXXoATMi2RQnWOOBGPffoCoacrqYdzsYQCJMsCDeH73VnruNh1jTofmMl+/Vx3kwiv9b70ZJ
YqDaQ2t2YT/mlQvr3a3tP6LV/SL1AFpEH9PMmzC0htgAqZlmLB8DkHs0WCAhSoEyGwZZzc9xjQb8
z5Irl5zQeM9AX8dUR3CNyYcbpVJckF8SmPxbgj36C9N3bSt+HDHYwAn0Xt6lxKl0xgKo70wMBMXN
Az4TlGfjDzidxYtjouN7HuAcrIXUAkpr/pUJymEK/4idqTn2ccWQ22Yr18UinEd69bVC/fOsO+tL
5qQhaxd80GXcBROyBWLgmjuizcBeXXvLVFI03atCxidOXSjZDXUSWtwmUomdYOSwH/m3hrKCSAK7
FPELdyBql2qnXqYc5Rir9+AaijBsKj7K8UQf59kzKtIo1c/PBEI8Ri0tOFNDF6a7Y/xbzCON3Z47
vun4I9uGRuIF8zCtzytUBKn2Sx4S07RtZh1dD+dAj5gif9WPdmx+NN7UxtTZ1lBGZt2LFtxjA2bj
T5urIJTL5ziWn3iE2ghwJWPKl5sQns+LxFGDkxLflEtxwYqvhxjVlO0wEi5oZzc6V9PU4i0qENgZ
rTbPeQ/xRiDkEn2b8NiqXaNfQP90rERIgXDaheskjDB1ua0dyV8FAbFhQlQJBWWLrnzH0jm13F6t
4C14uxxA1aWGgDXKrlI6ZmCyEsNzaU6v5bv433jb3TXU4dTi0xKkRryFnRHiAhh8wiS5FcWI6Ara
3V5R7wXgDE7C/bNKq7w92gS09vXu4PIxQAG+nyrM5EwAJ2gxj4XMT5bXkhaYRAWkCm/W544cgKbZ
bEQZi4D7/qibNCyoL9XNphJnZWtgJawcNoK2l8qRRFFyVUzPyfNGlUMCOY2Lk1ZH6oWTXQhZ3Q8s
8iVrfMNeCL0gBN+MDH7FBJ0IGEcwkxlck9QnROTXBUg2s8oNhoqpU7nkwl1UVMhro/bWWdTxnWgG
pCZ0OtTeWwybQQg+IE887n4iickRVTn2iLwNbdgWlZqS6izz4pEP0UUIMWFvqlc4ZYuGc798GyRg
zNeac2MSwwJ688oz60UB7IcptxLYv9vAwwxCZzDYCN07nUUMZ7dqsUU5sblp05ey+q1Xg1MxeW4A
DMButO+H3qTFS/gEAf1AhjQ3In6XQD8miP91Qyd17G0/z10j43303O07cF5WNe+FQIVTo6+7ukoY
4lVRFYSn+OzCctMofBugo8Pw/t2DWRJxrfpq89+cKCM4T6CmCkFO5t/N5ftlKaL2X5Nrk+Jo8Cc4
/2UKN2eiOH0jXef6NxMZfTkRBdYLydrjKwVE2d63nLo9LDuX07i60ISp4Ds5ypMYRUg/G5CjjV3Y
R18tmj/wXaR1+s0LTO/1h+eQ2OLGKAqpiIA6TnLMVMxrCMUNszYQPi8GkQ0Hd4m4Qem8dg6qm/ju
0bMGPrWifd69I6R7QxIxDiT6+VoWa5EVpwwOen+eQ3Iwu5tXbCR9MxBIgVzEYIKzIYkL5adGBfMo
u6eTMQVD29xNdr8O0Z0Jje9Aoj2xRd55evK9AKoKnMw4Qiup42f6fIhxeAbqkHBiqq8WmYrqVz+l
YG4oeluxvX+nMkS0HlpIzdVef80aetx5zc7eM9P4zD6V/GRAQvmUs6zodWWdgAijUbtwcRZZpyRZ
00SXmOg7rVi62cH8ie6AqzhNPV1hrZ6alvGiudzSHEeBXSSXcrcDvqATzXLOr90u+J2qOFy/W2Nl
nL8wgMlFzfFUU7bBC9ExYlRKmmh3YKjl9nD8OFrzBP5bjcc95LNAKqBdpA0kmWMBbAkfw6b3mcwj
I70B08zVAIoQWSAqsHTYE8SW7nZN5rvekSZtnKERRGhWqDfopCEu3MalgURmz/v4mJx24EQW9aC7
QwwQamPAQ1l+dfMBsCZMY31K4uEhE8evBbXQ9ypr4bsQhM6SwVt0IRYmvXN1ZJIVUIuASalMRHOM
unCDvtvSE3ejVtuu1TnbOCy8TOhCFFOM68eTOopeRIxmUDzmynR1g0iyzs24KqbfWVVFeb+ST/6S
4KQby0mVVmdNNXirUklpUG7nMDAg23clVyHzK8rtzECSgJ2qAG4tDFB9ITC7Dp+Hyg4Gomq37Mzg
DDvP/cawR4TYp24Ms9Pv1RItTyyZyL63678V9vM7G0A0I1JteOHhXdAr0AdBEP6rg3Lthx8sP5aS
l5+p5zXw7hpxhxDeBgNapPRwLeR/vITFJH9JDt82ojilZVMC1Z/TryhaeHmSGBF0soxFBCiwS1tb
lWaESd9mHUSLYyT5xQPWsznNn6cRW+2eF0nzues9p+gnkZ23ZxLkKuaSuyK2jiXja/0UukEUpLur
ninwgV/Tzlthz8UqHQdIUeXsVJfqgy5jJ3a6YASMPAKXIf/RDb7cv+OVbWpZVq521EvAOP8wn3Eb
GnYfgzy0iikh5M0y+An1U02bJFeFdwJlKrjGjTFn2Q7eIFsTPpFM7y+rQ6tp1n9Dg5jGpgkk187w
bmBsiRnpTGgelkcNCNy7oXjU8qzBUZnhxwpdgndb4KYSIBBDmLFYgh2DdgrEzL8Sk7sS+3Ksp9ZV
8njtyyrzzqRlKrOaAEvvSngbMR5WXuLc27GFwuFUvj8yL2Vj90lyJZ/eAsAv8eegxQxzYGgTbXt5
CzxkQE8hzzgmcWKBalJGT+vtp9gZqJj8FbBsI+0Qx2oLM0F3HofZiiDG18SvhDnroWye2U7h9E+7
XtoT7AwOd1eUT809vdLuT6tQG38K5a/pFphHdCrqtxwxKwQ9WLO0k0GZYm2zVpLIo913O9ReLAiS
xnhhcY5XHmUtrYy/ElbYj49qV92ctzII6SJ0AJDaUHUvQ8xHDt+Xn3sfBJ9wx0t+CIzTkp3gg7GZ
bHsKMRETNIv3cXRJ65M8BiODGIplNRWVuWuuz9DrVsuq4SnkR72cbQqkrt1jV5JftSiArsm13dN1
oY3/u8aWb5fHM1JN9mM/D5r8uJgdk3lSuaVewj523KN7t6VvkD9WmdufVLiLBogZrNkenZiN2SBX
ynr8XtNBS+wt9PrQq8KAsHubRVPeavVwyDDohMRNj+sk5uXa2/pWeJv3qfBtMbIvySydiHb9xWrI
Z231BBtwJb6jji2uukzenPeIRncqP2UlTcw9/dXNEltOVbQucQVPIAJSglm/Rld3uwfLEtKy8ZFC
ucqsRTsWCsH+4D7zawzgrEV9Ap1wRIJTieuv3Id/yVpLvgqVDb1NWb0e9m7BHS+7V9O+VEStke5q
uhOk7xh3GhkswHecC1HCeCWTPFZrlHQlrADTLPtH6LmVTYDGC2scMXytAZzvtsUgYsNOXK9HSNqj
dD0gdm2fT3HltPpos6GfTDW+uooJJNOs8kCuiJG+O9KULvKJCJMp5F/D9T3BH/3TnyFeyxSCm4u9
O3j95LCRqBxuR5FvsrOyeIKbjCMEUbxIhPWLLiQr8FO6Gf7FLGQ/x3Iz7sSRkU0O8aQ8MktYpSJy
RZHudYFanyCQmzQzepnHcpcbtegLTKM3VmMvk/wwMzo8sR0FIJZ4d0UjDTIRqagPOJI0Ue7VyWV3
CDRvbNHDmgbkI78eKPoBPaYQpiq4BbxsaNacHmoAHEBDqYi+VehKEzhXrSNJOQm+ej14BImROO5y
E8HRbVkAj58rTYnCvqW4NyKPDsTdci3+gEpmnLmL+/Ya1Jt46Vz7gPqP9UTNCvbxLnq2QvfFxSOT
0AyRhC4LPNszo+Pnb6KHCpqUdV0q3BYTAIDtM/D9qOqwl4J1lHlK00jRJoVcsjDhN0cD8RBCJHGl
ICG1kvhT6pzQMqqIbapuSynquvfEg0g//GeXJlf68Fhbl1W2HnrLthJgzlC6WYvofHLsH7i8Z4DQ
9VOd0SqHPgBVb26jb5EvPcYg8/v0LnnlvFiVVdXMZy5S9mh20R1ggD1nW7pbAtWBjtugoryWfkQE
ZardY17Aau+mQpFkVJ5G0S19hKYGaDnDV0hRE8JyAdtCauzcK/xiGItENkuBzoacEFqY/mVCssZ2
VWrG4DN1HH7B03/NTij389vy04MWu4wMhCsnCgLBa61yzGVQGBLIu4gCu7TqIu2gbQUMZjLOSHEA
GGaHN1oq7Bd41auS976tS98OwI4IegMsWTPWrX2iLYf9SLMH5Q++DyZJmxn3zsZr3chW9FweXTBn
EE8lUOlh+n90JYbzT5oO8/QGmt9GCH/n7XoU/wJiP7TexyswsXx4nLt5PAP6Dktu8UD5ZKMJcyQh
RVLCZMxEgxXtCNz93jGY4ho9cBMdr1hd1VhM3hgcad2T1fZUp8WOa7LmMtq8xDhRZve6DpItgjPs
Prddxy0J2Igg8X9FnFH3DDzF+hrsV3mhPvF+pVAlg/cDkd/sZ0aTYYqKJTZBCPQIUXTOeeMG474V
iG7PIbgk0SlSfWwMUzAJEhO6IKfoh7kYahBWkefcguQGwWd2RYUEi+nS3qoRIFDe8Mt7vf/qlTwk
dSl7JOguwznQS55T9Q6+ppCd92NpaqDQnI/onCbJqRJYwkXwk3H3GkmV9vMbHWkBZaAlGwrGZzag
bjkgpvOaHwCp6ttG5z0oCjG3amA21hzIk0n4tt5oI7+cr1WHr9QdwYG/OkKMozbakvx3Edqegj6M
V/sXhT6bGTCSaGy8/O2ya9gMHXOPXro1I41zlCwi3KXiNDbjUcZOHebZKpSlUC5FiNhbRIVjtPe+
x2WXmlzjfWEjZqVwSrttbZ8jDy9kf4giQt03kddpfHdbd3NoK8EYS5sXixOGzNJOVwo/qgwCi14y
erGBnUhRmOB7HyEy/adDOOspGauwerVHwkNnSpfuhw4DmbEC+qOQictynOSa7l4j9/Mb4Tad+E2N
yz8S+2v6hu7TI/L4jKsZI7YWLafoqRuUNAk/VNH5lCNVx2mYAYftikbloYxfPWdrsLgFI8+H/Fa+
dvi7+TTp5n8u28xFNkkjUIS8JxO57bGfjUsckROByr623Tpw/l02CkszWTBDCxUX9LADzVAROZBv
O8VonAQ10la+GAHVMD2tL8SoL9u36MledaDQLW2DyiobqyOUgYdrFdYS2fsw1nixWRyIfDJntZj1
r9xrzjLgOJDp82VYx+82AONavCtE4hvKH44PwdnAP9p6Qy6eULxI19W0TwnWZu/BYeopPP6iWeVa
17isxTS7tX3MdBHwJtzSo+PdgIFqAn2VivBup4GmkBZTPFmDwOB8y1Wnkc+EeItvvnIYxntV6ob5
RLPSE25S3Bd9SH/9JKtFkVSCBWIx+SJCcwZDSnFkKjwTPM8wwh+F16whYKdfV6hI4f2LeuXwYIOS
HT3aZFUnJw2q/xKtKDJqc+AZHqqcJh9HCKEcnTZ5oUBh2FYRpSucQlPYUWls+u2myjW+2ufkc3vg
lhLYJ6p9Y8ifJN08Qq9jomg8ZuZELdaftJgo188ZO8wz9E0YUJc5QUzesv1NTdWilUmSN8Oy1yfk
EZqifEZCMM92cD47d/XsTSerhtBaTDv1eHbNX/v9PWj3htrIUXn0ASs6dmmKheCoFBbvnEoVyQEz
f6X+AcZsI4AJlRv2rgmVW4vcZoOzXmns9gqhg7HdWKRYSn+OWPbpvrx7yzMiusmAhvjyH4dz4WO+
mQFmnlWQAYoEk+n2o5Fd13p3rVNxAQP+dRpov8FxZ3wVZzPqWzc22NvUwoETVhSxSmeAP4vz7osa
tBOo4YGEwHfgox/86uLYb4EwAj4CJBCFieJzyAGFF8KApannB2HKKyHVCaF3rqjVeLIUCCNbcKge
ikNz1uCIIGYRwtnS3m07iDHnf7G3+KajAHvX4vEb56gnPpEl9dynv87+wqTNoQHYEG3oAJut/TCg
q7U7uyIVQeFZiM7HxnGk2KqE6gs8qf5O4MuRlPcR4PBvNEeTuO/y/fhxKwI9lpuZCce9IhprAU2z
cbKYjbWoCDTJAfNGZ4021EazU6atqqinSr7rVt4Oib6atanfFU+Bht0xwdXohBPzF/v90COmiiiI
5Q+RayejvKGUoiVqdD4EfsQMweacs705hJAgoHf4L/3/+g1mg/hbPdoXyWjlnKwrWYHOojtYuXI7
s2o2JFU2FmgGRMuiqVbB7bPLfMzP7BpYZ0vFs6OHchzkqEG4LpztvF193mXVczBOYYDanQLNDGhL
opz+w7SQp0woBGyag0bq93Un/vM9wCpIqVZg8/jlRFtkmkoXl0kxC7oYF5A3nJbAD7JUlzOLQmWf
euUp9db0xJE/4vM3DPVL1Ex75bEznVo2VUPTqz9eAXAI8vWKY0PjqMBhnfQzUGa4Oc2gvaMl/Qvu
JC2bzucxpvVhL/0dfnYFZdkDjzLSqAwbSPoLQZBL/GCRdgRSGyyqcP/abV47lqDP2v0Jbqh1Hh3w
PyXpM9rYxb1Q3xTZnzQrMk6AAl6pWXvrJidNf/+96fTZ5mR4t8TVpZkf1FJvGfR5yhCp7YcHbNp1
DpF4cWQF8li9BEZvaGd+MD0tua0Fn9R8S5xg2ztsdfbBt9AfWB6+2AKGWVJYLIrkxVmFdQJus1cK
CiZm1iT/LiZwxYZWFl1kS5HqohEJMACE5foYbbk3WYNnAHp9MjEynfGniTMCTTetQrbJcjoClWur
FHXbMaU6E/j0qQ5lBBpGeCSBdJ6V0HTErlOM7FmFJU7rBmoMbEybx2HHBuUfbI8Z6s+bPzgYi5Rw
JEoDEF2Eeoj5K7joLgLZlk4TFWn9HDsUJyGFR9NPamGOdRKbce15c7tdtsWST/4kzy/+HdgwFUzU
pwEpqTFZYt9OzNMxwtDRcWAw3+XdX9j/4R+JY4dV7hMSLURbdgJrxcgq3CPjzXC4t50XkfyaMNvV
lXK4FPJu5caqyGgiP14WGgI2DqFmZm5twfrLSDi2uBQPKwLkOLFCnyy/1OfDkomGN0dEZ7uIk2L+
dtY0OilZATDjeFyncNV/IswbL+E2tJ2rUmVNw3HGkkbYke9L0Akrdgj6yN54XABy7I28gxKpe7Jk
a7DApHuNQK2r3sV7J2UX81IEXiCCaSmDv7YrBb7yPL5ZyLruBpeDRNl6eNu1PymUkcZ4wVXrCxLS
HyNC2HRAchFKbKFu8QeXLI/KyZ0ldZtuCNyZB6SjhpyHvSEJX+3MRQP7pidGegKhgyhZ07KdQNjS
qxstjLewzY91gR9Bqp4PnzMSludcjUI4MpJ+YsfyFZKAijm6dYxaiR4h6oNQSHAW5GXLgHU91F07
ps6cSF/tFSJSHWVdHa59MA3MSXi40hUbcTWYPNnfa/seZ61i9xW0Aq7OjWHyuS0Kc5Dxx5oG+n47
z/ZBKFc0vuRRpUy0/2Vq51BGLQVUBmaXCUpoEdOV8BBadxb5T5B5yn53wmjyrKUWdMr5sVkmuYQd
fXdFoYcnGb0xi97z0W6wdlHZUcCszv4/sn7+A9VMtHNsOKQWWPiwLcGN5VFiucsTZdCSPdaVJqYN
G8mzX2LcWisdcbYg6qgQdxdCcty8IjF/WjhqXbXr+ry7Ayx9dqR2bBmAHmgkAOqEkaVR/+sYJ2ki
m0bdTl9eUbRl5TOiBrEkzz6OReIBxMrnoYqAenyRyYNqDRwBrWKwORIWL4hvQWMi6medl0y/4Nmz
E4oRcbKHi/t85VoDe1r5KIfBG4RPfI1eTZpZFf4XEL0DKNEQnYfsgae/7oHLD82h1io+0u5lBFV9
l8Jtr5l/EXl3lWZaa5WYI0SEuL00SA/kQ5Jh1Vge4EBTMVnAHG+6Kc5Es4TVGo/qZWF1FmeOAVgP
8AdFw0LfdwstAgHH6HBm6c4Viy/mhRR1N62Sb8EmA/9GTVzAAl1Nmm4GNt+eGu60QWpxZurSsOcQ
7cvNKou3WvgOfwymrKaPj9Bvf0Xu7laFQlhrJGH2DfzdEAxFmr1Ugkxazkl8qts885DFzmXU5M1g
hDiOTGvc++i/roV71gJbozdxItfUylv9IHalgad4NpblHwBZUfxqLsrC8DV8kfiUsMv04MeIdCHC
qfCzoitWEGxuFi5y+4e/cG2jLUgNRVMNsvkMr2CcH2O6aEt4l5nfdhCJZFV75PpgyLxXyQJFX+bX
tSthMpZkmQ6qLQmA11sc81W8m0RaLYd+xfWSX0/YNgYdhubtHrF/2TCCXh3Fq5xPl/pq89x9qgSV
PXK2SznXITA0lPqMFk+IPlAy1em/EFBHN8JBNR0etQVY5Vlx32FHhKK64Sxk8OWPJujsvv1QfRqP
sgOXGRl8cJeSsYcxolrE5L2VdypSnkvhvziTzlMPMHRiWcyzZLIB91G+0M15viSpOqtGDlpwm5N8
HvlanERiS2OsQ9zRQqj/fU+qnf06T32HmLEGJa6MJnFPY/9OkTo/CMSB0XVLSV9vX4/kBbGI2OBY
47QGnmuf6hGywMpCXj49zj15Rp1VQPERtOV2XYH+Khp80LF1yq+KJbF/k2cguJKGA/sX1BQhlPRa
vp089JszUt5SIxLZfBuDES1pUl1gFqJQ2/dnhgNi2fNdOytTdhz98NJJYZImsu5RoEB9E7W3N2Hb
QHsaDM93lFMI5tA1VkyHene8oBEEBn0lbKHnLLcZCjF6A5zEAykiaYR02BjQDcBBcfbn/Gio0Oo8
0tdLm4ErbJJVg4ESkj0NpM5eMhkfYozss79cKTGiDpZ4aqZ70CAfQixsgdjaWneSRh3SacKBJ6jZ
7BFoe4fltJawWgFU3kBN7ojO7CqZuena2G0gEGMW/Yezp8T14Ze7LDVWRUB3RILrJmzC/hAu0zog
SprJZLWAGjg+zfCcUOldSZDk7Qq5FADiuaTE4lCjN2JIs2l3UXQlzqUZkvv+6SWY7CAwH0sVveT3
un+/EkABb8K4Oj0CBDs2+4OU2k5Yiw18Z97uOwnw79l2X2+CYnx4n5GEzK6/l9EUBDIkWblZRzrb
vif0mQm7i1JHLSjuQY1lTYvK8su2bpBt9mH2Of2wOJ8+3fSiV+6g+4PHZVgYviObZKakwMIn3A/G
2og6v+PaEBschsv415dk4grKDfNlVZYiWMSdT72vH1k89OP1mQYaFhH87ShWBHCqqwy5CUTjjIxe
rMPpXO8fsTNcPXRSLbwELKvG0Vr7Wm7iRyRvEuG809SCvqQ4OYXi2Fqh00InUa7BMDqGx/DBukPh
B8HxGxK4Kz2yKDDjLYav/WAT
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  slot_reset_n_d,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input slot_reset_n_d;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n245_6;
wire n581_6;
wire n302_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n353_6;
wire n346_6;
wire n344_6;
wire n341_6;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n259_14;
wire n262_14;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_12;
wire n471_11;
wire n314_11;
wire n352_7;
wire n342_7;
wire n544_7;
wire n259_15;
wire n262_16;
wire n262_17;
wire n342_8;
wire n316_13;
wire n544_9;
wire n20_8;
wire n387_5;
wire n383_6;
wire n292_5;
wire n463_9;
wire n468_14;
wire n529_11;
wire n523_26;
wire n268_14;
wire n917_6;
wire n527_16;
wire ff_sdr_address_9_8;
wire n342_11;
wire ff_main_timer_14_16;
wire n348_9;
wire n352_10;
wire n354_9;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_4),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_6) 
);
defparam n810_s2.INIT=8'h40;
  LUT4 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n356_4) 
);
defparam n356_s0.INIT=16'h0100;
  LUT3 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4) 
);
defparam n245_s3.INIT=8'h80;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n810_6),
    .I3(ff_main_state[3]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_3),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_4),
    .I3(n383_6) 
);
defparam n390_s0.INIT=16'hFF10;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(ff_main_state[1]),
    .I1(n10_4),
    .I2(n356_4),
    .I3(ff_main_state[0]) 
);
defparam n371_s1.INIT=16'h00F4;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s2.INIT=16'h7FFF;
  LUT4 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_main_state[3]),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n10_3) 
);
defparam ff_write_s3.INIT=16'hFF10;
  LUT4 n274_s5 (
    .F(n274_9),
    .I0(ff_main_state[3]),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n245_6) 
);
defparam n274_s5.INIT=16'hFF10;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(n259_13),
    .I2(ff_main_state[3]),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hE0FF;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_11),
    .I1(n262_14),
    .I2(ff_main_state[3]),
    .I3(n262_15) 
);
defparam n262_s9.INIT=16'h3C5D;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n262_15),
    .I1(n265_13),
    .I2(n245_6),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFF2;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n10_3),
    .I2(n371_4),
    .I3(n265_14) 
);
defparam n271_s8.INIT=16'hFFFE;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_14),
    .I1(n581_6),
    .I2(n544_9),
    .I3(n468_12) 
);
defparam n468_s5.INIT=16'h4F44;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[3]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[2]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[1]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[0]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_14),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_14),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_14),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_14),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_14),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_14),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT3 n463_s1 (
    .F(n463_6),
    .I0(n463_9),
    .I1(n390_3),
    .I2(n544_9) 
);
defparam n463_s1.INIT=8'h01;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_8) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer_12_10),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_4),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_4),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer_12_10),
    .I1(n316_13),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_7),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s1.INIT=8'h10;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT3 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]) 
);
defparam n810_s3.INIT=8'h10;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n544_7),
    .I2(n245_6) 
);
defparam n544_s3.INIT=8'h5C;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s3.INIT=16'h0001;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT3 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s5.INIT=8'h01;
  LUT4 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s6.INIT=16'h0001;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[1]) 
);
defparam ff_write_s4.INIT=16'h6FFB;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[4]) 
);
defparam n259_s8.INIT=16'h3A00;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_15) 
);
defparam n259_s9.INIT=16'hC500;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(n581_6),
    .I1(ff_do_refresh),
    .I2(ff_main_state[4]),
    .I3(ff_write_9) 
);
defparam n259_s10.INIT=16'h0777;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n262_16) 
);
defparam n262_s10.INIT=16'h0080;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_state[4]),
    .I1(n262_17),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'hBDCF;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n262_16),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h08F7;
  LUT2 n265_s10 (
    .F(n265_14),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s10.INIT=4'h4;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n262_16),
    .I2(n262_15),
    .I3(ff_main_state[1]) 
);
defparam n268_s8.INIT=16'h2ADF;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(ff_main_state[0]),
    .I1(n262_16),
    .I2(n262_15) 
);
defparam n271_s9.INIT=8'h90;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_4),
    .I3(n471_11) 
);
defparam n468_s7.INIT=16'h00EF;
  LUT4 n471_s6 (
    .F(n471_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n471_s6.INIT=16'hF800;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(n342_8),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam n342_s2.INIT=16'h8000;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT2 n259_s11 (
    .F(n259_15),
    .I0(ff_main_state[4]),
    .I1(ff_write_9) 
);
defparam n259_s11.INIT=4'h1;
  LUT3 n262_s12 (
    .F(n262_16),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n262_s12.INIT=8'h3A;
  LUT4 n262_s13 (
    .F(n262_17),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[0]) 
);
defparam n262_s13.INIT=16'hB8A7;
  LUT2 n342_s3 (
    .F(n342_8),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam n342_s3.INIT=4'h1;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(ff_main_timer_12_8),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n544_s5.INIT=16'h1000;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_4),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n383_6) 
);
defparam n387_s1.INIT=16'hFF20;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0004;
  LUT4 n292_s1 (
    .F(n292_5),
    .I0(ff_main_timer_12_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n292_s1.INIT=16'h0100;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n523_26),
    .I3(ff_sdr_ready) 
);
defparam n463_s3.INIT=16'hB000;
  LUT3 n468_s8 (
    .F(n468_14),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n468_s8.INIT=8'h20;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4),
    .I3(n581_6) 
);
defparam n523_s21.INIT=16'hFF80;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_6),
    .I3(n268_12) 
);
defparam n268_s9.INIT=16'h40FF;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n342_s5 (
    .F(n342_11),
    .I0(n342_7),
    .I1(ff_main_timer_12_6),
    .I2(n371_4),
    .I3(ff_main_timer[13]) 
);
defparam n342_s5.INIT=16'h0708;
  LUT2 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_16),
    .I0(n371_4),
    .I1(ff_main_timer_12_6) 
);
defparam ff_main_timer_14_s6.INIT=4'hE;
  LUT4 n348_s3 (
    .F(n348_9),
    .I0(ff_main_timer_12_6),
    .I1(n316_13),
    .I2(n371_4),
    .I3(ff_main_timer[7]) 
);
defparam n348_s3.INIT=16'h0708;
  LUT4 n352_s4 (
    .F(n352_10),
    .I0(ff_main_timer_12_6),
    .I1(n352_7),
    .I2(n371_4),
    .I3(ff_main_timer[3]) 
);
defparam n352_s4.INIT=16'h0708;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_6),
    .I2(n371_4),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_14),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFCE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n292_5),
    .CLEAR(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_16),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_11),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n352_10),
    .CLK(clk85m),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_valid;
wire slot_data_dir_d;
wire ff_valid_7;
wire w_bus_write;
wire w_iorq_rd;
wire w_register_write;
wire w_bus_vdp_rdata_en;
wire ff_busy;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire w_sdram_refresh;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [1:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(GND) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(busdir_d_5),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_busy(ff_busy),
    .w_register_write(w_register_write),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .slot_data_dir_d(slot_data_dir_d),
    .ff_valid_7(ff_valid_7),
    .w_bus_write(w_bus_write),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_address(w_bus_address[1:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_register_write(w_register_write),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_busy(ff_busy),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_refresh(w_sdram_refresh),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
