$date
	Sat Jul  5 13:26:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gnot16 $end
$var wire 16 ! output_out2 [15:0] $end
$var wire 16 " output_out1 [15:0] $end
$var reg 16 # input_in1 [15:0] $end
$var reg 16 $ input_in2 [15:0] $end
$scope module dut $end
$var wire 16 % in1 [15:0] $end
$var wire 16 & in2 [15:0] $end
$var wire 16 ' out1 [15:0] $end
$var wire 16 ( out2 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111111111111111 (
b1111111111111111 '
b0 &
b0 %
b0 $
b0 #
b1111111111111111 "
b1111111111111111 !
$end
#100
b0 !
b0 (
b0 "
b0 '
b1111111111111111 $
b1111111111111111 &
b1111111111111111 #
b1111111111111111 %
#200
b1010101010101010 !
b1010101010101010 (
b101010101010101 "
b101010101010101 '
b101010101010101 $
b101010101010101 &
b1010101010101010 #
b1010101010101010 %
#300
b1110110111001011 !
b1110110111001011 (
b111111110000 "
b111111110000 '
b1001000110100 $
b1001000110100 &
b1111000000001111 #
b1111000000001111 %
#400
