{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611091088611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611091088612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 19 22:18:08 2021 " "Processing started: Tue Jan 19 22:18:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611091088612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611091088612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611091088612 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1611091088715 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611091088882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611091088909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611091088909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1611091088997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1611091088997 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25mhz clk_25mhz " "create_clock -period 1.000 -name clk_25mhz clk_25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611091088999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_3 processor:processor_m\|clock:clo\|state.state_3 " "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_3 processor:processor_m\|clock:clo\|state.state_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611091088999 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_1 processor:processor_m\|clock:clo\|state.state_1 " "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_1 processor:processor_m\|clock:clo\|state.state_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611091088999 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611091088999 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~31\|combout " "Node \"processor_m\|sb\[7\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089000 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~16\|datab " "Node \"processor_m\|db\[7\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089000 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~16\|combout " "Node \"processor_m\|db\[7\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089000 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~29\|datad " "Node \"processor_m\|sb\[7\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089000 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~29\|combout " "Node \"processor_m\|sb\[7\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089000 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~31\|datac " "Node \"processor_m\|sb\[7\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089000 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611091089000 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~27\|combout " "Node \"processor_m\|sb\[6\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~14\|dataa " "Node \"processor_m\|db\[6\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~14\|combout " "Node \"processor_m\|db\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~25\|datab " "Node \"processor_m\|sb\[6\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~25\|combout " "Node \"processor_m\|sb\[6\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~27\|dataa " "Node \"processor_m\|sb\[6\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611091089001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~23\|combout " "Node \"processor_m\|sb\[5\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~12\|datab " "Node \"processor_m\|db\[5\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~12\|combout " "Node \"processor_m\|db\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~21\|datab " "Node \"processor_m\|sb\[5\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~21\|combout " "Node \"processor_m\|sb\[5\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~23\|datab " "Node \"processor_m\|sb\[5\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611091089001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~19\|combout " "Node \"processor_m\|sb\[4\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~10\|dataa " "Node \"processor_m\|db\[4\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~10\|combout " "Node \"processor_m\|db\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~17\|datab " "Node \"processor_m\|sb\[4\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~17\|combout " "Node \"processor_m\|sb\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~19\|dataa " "Node \"processor_m\|sb\[4\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089001 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611091089001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~15\|combout " "Node \"processor_m\|sb\[3\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~8\|dataa " "Node \"processor_m\|db\[3\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~8\|combout " "Node \"processor_m\|db\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~13\|datad " "Node \"processor_m\|sb\[3\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~13\|combout " "Node \"processor_m\|sb\[3\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~15\|dataa " "Node \"processor_m\|sb\[3\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611091089002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~11\|combout " "Node \"processor_m\|sb\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~6\|datab " "Node \"processor_m\|db\[2\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~6\|combout " "Node \"processor_m\|db\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~9\|datab " "Node \"processor_m\|sb\[2\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~9\|combout " "Node \"processor_m\|sb\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~11\|datab " "Node \"processor_m\|sb\[2\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611091089002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~7\|combout " "Node \"processor_m\|sb\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~4\|datab " "Node \"processor_m\|db\[1\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~4\|combout " "Node \"processor_m\|db\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|dataa " "Node \"processor_m\|sb\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|combout " "Node \"processor_m\|sb\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~7\|datab " "Node \"processor_m\|sb\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611091089002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|combout " "Node \"processor_m\|sb\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|datab " "Node \"processor_m\|db\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|combout " "Node \"processor_m\|db\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~1\|datac " "Node \"processor_m\|sb\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~1\|combout " "Node \"processor_m\|sb\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|datac " "Node \"processor_m\|sb\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611091089002 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611091089002 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089004 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089004 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1611091089004 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1611091089006 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1611091089018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611091089027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.387 " "Worst-case setup slack is -12.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.387      -498.058 processor:processor_m\|clock:clo\|state.state_1  " "  -12.387      -498.058 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.968      -318.311 processor:processor_m\|clock:clo\|state.state_3  " "  -10.968      -318.311 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.482       -27.282 clk_25mhz  " "   -4.482       -27.282 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611091089030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.029 " "Worst-case hold slack is -3.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.029        -4.617 clk_25mhz  " "   -3.029        -4.617 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 processor:processor_m\|clock:clo\|state.state_1  " "    0.445         0.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625         0.000 processor:processor_m\|clock:clo\|state.state_3  " "    0.625         0.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611091089035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611091089038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611091089040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -19.799 clk_25mhz  " "   -1.469       -19.799 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -81.874 processor:processor_m\|clock:clo\|state.state_3  " "   -0.611       -81.874 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -59.878 processor:processor_m\|clock:clo\|state.state_1  " "   -0.611       -59.878 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611091089042 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1611091089126 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1611091089127 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089145 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089145 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1611091089145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611091089147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.320 " "Worst-case setup slack is -4.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.320      -167.443 processor:processor_m\|clock:clo\|state.state_1  " "   -4.320      -167.443 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.497       -91.684 processor:processor_m\|clock:clo\|state.state_3  " "   -3.497       -91.684 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584        -9.281 clk_25mhz  " "   -1.584        -9.281 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611091089152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.499 " "Worst-case hold slack is -1.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.499        -2.400 clk_25mhz  " "   -1.499        -2.400 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 processor:processor_m\|clock:clo\|state.state_1  " "    0.215         0.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244         0.000 processor:processor_m\|clock:clo\|state.state_3  " "    0.244         0.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611091089158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611091089162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611091089166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -16.222 clk_25mhz  " "   -1.222       -16.222 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -67.000 processor:processor_m\|clock:clo\|state.state_3  " "   -0.500       -67.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -49.000 processor:processor_m\|clock:clo\|state.state_1  " "   -0.500       -49.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611091089170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611091089170 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1611091089269 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611091089296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611091089297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611091089372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 19 22:18:09 2021 " "Processing ended: Tue Jan 19 22:18:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611091089372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611091089372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611091089372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611091089372 ""}
