# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_primer.srcs/sources_1/new/BCDtoS.sv" \
"../../../../project_primer.srcs/sources_1/new/Counter.sv" \
"../../../../project_primer.srcs/sources_1/new/FibR.sv" \
"../../../../project_primer.srcs/sim_1/new/ProtoSIM.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
