/opt/synplify-2010.09-1/bin/m_xilinx  -prodtype synplify_premier_dp -encrypt  -pro  -part XC5VLX110TFF1136-1   -enable_prepacking -maxfan 28  -m1  -pipe   -retiming   -fixgatedclocks 3 -fixgeneratedclocks 3 -banetdly 1 -amptest 0   -overilog "cpu_top.vm"    -fast_synthesis 0  -do_enhanced_opt    -reporting_ctd 0 -top_level_module  fpga_top  -ta_num_paths 50  -ta_num_points 50  -oedif /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top.edf  -freq 233.000  -tcl  /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/top_1P_bee3mem.sdc  /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top.srs -ucf /home/kramer/sparcmt_hysim/lib/pcie/endpoint_blk_plus_v1_9/example_design/xilinx_pci_exp_blk_plus_1_lane_ep_xc5vlx110t-ff1136-1.ucf   -filegroup /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/syntmp/filegroup.txt  -fsm_explorer  /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top_fsm.sdc  -devicelib  /opt/synplify-2010.09-1/lib/xilinx/unisim_m10i.v  -devicelib  /opt/synplify-2010.09-1/lib/xilinx/unisim.v  -ena_vif  /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/verif/cpu_top.vif  -ologparam  /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/syntmp/cpu_top.plg  -osyn  /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top.srm  -prjdir /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/  -log  /home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/synlog/cpu_top_Fsm_Explorer.srr 
rc:0 success:1
/home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/top_1P_bee3mem.sdc|i|1349374755
/home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top.srs|i|1402553421
/home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top_fsm.sdc|o|1402553735
/opt/synplify-2010.09-1/lib/xilinx/unisim_m10i.v|i|1284052087
/opt/synplify-2010.09-1/lib/xilinx/unisim.v|i|1284052088
/home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/verif/cpu_top.vif|o|1402553735
/home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/syntmp/cpu_top.plg|o|1402553422
/home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/cpu_top.srm|o|0
/home/kramer/sparcmt_hysim/project_files/synthesis/synplify/top_1P_bee3mem_neweth_nolib/rev_1/synlog/cpu_top_Fsm_Explorer.srr|o|1402553735
/opt/synplify-2010.09-1/bin/m_xilinx|i|1284052010
