# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		TwoProcessor_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY TwoProcessor
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "6.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:38:58  OCTOBER 10, 2006"
set_global_assignment -name LAST_QUARTUS_VERSION "6.0 SP1"
set_global_assignment -name VERILOG_FILE cpu_0.v
set_global_assignment -name VERILOG_FILE cpu_0_jtag_debug_module.v
set_global_assignment -name VERILOG_FILE cpu_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE cpu_0_mult_cell.v
set_global_assignment -name VERILOG_FILE cpu_0_test_bench.v
set_global_assignment -name VERILOG_FILE cpu_1.v
set_global_assignment -name VERILOG_FILE cpu_1_jtag_debug_module.v
set_global_assignment -name VERILOG_FILE cpu_1_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE cpu_1_mult_cell.v
set_global_assignment -name VERILOG_FILE cpu_1_test_bench.v
set_global_assignment -name VERILOG_FILE in_0.v
set_global_assignment -name VERILOG_FILE in_1.v
set_global_assignment -name VERILOG_FILE mutex_0.v
set_global_assignment -name VERILOG_FILE onchip_memory_0.v
set_global_assignment -name VERILOG_FILE onchip_memory_1.v
set_global_assignment -name VERILOG_FILE onchip_memory_2.v
set_global_assignment -name VERILOG_FILE out_0.v
set_global_assignment -name VERILOG_FILE out_1.v
set_global_assignment -name VERILOG_FILE timer_0.v
set_global_assignment -name VERILOG_FILE timer_1.v
set_global_assignment -name QUARTUS_PTF_FILE TwoProc.ptf
set_global_assignment -name VERILOG_FILE TwoProc.v
set_global_assignment -name VERILOG_FILE TwoProcessor.v