// Seed: 4064406437
module module_0 (
    input tri1 id_0,
    output supply0 id_1
);
  assign id_1 = id_0 - 1'h0;
  module_2(
      id_1, id_1, id_1
  );
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    output logic id_5,
    input supply1 id_6,
    input wire id_7
);
  initial id_5 <= 1;
  module_0(
      id_7, id_2
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd8
) (
    output supply0 id_0,
    output wor id_1,
    output wor id_2
);
  logic [7:0] id_4, id_5;
  assign id_5[1] = (1);
  integer id_6;
  defparam id_7 = id_6;
  wire id_8;
endmodule
