{"vcs1":{"timestamp_begin":1746713844.308311619, "rt":7.82, "ut":7.49, "st":0.25}}
{"vcselab":{"timestamp_begin":1746713852.211104106, "rt":0.28, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1746713852.547650568, "rt":0.31, "ut":0.17, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746713843.973460993}
{"VCS_COMP_START_TIME": 1746713843.973460993}
{"VCS_COMP_END_TIME": 1746713852.926547506}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379576}}
{"vcselab": {"peak_mem": 174916}}
