$date
	Sat Oct 22 23:49:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#704322
b1100 &
b1100 %
1$
b1100 !
1"
#704323
0"
#704326
b110 &
b110 %
#704330
b11 &
b11 %
#704334
b1010 &
b1010 %
#704338
b101 &
b101 %
#704342
b10000 &
b10000 %
#704346
b1000 &
b1000 %
#704350
b100 &
b100 %
#704354
b10 &
b10 %
#704358
b1 &
1#
b1 %
#704362
b0 &
b0 %
0#
0$
#1725401
b110 !
1"
#1725402
b110 &
b110 %
1$
#1725403
0"
#1725406
b11 &
b11 %
#1725410
b1010 &
b1010 %
#1725414
b101 &
b101 %
#1725418
b10000 &
b10000 %
#1725422
b1000 &
b1000 %
#1725426
b100 &
b100 %
#1725430
b10 &
b10 %
#1725434
b1 &
b1 %
1#
#1725438
b0 &
0#
b0 %
0$
#2770219
b1 !
1"
#2770222
b1 &
b1 %
1$
#2770223
0"
#2770226
1#
#2770230
b0 &
0#
b0 %
0$
#4500012
