module tr(rd2, tr, clk);
	input [31:0] ir, rd2;
	input clk;
	output [31:0] tr;
	
	reg [31:0] tr;
	//esp or rd2 is assigned to tr
	always @(posedge clk) begin
		case (ir[31:27])
			8'b01010: begin //push
				tr <= 
			end
		endcase
	end
	
endmodule
