# //  ModelSim SE 6.6b May 21 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do compile.do 
# Modifying modelsim.ini
# ** Warning: vmap will not overwrite local modelsim.ini.
#          MODELSIM set to modelsim.ini.
#          modelsim.ini was modified because copy failed
#          The MODELSIM environment variable is used to find the modelsim.ini
#          file, so this local copy will not be used.
# Modifying modelsim.ini
# C:/Xilinx/12.1/ISE_DS/ISE/SIM_LIB/xilinxcorelib_ver
# Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity testbnch
# -- Compiling architecture testbnch1 of testbnch
# Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity mem0001a
# -- Compiling architecture mem0001a1 of mem0001a
# Model Technology ModelSim SE vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity ram08x32
# -- Compiling architecture ram08x32_a of ram08x32
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading entity dist_mem_gen_v3_4
# vsim -L C:/Xilinx/12.1/ISE_DS/ISE/SIM_LIB/xilinxcorelib_ver -voptargs=+acc -t ns work.TESTBNCH 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.testbnch(testbnch1)#1
# Loading work.mem0001a(mem0001a1)#1
# Loading ieee.numeric_std(body)
# Loading std.textio(body)
# Loading work.ram08x32(ram08x32_a)#1
# Loading xilinxcorelib.dist_mem_gen_v3_4(behavioral)#1
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Region: /testbnch/tbench/u00/u0
# ** Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
#    Time: 0 ns  Iteration: 0  Instance: /testbnch/tbench/u00/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /testbnch/tbench/u00/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /testbnch/tbench/u00/u0
add wave \
{sim:/testbnch/ack_o } \
{sim:/testbnch/adr_i } \
{sim:/testbnch/clk_i } \
{sim:/testbnch/dat_i } \
{sim:/testbnch/dat_o } \
{sim:/testbnch/stb_i } \
{sim:/testbnch/we_i } 
restart -f
run -a
# ** Warning: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
#    Time: 0 ns  Iteration: 0  Instance: /testbnch/tbench/u00/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /testbnch/tbench/u00/u0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /testbnch/tbench/u00/u0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Jin/Desktop/Courses/CSCE611/Wishbone/WBVHDLIB/WISHLIBS/MEMORY/MEM0001a/wave.do
quit
quit -f
