0.6
2017.4
Dec 15 2017
21:07:18
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/Controller_tb.v,1649922279,verilog,,,,Controller_tb,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/csr_tb.v,1651656227,verilog,,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,Csr_tb,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Alu.v,1647435717,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ClockDividor.v,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,Alu,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ClockDividor.v,1623087016,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Comparator.v,,ClockDividor,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Comparator.v,1646899210,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,Comparator,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Controller.v,1651587352,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/Controller_tb.v,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,Controller,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Core.v,1649916667,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/DMem.v,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,Core,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Csr.v,1651656053,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/csr_tb.v,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,Csr,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/DMem.v,1623087016,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/IMem.v,,DMem,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,1651586548,verilog,,,,,,,,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/IMem.v,1623087016,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ImmGen.v,,IMem,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/ImmGen.v,1649779136,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,ImmGen,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/InputAntiJitter.v,1623087016,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/LEDCtrl.v,,InputAntiJitter,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/LEDCtrl.v,1648473934,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v,,LEDCtrl,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/MACtrl.v,1646807827,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Mem.v,,MACtrl,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Mem.v,1649773705,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/PC.v,,Mem,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/PC.v,1649830393,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/RegFile.v,,PC,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/RegFile.v,1646901422,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VGA.v,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,RegFile,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Top.v,1649848285,verilog,,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,Top,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VGA.v,1623087016,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaController.v,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Defines.vh,VGA,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaController.v,1623087016,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDebugger.v,,VgaController,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDebugger.v,1623087016,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v,,Hex2Ascii;VgaDebugger,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/VgaDisplay.v,1623087016,verilog,,D:/EDAFile_vivado/LAB4/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/imports/Materials/Top.v,,VgaDisplay,,,../../../../SingleCycleCPU.srcs/sources_1/imports/Materials,,,,,
