# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDR_TEST.srcs/sources_1/new/IDELAY_WRAPPER.vhd" \
"../../../../DDR_TEST.srcs/sources_1/new/DDR_WRAPPER.vhd" \
"../../../../DDR_TEST.srcs/sources_1/ip/ddr_edge_ctr/sim/ddr_edge_ctr.vhd" \
"../../../../DDR_TEST.srcs/sources_1/new/DDR_EDGE.vhd" \
"../../../../DDR_TEST.ip_user_files/bd/DDR_EDGE_DETECT/ip/DDR_EDGE_DETECT_IDELAY_WRAPPER_0_0/sim/DDR_EDGE_DETECT_IDELAY_WRAPPER_0_0.vhd" \
"../../../../DDR_TEST.ip_user_files/bd/DDR_EDGE_DETECT/ip/DDR_EDGE_DETECT_DDR_WRAPPER_0_0/sim/DDR_EDGE_DETECT_DDR_WRAPPER_0_0.vhd" \
"../../../../DDR_TEST.ip_user_files/bd/DDR_EDGE_DETECT/ip/DDR_EDGE_DETECT_DDR_EDGE_0_0/sim/DDR_EDGE_DETECT_DDR_EDGE_0_0.vhd" \
"../../../../DDR_TEST.ip_user_files/bd/DDR_EDGE_DETECT/sim/DDR_EDGE_DETECT.vhd" \
"../../../../DDR_TEST.srcs/sources_1/bd/DDR_EDGE_DETECT/hdl/DDR_EDGE_DETECT_wrapper.vhd" \
"../../../../DDR_TEST.srcs/sim_1/new/DDR_EDGE_DETECT_TB.vhd" \

# Do not sort compile order
nosort
