<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='252' type='bool llvm::SelectionDAGISel::CheckAndMask(llvm::SDValue LHS, llvm::ConstantSDNode * RHS, int64_t DesiredMaskS) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='251'>// Calls to these predicates are generated by tblgen.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='1975' ll='1998' type='bool llvm::SelectionDAGISel::CheckAndMask(llvm::SDValue LHS, llvm::ConstantSDNode * RHS, int64_t DesiredMaskS) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='2585' u='c' c='_ZL11CheckAndImmPKhRjN4llvm7SDValueERKNS2_16SelectionDAGISelE'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='1966'>//===----------------------------------------------------------------------===//
// Helper functions used by the generated instruction selector.
//===----------------------------------------------------------------------===//
// Calls to these methods are generated by tblgen.

/// CheckAndMask - The isel is trying to match something like (and X, 255).  If
/// the dag combiner simplified the 255, we still want to match.  RHS is the
/// actual value in the DAG on the RHS of an AND, and DesiredMaskS is the value
/// specified in the .td file (e.g. 255).</doc>
