Determining the location of the ModelSim executable...

Using: D:\intelFPGA_lite\17.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Simple_Processor -c Simple_Processor --vector_source="D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/Waveform2.vwf" --testbench_file="D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim/Waveform2.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Nov 16 15:34:29 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Simple_Processor -c Simple_Processor --vector_source=D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/Waveform2.vwf --testbench_file=D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim/Waveform2.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

5): Ignoring output pin "q_imem[31]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim/" Simple_Processor -c Simple_Processor

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Nov 16 15:34:30 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim/ Simple_Processor -c Simple_Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Simple_Processor_7_1200mv_85c_slow.vo in folder "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Simple_Processor_7_1200mv_0c_slow.vo in folder "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Simple_Processor_min_1200mv_0c_fast.vo in folder "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Simple_Processor.vo in folder "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Simple_Processor_7_1200mv_85c_v_slow.sdo in folder "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Simple_Processor_7_1200mv_0c_v_slow.sdo in folder "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Simple_Processor_min_1200mv_0c_v_fast.sdo in folder "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Simple_Processor_v.sdo in folder "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4684 megabytes
    Info: Processing ended: Thu Nov 16 15:34:35 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim/Simple_Processor.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vsim -c -do Simple_Processor.do

Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Simple_Processor.do

# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:36 on Nov 16,2023
# vlog -work work Simple_Processor.vo 
# -- Compiling module eval

# -- Compiling module hard_block
# 
# Top level modules:
# 	eval
# End time: 15:34:37 on Nov 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:37 on Nov 16,2023
# vlog -work work Waveform2.vwf.vt 

# -- Compiling module eval_vlg_vec_tst
# 
# Top level modules:
# 	eval_vlg_vec_tst
# End time: 15:34:37 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.eval_vlg_vec_tst 
# Start time: 15:34:37 on Nov 16,2023
# Loading work.eval_vlg_vec_tst
# Loading work.eval
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from Simple_Processor_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 11124 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from Simple_Processor_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /eval_vlg_vec_tst File: Waveform2.vwf.vt
# after#26

# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10562 ps, d:10583 ps, 222 ps );
#    Time: 10583 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10546 ps, d:10591 ps, 222 ps );
#    Time: 10591 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10550 ps, d:10610 ps, 222 ps );
#    Time: 10610 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10540 ps, d:10626 ps, 222 ps );
#    Time: 10626 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10546 ps, d:10652 ps, 222 ps );
#    Time: 10652 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10560 ps, d:10659 ps, 222 ps );
#    Time: 10659 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10543 ps, d:10661 ps, 222 ps );
#    Time: 10661 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10553 ps, d:10664 ps, 222 ps );
#    Time: 10664 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10537 ps, d:10667 ps, 222 ps );
#    Time: 10667 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10542 ps, d:10679 ps, 222 ps );
#    Time: 10679 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10557 ps, d:10683 ps, 222 ps );
#    Time: 10683 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10557 ps, d:10686 ps, 222 ps );
#    Time: 10686 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10550 ps, d:10686 ps, 222 ps );
#    Time: 10686 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10540 ps, d:10690 ps, 222 ps );
#    Time: 10690 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10550 ps, d:10691 ps, 222 ps );
#    Time: 10691 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10543 ps, d:10693 ps, 222 ps );
#    Time: 10693 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10561 ps, d:10702 ps, 222 ps );
#    Time: 10702 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a26 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10553 ps, d:10702 ps, 222 ps );
#    Time: 10702 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10562 ps, d:10703 ps, 222 ps );
#    Time: 10703 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10555 ps, d:10704 ps, 222 ps );
#    Time: 10704 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10561 ps, d:10707 ps, 222 ps );
#    Time: 10707 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a28 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10555 ps, d:10710 ps, 222 ps );
#    Time: 10710 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10550 ps, d:10713 ps, 222 ps );
#    Time: 10713 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10546 ps, d:10717 ps, 222 ps );
#    Time: 10717 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10558 ps, d:10722 ps, 222 ps );
#    Time: 10722 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10560 ps, d:10723 ps, 222 ps );
#    Time: 10723 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10543 ps, d:10725 ps, 222 ps );
#    Time: 10725 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10553 ps, d:10729 ps, 222 ps );
#    Time: 10729 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10546 ps, d:10732 ps, 222 ps );
#    Time: 10732 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10558 ps, d:10735 ps, 222 ps );
#    Time: 10735 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register

# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10528 ps, d:10736 ps, 222 ps );
#    Time: 10736 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10555 ps, d:10738 ps, 222 ps );
#    Time: 10738 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10557 ps, d:10738 ps, 222 ps );
#    Time: 10738 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10543 ps, d:10739 ps, 222 ps );
#    Time: 10739 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10560 ps, d:10745 ps, 222 ps );
#    Time: 10745 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10546 ps, d:10745 ps, 222 ps );
#    Time: 10745 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10558 ps, d:10749 ps, 222 ps );
#    Time: 10749 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10542 ps, d:10762 ps, 222 ps );
#    Time: 10762 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10543 ps, d:10764 ps, 222 ps );
#    Time: 10764 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:10550 ps, d:10765 ps, 222 ps );
#    Time: 10765 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# Simulation time: 0 ps

# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:111971 ps, d:111979 ps, 222 ps );
#    Time: 111979 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_imem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:213543 ps, d:213545 ps, 222 ps );
#    Time: 213545 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:213540 ps, d:213551 ps, 222 ps );
#    Time: 213551 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:213555 ps, d:213559 ps, 222 ps );
#    Time: 213559 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:213558 ps, d:213567 ps, 222 ps );
#    Time: 213567 ps  Iteration: 1  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:213533 ps, d:213594 ps, 222 ps );
#    Time: 213594 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:269550 ps, d:269675 ps, 222 ps );
#    Time: 269675 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:279971 ps, d:279979 ps, 222 ps );
#    Time: 279979 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_imem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:325540 ps, d:325545 ps, 222 ps );
#    Time: 325545 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:325558 ps, d:325563 ps, 222 ps );
#    Time: 325563 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:325533 ps, d:325582 ps, 222 ps );
#    Time: 325582 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:353561 ps, d:353568 ps, 222 ps );
#    Time: 353568 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a28 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:353562 ps, d:353569 ps, 222 ps );
#    Time: 353569 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:353537 ps, d:353725 ps, 222 ps );
#    Time: 353725 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:381550 ps, d:381675 ps, 222 ps );
#    Time: 381675 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:419971 ps, d:419979 ps, 222 ps );
#    Time: 419979 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_imem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:437537 ps, d:437649 ps, 222 ps );
#    Time: 437649 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:437546 ps, d:437704 ps, 222 ps );
#    Time: 437704 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:437555 ps, d:437738 ps, 222 ps );
#    Time: 437738 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444528 ps, d:444535 ps, 222 ps );
#    Time: 444535 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444528 ps, d:444536 ps, 222 ps );
#    Time: 444536 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444561 ps, d:444562 ps, 222 ps );
#    Time: 444562 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a26 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444542 ps, d:444562 ps, 222 ps );
#    Time: 444562 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444561 ps, d:444567 ps, 222 ps );
#    Time: 444567 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a28 /addr_a_register

# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444562 ps, d:444579 ps, 222 ps );
#    Time: 444579 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444533 ps, d:444581 ps, 222 ps );
#    Time: 444581 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444537 ps, d:444638 ps, 222 ps );
#    Time: 444638 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444546 ps, d:444654 ps, 222 ps );
#    Time: 444654 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444555 ps, d:444686 ps, 222 ps );
#    Time: 444686 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444543 ps, d:444726 ps, 222 ps );
#    Time: 444726 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444540 ps, d:444727 ps, 222 ps );
#    Time: 444727 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444550 ps, d:444731 ps, 222 ps );
#    Time: 444731 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444558 ps, d:444736 ps, 222 ps );
#    Time: 444736 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444560 ps, d:444737 ps, 222 ps );
#    Time: 444737 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:444557 ps, d:444755 ps, 222 ps );
#    Time: 444755 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:465543 ps, d:465574 ps, 222 ps );
#    Time: 465574 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a12 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:465540 ps, d:465575 ps, 222 ps );
#    Time: 465575 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:465550 ps, d:465579 ps, 222 ps );
#    Time: 465579 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:465558 ps, d:465589 ps, 222 ps );
#    Time: 465589 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:465560 ps, d:465590 ps, 222 ps );
#    Time: 465590 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:465557 ps, d:465609 ps, 222 ps );
#    Time: 465609 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:465550 ps, d:465675 ps, 222 ps );
#    Time: 465675 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:465558 ps, d:465779 ps, 222 ps );
#    Time: 465779 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a2 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:521561 ps, d:521601 ps, 222 ps );
#    Time: 521601 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a26 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:521528 ps, d:521608 ps, 222 ps );
#    Time: 521608 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:521533 ps, d:521627 ps, 222 ps );
#    Time: 521627 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:521561 ps, d:521665 ps, 222 ps );
#    Time: 521665 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a28 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:521562 ps, d:521666 ps, 222 ps );
#    Time: 521666 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# Simulation time: 0 ps

# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549550 ps, d:549555 ps, 222 ps );
#    Time: 549555 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549540 ps, d:549564 ps, 222 ps );
#    Time: 549564 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549550 ps, d:549600 ps, 222 ps );
#    Time: 549600 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549537 ps, d:549600 ps, 222 ps );
#    Time: 549600 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549537 ps, d:549612 ps, 222 ps );
#    Time: 549612 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549542 ps, d:549625 ps, 222 ps );
#    Time: 549625 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549550 ps, d:549660 ps, 222 ps );
#    Time: 549660 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549555 ps, d:549733 ps, 222 ps );
#    Time: 549733 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549528 ps, d:549734 ps, 222 ps );
#    Time: 549734 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549560 ps, d:549740 ps, 222 ps );
#    Time: 549740 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register

# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549561 ps, d:549755 ps, 222 ps );
#    Time: 549755 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a26 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549562 ps, d:549762 ps, 222 ps );
#    Time: 549762 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:549553 ps, d:549772 ps, 222 ps );
#    Time: 549772 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:577553 ps, d:577704 ps, 222 ps );
#    Time: 577704 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605550 ps, d:605555 ps, 222 ps );
#    Time: 605555 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605540 ps, d:605564 ps, 222 ps );
#    Time: 605564 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605550 ps, d:605600 ps, 222 ps );
#    Time: 605600 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605537 ps, d:605600 ps, 222 ps );
#    Time: 605600 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605537 ps, d:605612 ps, 222 ps );
#    Time: 605612 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605542 ps, d:605625 ps, 222 ps );
#    Time: 605625 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605550 ps, d:605660 ps, 222 ps );
#    Time: 605660 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605555 ps, d:605733 ps, 222 ps );
#    Time: 605733 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605528 ps, d:605734 ps, 222 ps );
#    Time: 605734 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605560 ps, d:605740 ps, 222 ps );
#    Time: 605740 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a24 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605561 ps, d:605755 ps, 222 ps );
#    Time: 605755 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a26 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605562 ps, d:605762 ps, 222 ps );
#    Time: 605762 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:605553 ps, d:605772 ps, 222 ps );
#    Time: 605772 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:633542 ps, d:633597 ps, 222 ps );
#    Time: 633597 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:643971 ps, d:643979 ps, 222 ps );
#    Time: 643979 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_imem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:689542 ps, d:689597 ps, 222 ps );
#    Time: 689597 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:745546 ps, d:745734 ps, 222 ps );
#    Time: 745734 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a8 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:745555 ps, d:745766 ps, 222 ps );
#    Time: 745766 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:773537 ps, d:773561 ps, 222 ps );
#    Time: 773561 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a22 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:773542 ps, d:773679 ps, 222 ps );
#    Time: 773679 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:839971 ps, d:839979 ps, 222 ps );
#    Time: 839979 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_imem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:857533 ps, d:857543 ps, 222 ps );
#    Time: 857543 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:857540 ps, d:857738 ps, 222 ps );
#    Time: 857738 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a6 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:864561 ps, d:864570 ps, 222 ps );
#    Time: 864570 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a26 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:864528 ps, d:864577 ps, 222 ps );
#    Time: 864577 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a14 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:864533 ps, d:864596 ps, 222 ps );
#    Time: 864596 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a16 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:864561 ps, d:864634 ps, 222 ps );
#    Time: 864634 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a28 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:864562 ps, d:864635 ps, 222 ps );
#    Time: 864635 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# Simulation time: 0 ps
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:997542 ps, d:997546 ps, 222 ps );
#    Time: 997546 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a20 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:997557 ps, d:997580 ps, 222 ps );
#    Time: 997580 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a30 /addr_a_register

# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:997561 ps, d:997599 ps, 222 ps );
#    Time: 997599 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a26 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:997553 ps, d:997599 ps, 222 ps );
#    Time: 997599 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a0 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:997562 ps, d:997600 ps, 222 ps );
#    Time: 997600 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a18 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:997561 ps, d:997604 ps, 222 ps );
#    Time: 997604 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a28 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:997555 ps, d:997607 ps, 222 ps );
#    Time: 997607 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a10 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4543): $hold( posedge clk &&& reset:997550 ps, d:997610 ps, 222 ps );
#    Time: 997610 ps  Iteration: 0  Instance: /eval_vlg_vec_tst/i1/\my_dmem|altsyncram_component|auto_generated|ram_block1a4 /addr_a_register
# ** Note: $finish    : Waveform2.vwf.vt(79)
#    Time: 1 us  Iteration: 0  Instance: /eval_vlg_vec_tst
# End time: 15:34:47 on Nov 16,2023, Elapsed time: 0:00:10
# Errors: 138, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/Waveform2.vwf...

Reading D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim/Simple_Processor.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/simulation/qsim/Simple_Processor_20231116153447.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.