Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\jdanm\Documents\College\CECS 360 - Professor Tramel\Labs\Lab 5 - Animate Objects\lab_5\vga_animate.v" into library work
Parsing module <vga_animate>.
Analyzing Verilog file "C:\Users\jdanm\Documents\College\CECS 360 - Professor Tramel\Labs\Lab 5 - Animate Objects\lab_5\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\Users\jdanm\Documents\College\CECS 360 - Professor Tramel\Labs\Lab 5 - Animate Objects\lab_5\aiso.v" into library work
Parsing module <aiso>.
Analyzing Verilog file "C:\Users\jdanm\Documents\College\CECS 360 - Professor Tramel\Labs\Lab 5 - Animate Objects\lab_5\top_module.v" into library work
Parsing module <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_level>.

Elaborating module <aiso>.

Elaborating module <vga>.

Elaborating module <vga_animate>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "C:\Users\jdanm\Documents\College\CECS 360 - Professor Tramel\Labs\Lab 5 - Animate Objects\lab_5\top_module.v".
    Found 12-bit register for signal <rgb>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <top_level> synthesized.

Synthesizing Unit <aiso>.
    Related source file is "C:\Users\jdanm\Documents\College\CECS 360 - Professor Tramel\Labs\Lab 5 - Animate Objects\lab_5\aiso.v".
    Found 1-bit register for signal <qMeta>.
    Found 1-bit register for signal <qOk>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <aiso> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\Users\jdanm\Documents\College\CECS 360 - Professor Tramel\Labs\Lab 5 - Animate Objects\lab_5\vga.v".
    Found 10-bit register for signal <h_count_reg>.
    Found 10-bit register for signal <v_count_reg>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 2-bit adder for signal <count[1]_GND_3_o_add_4_OUT> created at line 71.
    Found 10-bit adder for signal <h_count_reg[9]_GND_3_o_add_8_OUT> created at line 85.
    Found 10-bit adder for signal <v_count_reg[9]_GND_3_o_add_11_OUT> created at line 95.
    Found 10-bit comparator lessequal for signal <n0018> created at line 102
    Found 10-bit comparator lessequal for signal <n0020> created at line 103
    Found 10-bit comparator lessequal for signal <n0023> created at line 106
    Found 10-bit comparator lessequal for signal <n0025> created at line 107
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_3_o_LessThan_19_o> created at line 110
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_3_o_LessThan_20_o> created at line 110
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <vga_animate>.
    Related source file is "C:\Users\jdanm\Documents\College\CECS 360 - Professor Tramel\Labs\Lab 5 - Animate Objects\lab_5\vga_animate.v".
    Found 10-bit register for signal <wall_reg>.
    Found 10-bit register for signal <ball_y_reg>.
    Found 10-bit register for signal <paddle_reg>.
    Found 10-bit register for signal <x_delta_reg>.
    Found 10-bit register for signal <y_delta_reg>.
    Found 10-bit register for signal <ball_x_reg>.
    Found 10-bit subtractor for signal <paddle_reg[9]_GND_4_o_sub_42_OUT> created at line 92.
    Found 10-bit subtractor for signal <wall_reg[9]_GND_4_o_sub_58_OUT> created at line 115.
    Found 10-bit adder for signal <ball_right> created at line 36.
    Found 10-bit adder for signal <ball_bottom> created at line 37.
    Found 10-bit adder for signal <ball_x_reg[9]_x_delta_reg[9]_add_11_OUT> created at line 45.
    Found 10-bit adder for signal <ball_y_reg[9]_y_delta_reg[9]_add_13_OUT> created at line 46.
    Found 10-bit adder for signal <paddle_bottom> created at line 77.
    Found 10-bit adder for signal <paddle_reg[9]_GND_4_o_add_39_OUT> created at line 89.
    Found 10-bit adder for signal <wall_bottom> created at line 101.
    Found 10-bit adder for signal <wall_reg[9]_GND_4_o_add_54_OUT> created at line 112.
    Found 10-bit comparator greater for signal <_n0211> created at line 41
    Found 10-bit comparator lessequal for signal <n0009> created at line 43
    Found 10-bit comparator lessequal for signal <n0011> created at line 43
    Found 10-bit comparator lessequal for signal <n0014> created at line 44
    Found 10-bit comparator lessequal for signal <n0017> created at line 44
    Found 10-bit comparator greater for signal <ball_top[9]_GND_4_o_LessThan_16_o> created at line 52
    Found 10-bit comparator greater for signal <GND_4_o_ball_bottom[9]_LessThan_17_o> created at line 55
    Found 10-bit comparator lessequal for signal <n0026> created at line 58
    Found 10-bit comparator lessequal for signal <n0028> created at line 58
    Found 10-bit comparator lessequal for signal <n0031> created at line 59
    Found 10-bit comparator lessequal for signal <n0034> created at line 59
    Found 10-bit comparator lessequal for signal <n0037> created at line 62
    Found 10-bit comparator lessequal for signal <n0039> created at line 62
    Found 10-bit comparator lessequal for signal <n0042> created at line 63
    Found 10-bit comparator lessequal for signal <n0045> created at line 63
    Found 10-bit comparator lessequal for signal <n0057> created at line 80
    Found 10-bit comparator lessequal for signal <n0059> created at line 80
    Found 10-bit comparator lessequal for signal <n0062> created at line 81
    Found 10-bit comparator lessequal for signal <n0065> created at line 81
    Found 10-bit comparator greater for signal <paddle_bottom[9]_GND_4_o_LessThan_39_o> created at line 88
    Found 10-bit comparator greater for signal <GND_4_o_paddle_top[9]_LessThan_41_o> created at line 91
    Found 10-bit comparator lessequal for signal <n0080> created at line 104
    Found 10-bit comparator lessequal for signal <n0082> created at line 104
    Found 10-bit comparator lessequal for signal <n0085> created at line 105
    Found 10-bit comparator lessequal for signal <n0088> created at line 105
    Found 10-bit comparator lessequal for signal <n0091> created at line 111
    Found 10-bit comparator greater for signal <wall_bottom[9]_GND_4_o_LessThan_54_o> created at line 111
    Found 10-bit comparator lessequal for signal <n0096> created at line 114
    Found 10-bit comparator greater for signal <GND_4_o_wall_top[9]_LessThan_57_o> created at line 114
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred  29 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <vga_animate> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 8
 10-bit addsub                                         : 2
 2-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 4
 10-bit register                                       : 8
 12-bit register                                       : 1
 2-bit register                                        : 1
# Comparators                                          : 35
 10-bit comparator greater                             : 9
 10-bit comparator lessequal                           : 26
# Multiplexers                                         : 8
 10-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <x_delta_reg_3> in Unit <PX_ANIMATE> is equivalent to the following 6 FFs/Latches, which will be removed : <x_delta_reg_4> <x_delta_reg_5> <x_delta_reg_6> <x_delta_reg_7> <x_delta_reg_8> <x_delta_reg_9> 
INFO:Xst:2261 - The FF/Latch <y_delta_reg_3> in Unit <PX_ANIMATE> is equivalent to the following 6 FFs/Latches, which will be removed : <y_delta_reg_4> <y_delta_reg_5> <y_delta_reg_6> <y_delta_reg_7> <y_delta_reg_8> <y_delta_reg_9> 
WARNING:Xst:1710 - FF/Latch <x_delta_reg_0> (without init value) has a constant value of 0 in block <PX_ANIMATE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_delta_reg_0> (without init value) has a constant value of 0 in block <PX_ANIMATE>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
Unit <vga> synthesized (advanced).

Synthesizing (advanced) Unit <vga_animate>.
The following registers are absorbed into accumulator <ball_y_reg>: 1 register on signal <ball_y_reg>.
The following registers are absorbed into accumulator <ball_x_reg>: 1 register on signal <ball_x_reg>.
The following registers are absorbed into accumulator <wall_reg>: 1 register on signal <wall_reg>.
The following registers are absorbed into accumulator <paddle_reg>: 1 register on signal <paddle_reg>.
Unit <vga_animate> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 4
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Accumulators                                         : 4
 10-bit up loadable accumulator                        : 2
 10-bit updown accumulator                             : 2
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 35
 10-bit comparator greater                             : 9
 10-bit comparator lessequal                           : 26
# Multiplexers                                         : 3
 12-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <y_delta_reg_0> (without init value) has a constant value of 0 in block <vga_animate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_delta_reg_0> (without init value) has a constant value of 0 in block <vga_animate>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <x_delta_reg_3> in Unit <vga_animate> is equivalent to the following 6 FFs/Latches, which will be removed : <x_delta_reg_4> <x_delta_reg_5> <x_delta_reg_6> <x_delta_reg_7> <x_delta_reg_8> <x_delta_reg_9> 
INFO:Xst:2261 - The FF/Latch <y_delta_reg_3> in Unit <vga_animate> is equivalent to the following 6 FFs/Latches, which will be removed : <y_delta_reg_4> <y_delta_reg_5> <y_delta_reg_6> <y_delta_reg_7> <y_delta_reg_8> <y_delta_reg_9> 
WARNING:Xst:1710 - FF/Latch <ball_x_reg_0> (without init value) has a constant value of 0 in block <vga_animate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ball_y_reg_0> (without init value) has a constant value of 0 in block <vga_animate>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_level> ...

Optimizing unit <vga_animate> ...

Optimizing unit <vga> ...
WARNING:Xst:1710 - FF/Latch <PX_ANIMATE/paddle_reg_9> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PX_ANIMATE/paddle_reg_1> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PX_ANIMATE/paddle_reg_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PX_ANIMATE/wall_reg_9> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PX_ANIMATE/wall_reg_1> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PX_ANIMATE/wall_reg_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rgb_reg_0> in Unit <top_level> is equivalent to the following 2 FFs/Latches, which will be removed : <rgb_reg_1> <rgb_reg_4> 
INFO:Xst:2261 - The FF/Latch <rgb_reg_2> in Unit <top_level> is equivalent to the following 3 FFs/Latches, which will be removed : <rgb_reg_8> <rgb_reg_9> <rgb_reg_10> 
INFO:Xst:2261 - The FF/Latch <rgb_reg_5> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <rgb_reg_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 0.
FlipFlop PX_ANIMATE/wall_reg_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 448
#      GND                         : 1
#      INV                         : 8
#      LUT2                        : 18
#      LUT3                        : 47
#      LUT4                        : 131
#      LUT5                        : 24
#      LUT6                        : 76
#      MUXCY                       : 103
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 71
#      FDC                         : 6
#      FDCE                        : 55
#      FDPE                        : 4
#      FDRE                        : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 3
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  126800     0%  
 Number of Slice LUTs:                  304  out of  63400     0%  
    Number used as Logic:               304  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    308
   Number with an unused Flip Flop:     237  out of    308    76%  
   Number with an unused LUT:             4  out of    308     1%  
   Number of fully used LUT-FF pairs:    67  out of    308    21%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    210     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100MHz                         | BUFGP                  | 71    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.705ns (Maximum Frequency: 269.876MHz)
   Minimum input arrival time before clock: 1.620ns
   Maximum output required time after clock: 0.654ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 3.705ns (frequency: 269.876MHz)
  Total number of paths / destination ports: 14042 / 203
-------------------------------------------------------------------------
Delay:               3.705ns (Levels of Logic = 6)
  Source:            PX_ANIMATE/ball_y_reg_3 (FF)
  Destination:       PX_ANIMATE/x_delta_reg_3 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: PX_ANIMATE/ball_y_reg_3 to PX_ANIMATE/x_delta_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.361   0.767  PX_ANIMATE/ball_y_reg_3 (PX_ANIMATE/ball_y_reg_3)
     LUT6:I0->O            4   0.097   0.309  PX_ANIMATE/Madd_ball_bottom_cy<6>11 (PX_ANIMATE/Madd_ball_bottom_cy<6>)
     LUT2:I1->O            8   0.097   0.588  PX_ANIMATE/Madd_ball_bottom_xor<7>11 (PX_ANIMATE/ball_bottom<7>)
     LUT4:I0->O            0   0.097   0.000  PX_ANIMATE/Mcompar_wall_top[9]_ball_bottom[9]_LessThan_20_o_lutdi3 (PX_ANIMATE/Mcompar_wall_top[9]_ball_bottom[9]_LessThan_20_o_lutdi3)
     MUXCY:DI->O           1   0.337   0.000  PX_ANIMATE/Mcompar_wall_top[9]_ball_bottom[9]_LessThan_20_o_cy<3> (PX_ANIMATE/Mcompar_wall_top[9]_ball_bottom[9]_LessThan_20_o_cy<3>)
     MUXCY:CI->O           3   0.253   0.693  PX_ANIMATE/Mcompar_wall_top[9]_ball_bottom[9]_LessThan_20_o_cy<4> (PX_ANIMATE/wall_top[9]_ball_bottom[9]_LessThan_20_o)
     LUT6:I1->O            1   0.097   0.000  PX_ANIMATE/x_delta_reg_3_dpot (PX_ANIMATE/x_delta_reg_3_dpot)
     FDCE:D                    0.008          PX_ANIMATE/x_delta_reg_3
    ----------------------------------------
    Total                      3.705ns (1.347ns logic, 2.358ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 24 / 15
-------------------------------------------------------------------------
Offset:              1.620ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       PX_ANIMATE/paddle_reg_8 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: sw<1> to PX_ANIMATE/paddle_reg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  sw_1_IBUF (sw_1_IBUF)
     LUT6:I0->O            8   0.097   0.327  PX_ANIMATE/sw[1]_paddle_bottom[9]_AND_18_o (PX_ANIMATE/sw[1]_paddle_bottom[9]_AND_18_o)
     LUT4:I3->O            2   0.097   0.299  PX_ANIMATE/Maccum_paddle_reg_cy<5>11 (PX_ANIMATE/Maccum_paddle_reg_cy<5>1)
     LUT6:I5->O            1   0.097   0.000  PX_ANIMATE/Maccum_paddle_reg_xor<8>11 (PX_ANIMATE/Result<8>3)
     FDCE:D                    0.008          PX_ANIMATE/paddle_reg_8
    ----------------------------------------
    Total                      1.620ns (0.300ns logic, 1.320ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.654ns (Levels of Logic = 1)
  Source:            rgb_reg_2 (FF)
  Destination:       rgb<10> (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: rgb_reg_2 to rgb<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.361   0.293  rgb_reg_2 (rgb_reg_2)
     OBUF:I->O                 0.000          rgb_10_OBUF (rgb<10>)
    ----------------------------------------
    Total                      0.654ns (0.361ns logic, 0.293ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    3.705|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.98 secs
 
--> 

Total memory usage is 418676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    7 (   0 filtered)

