Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e5c530b8d7564d3cbd9551d05a203b15 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_tb_behav xil_defaultlib.design_1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture structure of entity xil_defaultlib.design_1_flipflop_noclock_0_0_flipflop_noclock [design_1_flipflop_noclock_0_0_fl...]
Compiling architecture structure of entity xil_defaultlib.design_1_flipflop_noclock_0_0 [design_1_flipflop_noclock_0_0_de...]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture design_1_tb_arch of entity xil_defaultlib.design_1_tb
Built simulation snapshot design_1_tb_behav
