// Seed: 3584042291
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1
  );
  initial id_1 = id_1;
  tri0 id_2 = 1;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(!id_2) 1'd0) id_1 = id_2;
  always id_4 = 1;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  module_0(
      id_4, id_1, id_4
  );
  wire id_5;
endmodule
