begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Definitions for SH64 opcodes.    Copyright (C) 2000, 2001 Free Software Foundation, Inc.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sh64-opc.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_comment
comment|/* Users currently assume that no mnemonic appears twice.  For    disassembly, the first complete match is displayed.  */
end_comment

begin_decl_stmt
specifier|const
name|shmedia_opcode_info
name|shmedia_table
index|[]
init|=
block|{
comment|/* 000000mmmmmm1001nnnnnndddddd0000  add<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"add"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_ADD_OPC
block|}
block|,
comment|/* 000000mmmmmm1000nnnnnndddddd0000  add.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"add.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x00080000
block|}
block|,
comment|/* 110100mmmmmmssssssssssdddddd0000  addi<A_GREG_M>,<A_IMMS10>,<A_GREG_D>  */
block|{
literal|"addi"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY1
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_ADDI_OPC
block|}
block|,
comment|/* 110101mmmmmmssssssssssdddddd0000  addi.l<A_GREG_M>,<A_IMMS10>,<A_GREG_D>  */
block|{
literal|"addi.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY1
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xd4000000
block|}
block|,
comment|/* 000000mmmmmm1100nnnnnndddddd0000  addz.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"addz.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x000c0000
block|}
block|,
comment|/* 111000mmmmmm0100ssssss1111110000  alloco<A_GREG_M>,<A_IMMS6BY32>  */
block|{
literal|"alloco"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6BY32
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|}
block|,
literal|0xe00403f0
block|}
block|,
comment|/* 000001mmmmmm1011nnnnnndddddd0000  and<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"and"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x040b0000
block|}
block|,
comment|/* 000001mmmmmm1111nnnnnndddddd0000  andc<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"andc"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x040f0000
block|}
block|,
comment|/* 110110mmmmmmssssssssssdddddd0000  andi<A_GREG_M>,<A_IMMS10>,<A_GREG_D>  */
block|{
literal|"andi"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xd8000000
block|}
block|,
comment|/* 011001mmmmmm0001nnnnnnl00ccc0000  beq<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"beq/l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64010200
block|}
block|,
comment|/* 011001mmmmmm0001nnnnnnl00ccc0000  beq<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"beq"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64010200
block|}
block|,
comment|/* 011001mmmmmm0001nnnnnn000ccc0000  beq/u<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"beq/u"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64010000
block|}
block|,
comment|/* 111001mmmmmm0001ssssssl00ccc0000  beqi<A_GREG_M>,<A_IMMS6>,<A_TREG_A>  */
block|{
literal|"beqi/l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe4010200
block|}
block|,
comment|/* 111001mmmmmm0001ssssssl00ccc0000  beqi<A_GREG_M>,<A_IMMS6>,<A_TREG_A>  */
block|{
literal|"beqi"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe4010200
block|}
block|,
comment|/* 111001mmmmmm0001ssssss000ccc0000  beqi/u<A_GREG_M>,<A_IMMS6>,<A_TREG_A>  */
block|{
literal|"beqi/u"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe4010000
block|}
block|,
comment|/* 011001mmmmmm0011nnnnnnl00ccc0000  bge<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bge/l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64030200
block|}
block|,
comment|/* 011001mmmmmm0011nnnnnnl00ccc0000  bge<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bge"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64030200
block|}
block|,
comment|/* 011001mmmmmm0011nnnnnn000ccc0000  bge/u<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bge/u"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64030000
block|}
block|,
comment|/* 011001mmmmmm1011nnnnnnl00ccc0000  bgeu<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgeu/l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x640b0200
block|}
block|,
comment|/* 011001mmmmmm1011nnnnnnl00ccc0000  bgeu<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgeu"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x640b0200
block|}
block|,
comment|/* 011001mmmmmm1011nnnnnn000ccc0000  bgeu/u<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgeu/u"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x640b0000
block|}
block|,
comment|/* 011001mmmmmm0111nnnnnnl00ccc0000  bgt<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgt/l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64070200
block|}
block|,
comment|/* 011001mmmmmm0111nnnnnnl00ccc0000  bgt<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgt"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64070200
block|}
block|,
comment|/* 011001mmmmmm0111nnnnnn000ccc0000  bgt/u<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgt/u"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64070000
block|}
block|,
comment|/* 011001mmmmmm1111nnnnnnl00ccc0000  bgtu<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgtu/l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x640f0200
block|}
block|,
comment|/* 011001mmmmmm1111nnnnnnl00ccc0000  bgtu<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgtu"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x640f0200
block|}
block|,
comment|/* 011001mmmmmm1111nnnnnn000ccc0000  bgtu/u<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bgtu/u"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x640f0000
block|}
block|,
comment|/* 010001000bbb0001111111dddddd0000  blink<A_TREG_B>,<A_GREG_D>  */
block|{
literal|"blink"
block|,
block|{
name|A_TREG_B
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x4401fc00
block|}
block|,
comment|/* 011001mmmmmm0101nnnnnnl00ccc0000  bne<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bne/l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64050200
block|}
block|,
comment|/* 011001mmmmmm0101nnnnnnl00ccc0000  bne<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bne"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64050200
block|}
block|,
comment|/* 011001mmmmmm0101nnnnnn000ccc0000  bne/u<A_GREG_M>,<A_GREG_N>,<A_TREG_A>  */
block|{
literal|"bne/u"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x64050000
block|}
block|,
comment|/* 111001mmmmmm0101ssssssl00ccc0000  bnei<A_GREG_M>,<A_IMMS6>,<A_TREG_A>  */
block|{
literal|"bnei/l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe4050200
block|}
block|,
comment|/* 111001mmmmmm0101ssssssl00ccc0000  bnei<A_GREG_M>,<A_IMMS6>,<A_TREG_A>  */
block|{
literal|"bnei"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe4050200
block|}
block|,
comment|/* 111001mmmmmm0101ssssss000ccc0000  bnei/u<A_GREG_M>,<A_IMMS6>,<A_TREG_A>  */
block|{
literal|"bnei/u"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe4050000
block|}
block|,
comment|/* 01101111111101011111111111110000  brk  */
block|{
literal|"brk"
block|,
block|{
name|A_NONE
block|}
block|,
block|{
name|OFFSET_NONE
block|}
block|,
literal|0x6ff5fff0
block|}
block|,
comment|/* 000000mmmmmm1111111111dddddd0000  byterev<A_GREG_M>,<A_GREG_D>  */
block|{
literal|"byterev"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x000ffc00
block|}
block|,
comment|/* 000000mmmmmm0001nnnnnndddddd0000  cmpeq<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"cmpeq"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x00010000
block|}
block|,
comment|/* 000000mmmmmm0011nnnnnndddddd0000  cmpgt<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"cmpgt"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x00030000
block|}
block|,
comment|/* 000000mmmmmm0111nnnnnndddddd0000  cmpgtu<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"cmpgtu"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x00070000
block|}
block|,
comment|/* 001000mmmmmm0001nnnnnnwwwwww0000  cmveq<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"cmveq"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x20010000
block|}
block|,
comment|/* 001000mmmmmm0101nnnnnnwwwwww0000  cmvne<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"cmvne"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x20050000
block|}
block|,
comment|/* 000110gggggg0001ggggggffffff0000  fabs.d<A_DREG_G>,<A_DREG_F>  */
block|{
literal|"fabs.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x18010000
block|}
block|,
comment|/* 000110gggggg0000ggggggffffff0000  fabs.s<A_FREG_G>,<A_FREG_F>  */
block|{
literal|"fabs.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x18000000
block|}
block|,
comment|/* 001101gggggg0001hhhhhhffffff0000  fadd.s<A_DREG_G>,<A_DREG_H>,<A_DREG_F>  */
block|{
literal|"fadd.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_DREG_H
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x34010000
block|}
block|,
comment|/* 001101gggggg0000hhhhhhffffff0000  fadd.s<A_FREG_G>,<A_FREG_H>,<A_FREG_F>  */
block|{
literal|"fadd.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x34000000
block|}
block|,
comment|/* 001100gggggg1001hhhhhhdddddd0000  fcmpeq.s<A_DREG_G>,<A_DREG_H>,<A_GREG_D>  */
block|{
literal|"fcmpeq.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_DREG_H
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x30090000
block|}
block|,
comment|/* 001100gggggg1000hhhhhhdddddd0000  fcmpeq.s<A_FREG_G>,<A_FREG_H>,<A_GREG_D>  */
block|{
literal|"fcmpeq.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x30080000
block|}
block|,
comment|/* 001100gggggg1111hhhhhhdddddd0000  fcmpge.d<A_DREG_G>,<A_DREG_H>,<A_GREG_D>  */
block|{
literal|"fcmpge.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_DREG_H
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x300f0000
block|}
block|,
comment|/* 001100gggggg1110hhhhhhdddddd0000  fcmpge.s<A_FREG_G>,<A_FREG_H>,<A_GREG_D>  */
block|{
literal|"fcmpge.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x300e0000
block|}
block|,
comment|/* 001100gggggg1101hhhhhhdddddd0000  fcmpgt.d<A_DREG_G>,<A_DREG_H>,<A_GREG_D>  */
block|{
literal|"fcmpgt.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_DREG_H
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x300d0000
block|}
block|,
comment|/* 001100gggggg1100hhhhhhdddddd0000  fcmpgt.s<A_FREG_G>,<A_FREG_H>,<A_GREG_D>  */
block|{
literal|"fcmpgt.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x300c0000
block|}
block|,
comment|/* 001100gggggg1011hhhhhhdddddd0000  fcmpun.d<A_DREG_G>,<A_DREG_H>,<A_GREG_D>  */
block|{
literal|"fcmpun.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_DREG_H
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x300b0000
block|}
block|,
comment|/* 001100gggggg1010hhhhhhdddddd0000  fcmpun.s<A_FREG_G>,<A_FREG_H>,<A_GREG_D>  */
block|{
literal|"fcmpun.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x300a0000
block|}
block|,
comment|/* 001110gggggg0111ggggggffffff0000  fcnv.ds<A_DREG_G>,<A_FREG_F>  */
block|{
literal|"fcnv.ds"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x38070000
block|}
block|,
comment|/* 001110gggggg0110ggggggffffff0000  fcnv.sd<A_FREG_G>,<A_DREG_F>  */
block|{
literal|"fcnv.sd"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x38060000
block|}
block|,
comment|/* 001101gggggg0101hhhhhhffffff0000  fdiv.d<A_DREG_G>,<A_DREG_H>,<A_DREG_F>  */
block|{
literal|"fdiv.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_DREG_H
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x34050000
block|}
block|,
comment|/* 001101gggggg0100hhhhhhffffff0000  fdiv.s<A_FREG_G>,<A_FREG_H>,<A_FREG_F>  */
block|{
literal|"fdiv.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x34040000
block|}
block|,
comment|/* 0001111111110010111111ffffff0000  fgetscr<A_FREG_F>  */
block|{
literal|"fgetscr"
block|,
block|{
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_4
block|}
block|,
literal|0x1ff2fc00
block|}
block|,
comment|/* 000101gggggg0110hhhhhhffffff0000  fipr.s<A_FVREG_G>,<A_FVREG_H>,<A_FREG_F>  */
block|{
literal|"fipr.s"
block|,
block|{
name|A_FVREG_G
block|,
name|A_FVREG_H
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x14060000
block|}
block|,
comment|/* 100111mmmmmmssssssssssffffff0000  fld.d<A_GREG_M>,<A_IMMS10BY8>,<A_DREG_F>  */
block|{
literal|"fld.d"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY8
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x9c000000
block|}
block|,
comment|/* 100110mmmmmmssssssssssffffff0000  fld.p<A_GREG_M>,<A_IMMS10BY8>,<A_FPREG_F>  */
block|{
literal|"fld.p"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY8
block|,
name|A_FPREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x98000000
block|}
block|,
comment|/* 100101mmmmmmssssssssssffffff0000  fld.s<A_GREG_M>,<A_IMMS10BY4>,<A_FREG_F>  */
block|{
literal|"fld.s"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY4
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x94000000
block|}
block|,
comment|/* 000111mmmmmm1001nnnnnnffffff0000  fldx.d<A_GREG_M>,<A_GREG_N>,<A_DREG_F>  */
block|{
literal|"fldx.d"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x1c090000
block|}
block|,
comment|/* 000111mmmmmm1101nnnnnnffffff0000  fldx.p<A_GREG_M>,<A_GREG_N>,<A_FPREG_F>  */
block|{
literal|"fldx.p"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_FPREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x1c0d0000
block|}
block|,
comment|/* 000111mmmmmm1000nnnnnnffffff0000  fldx.s<A_GREG_M>,<A_GREG_N>,<A_FREG_F>  */
block|{
literal|"fldx.s"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x1c080000
block|}
block|,
comment|/* 001110gggggg1110ggggggffffff0000  float.ld<A_FREG_G>,<A_DREG_F>  */
block|{
literal|"float.ld"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x380e0000
block|}
block|,
comment|/* 001110gggggg1100ggggggffffff0000  float.ls<A_FREG_G>,<A_FREG_F>  */
block|{
literal|"float.ls"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x380c0000
block|}
block|,
comment|/* 001110gggggg1101ggggggffffff0000  float.qd<A_DREG_G>,<A_DREG_F>  */
block|{
literal|"float.qd"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x380d0000
block|}
block|,
comment|/* 001110gggggg1111ggggggffffff0000  float.qs<A_DREG_G>,<A_FREG_F>  */
block|{
literal|"float.qs"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x380f0000
block|}
block|,
comment|/* 001101gggggg1110hhhhhhqqqqqq0000  fmac.s<A_FREG_G>,<A_FREG_H>,<A_FREG_F>  */
block|{
literal|"fmac.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x340e0000
block|}
block|,
comment|/* 001110gggggg0001ggggggffffff0000  fmov.d<A_DREG_G>,<A_DREG_F>  */
block|{
literal|"fmov.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x38010000
block|}
block|,
comment|/* 001100gggggg0001ggggggdddddd0000  fmov.dq<A_DREG_G>,<A_GREG_D>  */
block|{
literal|"fmov.dq"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x30010000
block|}
block|,
comment|/* 000111mmmmmm0000111111ffffff0000  fmov.ls<A_GREG_M>,<A_FREG_F>  */
block|{
literal|"fmov.ls"
block|,
block|{
name|A_GREG_M
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x1c00fc00
block|}
block|,
comment|/* 000111mmmmmm0001111111ffffff0000  fmov.qd<A_GREG_M>,<A_DREG_F>  */
block|{
literal|"fmov.qd"
block|,
block|{
name|A_GREG_M
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x1c01fc00
block|}
block|,
comment|/* 001110gggggg0000ggggggffffff0000  fmov.s<A_FREG_G>,<A_FREG_F>  */
block|{
literal|"fmov.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x38000000
block|}
block|,
comment|/* 001100gggggg0000ggggggdddddd0000  fmov.sl<A_FREG_G>,<A_GREG_D>  */
block|{
literal|"fmov.sl"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x30000000
block|}
block|,
comment|/* 001101gggggg0111hhhhhhffffff0000  fmul.d<A_DREG_G>,<A_DREG_H>,<A_DREG_F>  */
block|{
literal|"fmul.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_DREG_H
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x34070000
block|}
block|,
comment|/* 001101gggggg0110hhhhhhffffff0000  fmul.s<A_FREG_G>,<A_FREG_H>,<A_FREG_F>  */
block|{
literal|"fmul.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x34060000
block|}
block|,
comment|/* 000110gggggg0011ggggggffffff0000  fneg.d<A_DREG_G>,<A_DREG_F>  */
block|{
literal|"fneg.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x18030000
block|}
block|,
comment|/* 000110gggggg0010ggggggffffff0000  fneg.s<A_FREG_G>,<A_FREG_F>  */
block|{
literal|"fneg.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x18020000
block|}
block|,
comment|/* 001100gggggg0010gggggg1111110000  fputscr<A_FREG_G>  */
block|{
literal|"fputscr"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|}
block|,
literal|0x300203f0
block|}
block|,
comment|/* 001110gggggg0101ggggggffffff0000  fsqrt.d<A_DREG_G>,<A_DREG_F>  */
block|{
literal|"fsqrt.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x38050000
block|}
block|,
comment|/* 001110gggggg0100ggggggffffff0000  fsqrt.s<A_FREG_G>,<A_FREG_F>  */
block|{
literal|"fsqrt.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x38040000
block|}
block|,
comment|/* 101111mmmmmmsssssssssszzzzzz0000  fst.d<A_GREG_M>,<A_IMMS10BY8>,<A_DREG_F>  */
block|{
literal|"fst.d"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY8
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xbc000000
block|}
block|,
comment|/* 101110mmmmmmsssssssssszzzzzz0000  fst.p<A_GREG_M>,<A_IMMS10BY8>,<A_FPREG_F>  */
block|{
literal|"fst.p"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY8
block|,
name|A_FPREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xb8000000
block|}
block|,
comment|/* 101101mmmmmmsssssssssszzzzzz0000  fst.s<A_GREG_M>,<A_IMMS10BY4>,<A_FREG_F>  */
block|{
literal|"fst.s"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY4
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xb4000000
block|}
block|,
comment|/* 001111mmmmmm1001nnnnnnzzzzzz0000  fstx.d<A_GREG_M>,<A_GREG_N>,<A_DREG_F>  */
block|{
literal|"fstx.d"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x3c090000
block|}
block|,
comment|/* 001111mmmmmm1101nnnnnnzzzzzz0000  fstx.p<A_GREG_M>,<A_GREG_N>,<A_FPREG_F>  */
block|{
literal|"fstx.p"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_FPREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x3c0d0000
block|}
block|,
comment|/* 001111mmmmmm1000nnnnnnzzzzzz0000  fstx.s<A_GREG_M>,<A_GREG_N>,<A_FREG_F>  */
block|{
literal|"fstx.s"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x3c080000
block|}
block|,
comment|/* 001101gggggg0011hhhhhhffffff0000  fsub.d<A_DREG_G>,<A_DREG_H>,<A_DREG_F>  */
block|{
literal|"fsub.d"
block|,
block|{
name|A_DREG_G
block|,
name|A_DREG_H
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x34030000
block|}
block|,
comment|/* 001101gggggg0010hhhhhhffffff0000  fsub.s<A_FREG_G>,<A_FREG_H>,<A_FREG_F>  */
block|{
literal|"fsub.s"
block|,
block|{
name|A_FREG_G
block|,
name|A_FREG_H
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x34020000
block|}
block|,
comment|/* 001110gggggg1011ggggggffffff0000  ftrc.dl<A_DREG_G>,<A_FREG_F>  */
block|{
literal|"ftrc.dl"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x380b0000
block|}
block|,
comment|/* 001110gggggg1001ggggggffffff0000  ftrc.dq<A_DREG_G>,<A_DREG_F>  */
block|{
literal|"ftrc.dq"
block|,
block|{
name|A_DREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x38090000
block|}
block|,
comment|/* 001110gggggg1000ggggggffffff0000  ftrc.sl<A_FREG_G>,<A_FREG_F>  */
block|{
literal|"ftrc.sl"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_FREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x38080000
block|}
block|,
comment|/* 001110gggggg1010ggggggffffff0000  ftrc.sq<A_FREG_G>,<A_DREG_F>  */
block|{
literal|"ftrc.sq"
block|,
block|{
name|A_FREG_G
block|,
name|A_REUSE_PREV
block|,
name|A_DREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x380a0000
block|}
block|,
comment|/* 000101gggggg1110hhhhhhffffff0000  ftrv.s<A_FMREG_G>,<A_FVREG_H>,<A_FVREG_F>  */
block|{
literal|"ftrv.s"
block|,
block|{
name|A_FMREG_G
block|,
name|A_FVREG_H
block|,
name|A_FVREG_F
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x140e0000
block|}
block|,
comment|/* 110000mmmmmm1111ssssssdddddd0000  getcfg<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"getcfg"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc00f0000
block|}
block|,
comment|/* 001001kkkkkk1111111111dddddd0000  getcon<A_CREG_K>,<A_GREG_M>  */
block|{
literal|"getcon"
block|,
block|{
name|A_CREG_K
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x240ffc00
block|}
block|,
comment|/* 010001rrrbbb0101111111dddddd0000  gettr<A_TREG_A>,<A_GREG_D>  */
block|{
literal|"gettr"
block|,
block|{
name|A_TREG_B
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x4405fc00
block|}
block|,
comment|/* 111000mmmmmm0101ssssss1111110000  icbi<A_GREG_M>,<A_IMMS6BY32>  */
block|{
literal|"icbi"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6BY32
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|}
block|,
literal|0xe00503f0
block|}
block|,
comment|/* 100000mmmmmmssssssssssdddddd0000  ld.b<A_GREG_M>,<A_IMMS10BY1>,<A_GREG_D>  */
block|{
literal|"ld.b"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY1
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x80000000
block|}
block|,
comment|/* 100010mmmmmmssssssssssdddddd0000  ld.l<A_GREG_M>,<A_IMMS10BY4>,<A_GREG_D>  */
block|{
literal|"ld.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY4
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x88000000
block|}
block|,
comment|/* 100011mmmmmmssssssssssdddddd0000  ld.q<A_GREG_M>,<A_IMMS10BY8>,<A_GREG_D>  */
block|{
literal|"ld.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY8
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x8c000000
block|}
block|,
comment|/* 100100mmmmmmssssssssssdddddd0000  ld.ub<A_GREG_M>,<A_IMMS10BY1>,<A_GREG_D>  */
block|{
literal|"ld.ub"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY1
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x90000000
block|}
block|,
comment|/* 101100mmmmmmssssssssssdddddd0000  ld.uw<A_GREG_M>,<A_IMMS10BY2>,<A_GREG_D>  */
block|{
literal|"ld.uw"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY2
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xb0000000
block|}
block|,
comment|/* 100001mmmmmmssssssssssdddddd0000  ld.w<A_GREG_M>,<A_IMMS10BY2>,<A_GREG_D>  */
block|{
literal|"ld.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY2
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x84000000
block|}
block|,
comment|/* 110000mmmmmm0110ssssssdddddd0000  ldhi.l<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"ldhi.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc0060000
block|}
block|,
comment|/* 110000mmmmmm0111ssssssdddddd0000  ldhi.q<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"ldhi.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc0070000
block|}
block|,
comment|/* 110000mmmmmm0010ssssssdddddd0000  ldlo.l<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"ldlo.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc0020000
block|}
block|,
comment|/* 110000mmmmmm0011ssssssdddddd0000  ldlo.q<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"ldlo.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc0030000
block|}
block|,
comment|/* 010000mmmmmm0000nnnnnndddddd0000  ldx.b<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"ldx.b"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x40000000
block|}
block|,
comment|/* 010000mmmmmm0010nnnnnndddddd0000  ldx.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"ldx.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x40020000
block|}
block|,
comment|/* 010000mmmmmm0011nnnnnndddddd0000  ldx.q<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"ldx.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x40030000
block|}
block|,
comment|/* 010000mmmmmm0100nnnnnndddddd0000  ldx.ub<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"ldx.ub"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x40040000
block|}
block|,
comment|/* 010000mmmmmm0101nnnnnndddddd0000  ldx.uw<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"ldx.uw"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x40050000
block|}
block|,
comment|/* 010000mmmmmm0001nnnnnndddddd0000  ldx.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"ldx.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x40010000
block|}
block|,
comment|/* 001010mmmmmm1010111111dddddd0000  mabs.l<A_GREG_M>,<A_GREG_D>  */
block|{
literal|"mabs.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x280afc00
block|}
block|,
comment|/* 001010mmmmmm1001111111dddddd0000  mabs.w<A_GREG_M>,<A_GREG_D>  */
block|{
literal|"mabs.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x2809fc00
block|}
block|,
comment|/* 000010mmmmmm0010nnnnnndddddd0000  madd.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D> */
block|{
literal|"madd.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x08020000
block|}
block|,
comment|/* 000010mmmmmm0001nnnnnndddddd0000  madd.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"madd.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x08010000
block|}
block|,
comment|/* 000010mmmmmm0110nnnnnndddddd0000  madds.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"madds.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x08060000
block|}
block|,
comment|/* 000010mmmmmm0100nnnnnndddddd0000  madds.ub<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"madds.ub"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x08040000
block|}
block|,
comment|/* 000010mmmmmm0101nnnnnndddddd0000  madds.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"madds.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x08050000
block|}
block|,
comment|/* 001010mmmmmm0000nnnnnndddddd0000  mcmpeq.b<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcmpeq.b"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x28000000
block|}
block|,
comment|/* 001010mmmmmm0010nnnnnndddddd0000  mcmpeq.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcmpeq.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x28020000
block|}
block|,
comment|/* 001010mmmmmm0001nnnnnndddddd0000  mcmpeq.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcmpeq.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x28010000
block|}
block|,
comment|/* 001010mmmmmm0110nnnnnndddddd0000  mcmpgt.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcmpgt.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x28060000
block|}
block|,
comment|/* 001010mmmmmm0100nnnnnndddddd0000  mcmpgt.ub<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcmpgt.ub"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x28040000
block|}
block|,
comment|/* 001010mmmmmm0101nnnnnndddddd0000  mcmpgt.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcmpgt.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x28050000
block|}
block|,
comment|/* 010010mmmmmm0011nnnnnnwwwwww0000  mcmv<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcmv"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x48030000
block|}
block|,
comment|/* 010011mmmmmm1101nnnnnndddddd0000  mcnvs.lw<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcnvs.lw"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c0d0000
block|}
block|,
comment|/* 010011mmmmmm1000nnnnnndddddd0000  mcnvs.wb<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcnvs.wb"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c080000
block|}
block|,
comment|/* 010011mmmmmm1100nnnnnndddddd0000  mcnvs.wub<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mcnvs.wub"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c0c0000
block|}
block|,
comment|/* 001010mmmmmm0111nnnnnndddddd0000  mextr1<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mextr1"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x28070000
block|}
block|,
comment|/* 001010mmmmmm1011nnnnnndddddd0000  mextr2<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mextr2"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x280b0000
block|}
block|,
comment|/* 001010mmmmmm1111nnnnnndddddd0000  mextr3<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mextr3"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x280f0000
block|}
block|,
comment|/* 001011mmmmmm0011nnnnnndddddd0000  mextr4<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mextr4"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c030000
block|}
block|,
comment|/* 001011mmmmmm0111nnnnnndddddd0000  mextr5<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mextr5"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c070000
block|}
block|,
comment|/* 001011mmmmmm1011nnnnnndddddd0000  mextr6<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mextr6"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c0b0000
block|}
block|,
comment|/* 001011mmmmmm1111nnnnnndddddd0000  mextr7<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mextr7"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c0f0000
block|}
block|,
comment|/* 010010mmmmmm0001nnnnnnwwwwww0000  mmacfx.wl<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmacfx.wl"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x48010000
block|}
block|,
comment|/* 010010mmmmmm0101nnnnnnwwwwww0000  mmacnfx.wl<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmacnfx.wl"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x48050000
block|}
block|,
comment|/* 010011mmmmmm0010nnnnnndddddd0000  mmul.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmul.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c020000
block|}
block|,
comment|/* 010011mmmmmm0001nnnnnndddddd0000  mmul.m<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmul.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c010000
block|}
block|,
comment|/* 010011mmmmmm0110nnnnnndddddd0000  mmulfx.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmulfx.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c060000
block|}
block|,
comment|/* 010011mmmmmm0101nnnnnndddddd0000  mmulfx.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmulfx.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c050000
block|}
block|,
comment|/* 010011mmmmmm1001nnnnnndddddd0000  mmulfxrp.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmulfxrp.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c090000
block|}
block|,
comment|/* 010011mmmmmm1110nnnnnndddddd0000  mmulhi.wl<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmulhi.wl"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c0e0000
block|}
block|,
comment|/* 010011mmmmmm1010nnnnnndddddd0000  mmullo.wl<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmullo.wl"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x4c0a0000
block|}
block|,
comment|/* 010010mmmmmm1001nnnnnnwwwwww0000  mmulsum.wq<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mmulsum.wq"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x48090000
block|}
block|,
comment|/* 110011ssssssssssssssssdddddd0000  movi<A_IMMS16>,<A_GREG_D>  */
block|{
literal|"movi"
block|,
block|{
name|A_IMMS16
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_MOVI_OPC
block|}
block|,
comment|/* 001010mmmmmm1101nnnnnndddddd0000  mperm.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mperm.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x280d0000
block|}
block|,
comment|/* 010010mmmmmm0000nnnnnnwwwwww0000  msad.ubq<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"msad.ubq"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x48000000
block|}
block|,
comment|/* 000011mmmmmm1010nnnnnndddddd0000  mshard.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshard.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c0a0000
block|}
block|,
comment|/* 000011mmmmmm1001nnnnnndddddd0000  mshard.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshard.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c090000
block|}
block|,
comment|/* 000011mmmmmm1011nnnnnndddddd0000  mshards.q<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshards.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c0b0000
block|}
block|,
comment|/* 001011mmmmmm0100nnnnnndddddd0000  mshfhi.b<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshfhi.b"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c040000
block|}
block|,
comment|/* 001011mmmmmm0110nnnnnndddddd0000  mshfhi.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshfhi.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c060000
block|}
block|,
comment|/* 001011mmmmmm0101nnnnnndddddd0000  mshfhi.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshfhi.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c050000
block|}
block|,
comment|/* 001011mmmmmm0000nnnnnndddddd0000  mshflo.b<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshflo.b"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c000000
block|}
block|,
comment|/* 001011mmmmmm0010nnnnnndddddd0000  mshflo.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshflo.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c020000
block|}
block|,
comment|/* 001011mmmmmm0001nnnnnndddddd0000  mshflo.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshflo.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x2c010000
block|}
block|,
comment|/* 000011mmmmmm0010nnnnnndddddd0000  mshlld.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshlld.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c020000
block|}
block|,
comment|/* 000011mmmmmm0001nnnnnndddddd0000  mshlld.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshlld.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c010000
block|}
block|,
comment|/* 000011mmmmmm0110nnnnnndddddd0000  mshalds.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshalds.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c060000
block|}
block|,
comment|/* 000011mmmmmm0101nnnnnndddddd0000  mshalds.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshalds.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c050000
block|}
block|,
comment|/* 000011mmmmmm1110nnnnnndddddd0000  mshlrd.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshlrd.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c0e0000
block|}
block|,
comment|/* 000011mmmmmm1101nnnnnndddddd0000  mshlrd.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mshlrd.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x0c0d0000
block|}
block|,
comment|/* 000010mmmmmm1010nnnnnndddddd0000  msub.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"msub.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x080a0000
block|}
block|,
comment|/* 000010mmmmmm1001nnnnnndddddd0000  msub.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"msub.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x08090000
block|}
block|,
comment|/* 000010mmmmmm1110nnnnnndddddd0000  msubs.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"msubs.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x080e0000
block|}
block|,
comment|/* 000010mmmmmm1100nnnnnndddddd0000  msubs.ub<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"msubs.ub"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x080c0000
block|}
block|,
comment|/* 000010mmmmmm1101nnnnnndddddd0000  msubs.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"msubs.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x080d0000
block|}
block|,
comment|/* 000001mmmmmm1110nnnnnndddddd0000  muls.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"muls.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x040e0000
block|}
block|,
comment|/* 000000mmmmmm1110nnnnnndddddd0000  mulu.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"mulu.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x000e0000
block|}
block|,
comment|/* 01101111111100001111111111110000  nop   */
block|{
literal|"nop"
block|,
block|{
name|A_NONE
block|}
block|,
block|{
name|OFFSET_NONE
block|}
block|,
name|SHMEDIA_NOP_OPC
block|}
block|,
comment|/* 000000mmmmmm1101111111dddddd0000  nsb<A_GREG_M>,<A_GREG_D>   */
block|{
literal|"nsb"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x000dfc00
block|}
block|,
comment|/* 111000mmmmmm1001ssssss1111110000  ocbi<A_GREG_M>,<A_IMMS6BY32>  */
block|{
literal|"ocbi"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6BY32
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|}
block|,
literal|0xe00903f0
block|}
block|,
comment|/* 111000mmmmmm1000ssssss1111110000  ocbp<A_GREG_M>,<A_IMMS6BY32>  */
block|{
literal|"ocbp"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6BY32
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|}
block|,
literal|0xe00803f0
block|}
block|,
comment|/* 111000mmmmmm1100ssssss1111110000  ocbwb<A_GREG_M>,<A_IMMS6BY32>  */
block|{
literal|"ocbwb"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6BY32
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|}
block|,
literal|0xe00c03f0
block|}
block|,
comment|/* 000001mmmmmm1001nnnnnndddddd0000  or<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"or"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x04090000
block|}
block|,
comment|/* 110111mmmmmmssssssssssdddddd0000  ori<A_GREG_M>,<A_IMMS10>,<A_GREG_D>  */
block|{
literal|"ori"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xdc000000
block|}
block|,
comment|/* 111000mmmmmm0001ssssss1111110000  prefi<A_GREG_M>,<A_IMMS6BY32>  */
block|{
literal|"prefi"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6BY32
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|}
block|,
literal|0xe00103f0
block|}
block|,
comment|/* 111010sssssssssssssssslrraaa0000  pta<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"pta/l"
block|,
block|{
name|A_PCIMMS16BY4
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTA_OPC
operator||
name|SHMEDIA_LIKELY_BIT
block|}
block|,
comment|/* 111010sssssssssssssssslrraaa0000  pta<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"pta"
block|,
block|{
name|A_PCIMMS16BY4
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTA_OPC
operator||
name|SHMEDIA_LIKELY_BIT
block|}
block|,
comment|/* 111010ssssssssssssssss0rraaa0000  pta/u<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"pta/u"
block|,
block|{
name|A_PCIMMS16BY4
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTA_OPC
block|}
block|,
comment|/* 0110101111110001nnnnnnl00aaa0000  ptabs<A_GREG_M>,<A_TREG_A>  */
block|{
literal|"ptabs/l"
block|,
block|{
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x6bf10200
block|}
block|,
comment|/* 0110101111110001nnnnnnl00aaa0000  ptabs<A_GREG_M>,<A_TREG_A>  */
block|{
literal|"ptabs"
block|,
block|{
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x6bf10200
block|}
block|,
comment|/* 0110101111110001nnnnnn000aaa0000  ptabs/u<A_GREG_M>,<A_TREG_A>  */
block|{
literal|"ptabs/u"
block|,
block|{
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x6bf10000
block|}
block|,
comment|/* 111011sssssssssssssssslrraaa0000  ptb<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"ptb/l"
block|,
block|{
name|A_PCIMMS16BY4
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTB_OPC
operator||
name|SHMEDIA_LIKELY_BIT
block|}
block|,
comment|/* 111011sssssssssssssssslrraaa0000  ptb<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"ptb"
block|,
block|{
name|A_PCIMMS16BY4
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTB_OPC
operator||
name|SHMEDIA_LIKELY_BIT
block|}
block|,
comment|/* 111011ssssssssssssssss0rraaa0000  ptb/u<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"ptb/u"
block|,
block|{
name|A_PCIMMS16BY4
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTB_OPC
block|}
block|,
comment|/* 111010sssssssssssssssslrraaa0000  pt/l<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"pt/l"
block|,
block|{
name|A_PCIMMS16BY4_PT
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PT_OPC
operator||
name|SHMEDIA_LIKELY_BIT
block|}
block|,
comment|/* 111010sssssssssssssssslrraaa0000  pt<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"pt"
block|,
block|{
name|A_PCIMMS16BY4_PT
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PT_OPC
operator||
name|SHMEDIA_LIKELY_BIT
block|}
block|,
comment|/* 111010ssssssssssssssss0rraaa0000  pt/u<A_PCIMMS16BY4>,<A_TREG_A>  */
block|{
literal|"pt/u"
block|,
block|{
name|A_PCIMMS16BY4_PT
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PT_OPC
block|}
block|,
comment|/* 0110101111110101nnnnnnl00aaa0000  ptrel<A_GREG_M>,<A_TREG_A>  */
block|{
literal|"ptrel/l"
block|,
block|{
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTREL_OPC
operator||
name|SHMEDIA_LIKELY_BIT
block|}
block|,
comment|/* 0110101111110101nnnnnnl00aaa0000  ptrel<A_GREG_M>,<A_TREG_A>  */
block|{
literal|"ptrel"
block|,
block|{
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTREL_OPC
operator||
name|SHMEDIA_LIKELY_BIT
block|}
block|,
comment|/* 0110101111110101nnnnnn000aaa0000  ptrel/u<A_GREG_M>,<A_TREG_A>  */
block|{
literal|"ptrel/u"
block|,
block|{
name|A_GREG_N
block|,
name|A_TREG_A
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_PTREL_OPC
block|}
block|,
comment|/* 111000mmmmmm1111ssssssyyyyyy0000  putcfg<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"putcfg"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe00f0000
block|}
block|,
comment|/* 011011mmmmmm1111111111jjjjjj0000  putcon<A_GREG_M>,<A_CREG_J>  */
block|{
literal|"putcon"
block|,
block|{
name|A_GREG_M
block|,
name|A_CREG_J
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_4
block|}
block|,
literal|0x6c0ffc00
block|}
block|,
comment|/* 01101111111100111111111111110000  rte   */
block|{
literal|"rte"
block|,
block|{
name|A_NONE
block|}
block|,
block|{
name|OFFSET_NONE
block|}
block|,
literal|0x6ff3fff0
block|}
block|,
comment|/* 000001mmmmmm0111nnnnnndddddd0000  shard<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"shard"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x04070000
block|}
block|,
comment|/* 000001mmmmmm0110nnnnnndddddd0000  shard.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"shard.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x04060000
block|}
block|,
comment|/* 110001mmmmmm0111ssssssdddddd0000  shari<A_GREG_M>,<A_IMMU6>,<A_GREG_D>  */
block|{
literal|"shari"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMU6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc4070000
block|}
block|,
comment|/* 110001mmmmmm0110ssssssdddddd0000  shari<A_GREG_M>,<A_IMMU6>,<A_GREG_D>  */
block|{
literal|"shari.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMU6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc4060000
block|}
block|,
comment|/* 000001mmmmmm0001nnnnnndddddd0000  shlld<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"shlld"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x04010000
block|}
block|,
comment|/* 000001mmmmmm0000nnnnnndddddd0000  shlld.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"shlld.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x04000000
block|}
block|,
comment|/* 110001mmmmmm0001ssssssdddddd0000  shlli<A_GREG_M>,<A_IMMU6>,<A_GREG_D>  */
block|{
literal|"shlli"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMU6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc4010000
block|}
block|,
comment|/* 110001mmmmmm0000ssssssdddddd0000  shlli.l<A_GREG_M>,<A_IMMU5>,<A_GREG_D>  */
block|{
literal|"shlli.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMU5
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc4000000
block|}
block|,
comment|/* 000001mmmmmm0011nnnnnndddddd0000  shlrd<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"shlrd"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x04030000
block|}
block|,
comment|/* 000001mmmmmm0010nnnnnndddddd0000  shlrd.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"shlrd.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x04020000
block|}
block|,
comment|/* 110001mmmmmm0011ssssssdddddd0000  shlri<A_GREG_M>,<A_IMMU6>,<A_GREG_D>  */
block|{
literal|"shlri"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMU6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc4030000
block|}
block|,
comment|/* 110001mmmmmm0010ssssssdddddd0000  shlri.l<A_GREG_M>,<A_IMMU5>,<A_GREG_D>  */
block|{
literal|"shlri.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMU5
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc4020000
block|}
block|,
comment|/* 110010sssssssssssssssswwwwww0000  shori<A_IMMU16>,<A_GREG_D>  */
block|{
literal|"shori"
block|,
block|{
name|A_IMMU16
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
name|SHMEDIA_SHORI_OPC
block|}
block|,
comment|/* 01101111111101111111111111110000  sleep   */
block|{
literal|"sleep"
block|,
block|{
name|A_NONE
block|}
block|,
block|{
name|OFFSET_NONE
block|}
block|,
literal|0x6ff7fff0
block|}
block|,
comment|/* 101000mmmmmmssssssssssdddddd0000  st.b<A_GREG_M>,<A_IMMS10BY1>,<A_GREG_D>  */
block|{
literal|"st.b"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY1
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xa0000000
block|}
block|,
comment|/* 101010mmmmmmssssssssssdddddd0000  st.l<A_GREG_M>,<A_IMMS10BY4>,<A_GREG_D>  */
block|{
literal|"st.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY4
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xa8000000
block|}
block|,
comment|/* 101011mmmmmmssssssssssdddddd0000  st.q<A_GREG_M>,<A_IMMS10BY8>,<A_GREG_D>  */
block|{
literal|"st.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY8
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xac000000
block|}
block|,
comment|/* 101001mmmmmmssssssssssdddddd0000  st.w<A_GREG_M>,<A_IMMS10BY2>,<A_GREG_D>  */
block|{
literal|"st.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS10BY2
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xa4000000
block|}
block|,
comment|/* 111000mmmmmm0110ssssssdddddd0000  sthi.l<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"sthi.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe0060000
block|}
block|,
comment|/* 111000mmmmmm0111ssssssdddddd0000  sthi.q<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"sthi.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe0070000
block|}
block|,
comment|/* 111000mmmmmm0010ssssssdddddd0000  stlo.l<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"stlo.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe0020000
block|}
block|,
comment|/* 111000mmmmmm0011ssssssdddddd0000  stlo.q<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"stlo.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xe0030000
block|}
block|,
comment|/* 011000mmmmmm0000nnnnnndddddd0000  stx.b<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"stx.b"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x60000000
block|}
block|,
comment|/* 011000mmmmmm0010nnnnnndddddd0000  stx.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"stx.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x60020000
block|}
block|,
comment|/* 011000mmmmmm0011nnnnnndddddd0000  stx.q<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"stx.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x60030000
block|}
block|,
comment|/* 011000mmmmmm0001nnnnnndddddd0000  stx.w<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"stx.w"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x60010000
block|}
block|,
comment|/* 000000mmmmmm1011nnnnnndddddd0000  sub<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"sub"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x000b0000
block|}
block|,
comment|/* 000000mmmmmm1010nnnnnndddddd0000  sub.l<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"sub.l"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x000a0000
block|}
block|,
comment|/* 001000mmmmmm0011nnnnnnwwwwww0000  swap.q<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"swap.q"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x20030000
block|}
block|,
comment|/* 01101111111100101111111111110000  synci   */
block|{
literal|"synci"
block|,
block|{
name|A_NONE
block|}
block|,
block|{
name|OFFSET_NONE
block|}
block|,
literal|0x6ff2fff0
block|}
block|,
comment|/* 01101111111101101111111111110000  synco   */
block|{
literal|"synco"
block|,
block|{
name|A_NONE
block|}
block|,
block|{
name|OFFSET_NONE
block|}
block|,
literal|0x6ff6fff0
block|}
block|,
comment|/* 011011mmmmmm00011111111111110000  trapa<A_GREG_M>   */
block|{
literal|"trapa"
block|,
block|{
name|A_GREG_M
block|}
block|,
block|{
name|OFFSET_20
block|}
block|,
literal|0x6c01fff0
block|}
block|,
comment|/* 000001mmmmmm1101nnnnnndddddd0000  xor<A_GREG_M>,<A_GREG_N>,<A_GREG_D>  */
block|{
literal|"xor"
block|,
block|{
name|A_GREG_M
block|,
name|A_GREG_N
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0x040d0000
block|}
block|,
comment|/* 110001mmmmmm1101ssssssdddddd0000  xori<A_GREG_M>,<A_IMMS6>,<A_GREG_D>  */
block|{
literal|"xori"
block|,
block|{
name|A_GREG_M
block|,
name|A_IMMS6
block|,
name|A_GREG_D
block|}
block|,
block|{
name|OFFSET_20
block|,
name|OFFSET_10
block|,
name|OFFSET_4
block|}
block|,
literal|0xc40d0000
block|}
block|,
block|{
name|NULL
block|,
block|{}
block|,
block|{}
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Predefined control register names as per SH-5/ST50-005-08.  */
end_comment

begin_decl_stmt
specifier|const
name|shmedia_creg_info
name|shmedia_creg_table
index|[]
init|=
block|{
block|{
literal|0
block|,
literal|"sr"
block|}
block|,
block|{
literal|1
block|,
literal|"ssr"
block|}
block|,
block|{
literal|2
block|,
literal|"pssr"
block|}
block|,
block|{
literal|4
block|,
literal|"intevt"
block|}
block|,
block|{
literal|5
block|,
literal|"expevt"
block|}
block|,
block|{
literal|6
block|,
literal|"pexpevt"
block|}
block|,
block|{
literal|7
block|,
literal|"tra"
block|}
block|,
block|{
literal|8
block|,
literal|"spc"
block|}
block|,
block|{
literal|9
block|,
literal|"pspc"
block|}
block|,
block|{
literal|10
block|,
literal|"resvec"
block|}
block|,
block|{
literal|11
block|,
literal|"vbr"
block|}
block|,
block|{
literal|13
block|,
literal|"tea"
block|}
block|,
block|{
literal|16
block|,
literal|"dcr"
block|}
block|,
block|{
literal|17
block|,
literal|"kcr0"
block|}
block|,
block|{
literal|18
block|,
literal|"kcr1"
block|}
block|,
block|{
literal|62
block|,
literal|"ctc"
block|}
block|,
block|{
literal|63
block|,
literal|"usr"
block|}
block|,
block|{
operator|-
literal|1
block|,
operator|(
name|char
operator|*
operator|)
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

end_unit

