// Seed: 2483871972
module module_0 (
    output wand id_0,
    output wire id_1,
    input wire id_2,
    output tri1 id_3,
    output wor id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wire id_12,
    input supply0 id_13,
    input tri1 id_14,
    output uwire id_15,
    input wor id_16,
    input tri1 id_17,
    input wor id_18,
    output wor id_19,
    output tri id_20,
    input tri id_21,
    output wire id_22,
    input tri id_23,
    input supply1 id_24,
    input wor id_25,
    input supply0 id_26,
    input supply0 id_27
    , id_29
);
  assign id_19 = id_29;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri1 id_2,
    output wire id_3
    , id_10,
    output tri1 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output tri1 id_8
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_8,
      id_4,
      id_0,
      id_6,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_7,
      id_3,
      id_7,
      id_7,
      id_7,
      id_2,
      id_3,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign id_8 = -1'b0;
  logic [1 : 1] id_11;
endmodule
