{"Source Block": ["oh/emesh/hdl/emesh_readback.v@68:84@HdlStmProcess", "       access_out <= 1'b0;\n     else if(~wait_in)\n       access_out <= access_in & ~write_in;\n\n   //packet\n   always @ (posedge clk)\n     if(~wait_in & access_in & ~write_in)\n       begin\t  \n\t  datamode_out[1:0]   <= datamode_in[1:0];\n\t  ctrlmode_out[4:0]   <= ctrlmode_in[4:0];\n\t  dstaddr_out[AW-1:0] <= srcaddr_in[AW-1:0]; \n       end\n\n   assign data_out[AW-1:0]    = read_data[31:0];\n   assign srcaddr_out[AW-1:0] = read_data[63:32];\n   \n   //wait signal\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@469:489", "       access_out <= 1'b0;\n     else if(clk_en)\n       if(!wait_in)\n\t access_out <= access;\n\n   always @ (posedge clk)\n     if (clk_en)\n       if(!wait_in & access)\n\t begin\n\t    srcaddr_out[AW-1:0] <= srcaddr[AW-1:0];\n\t    data_out[DW-1:0]    <= data[DW-1:0];\n\t    write_out           <= write;\n\t    datamode_out[1:0]   <= datamode[1:0]; \n\t    dstaddr_out[AW-1:0] <= dstaddr[AW-1:0];\n\t    ctrlmode_out[3:0]   <= ctrlmode[3:0];\n\t end\n \n   //#####################\n   //# Wait out control\n   //#####################\n   always @ (posedge clk or posedge reset)\n"]], "Diff Content": {"Delete": [[74, "     if(~wait_in & access_in & ~write_in)\n"]], "Add": [[74, "     if(ready_in & access_in & ~write_in)\n"]]}}