{"vcs1":{"timestamp_begin":1726687018.217068173, "rt":1.30, "ut":0.36, "st":0.26}}
{"vcselab":{"timestamp_begin":1726687019.619949358, "rt":0.94, "ut":0.32, "st":0.18}}
{"link":{"timestamp_begin":1726687020.642033474, "rt":0.41, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726687017.294426345}
{"VCS_COMP_START_TIME": 1726687017.294426345}
{"VCS_COMP_END_TIME": 1726687022.299321135}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329888}}
{"stitch_vcselab": {"peak_mem": 215156}}
