MIG: 15:08:37 : ################# RUNNING MIG BATCH ###################
MIG: 15:08:37 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701
MIG: 15:08:37 : synp_flow:  -- synthesis_mode: Other
MIG: 15:08:37 : outputDirectory: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/_tmp/
MIG: 15:08:37 : vivado_mode: xpg_pa
MIG: 15:08:37 :  locked false  
MIG: 15:08:37 : HDL Language: Verilog
MIG: 15:08:37 : compInfo: false
MIG: 15:08:37 : Vivado Options xc7a200t fbg676 -2
MIG: 15:08:37 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:08:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 15:08:37 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 15:08:37 : I am in catch area
MIG: 15:08:37 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/xil_txt.in -cg_exc_out /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/xil_txt.out ... 
MIG: 15:08:46 : XML_INPUT_FILE: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/mig_a.prj
MIG: 15:08:46 : Component_Name: ddr3_ac701
MIG: 15:08:46 : Moving ddr3_ac701.veo ...
MIG: 15:08:46 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:08:46 : Moving ddr3_ac701 ...
MIG: 15:08:46 : Running synthesis.xit
MIG: 15:08:46 : IGN:     <ModuleName>mig_7series_ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:08:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:46 : Added 87  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/constraints/*.xdc ..
MIG: 15:08:47 : Running vlog_synth_rpr.xit
MIG: 15:08:47 : IGN:     <ModuleName>mig_7series_ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:08:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:47 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig.v ..
MIG: 15:08:48 : Running implementation.xit
MIG: 15:08:48 : IGN:     <ModuleName>mig_7series_ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:48 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/constraints/*.xdc ..
MIG: 15:08:48 : Running vlog_synth_rpr.xit
MIG: 15:08:48 : IGN:     <ModuleName>mig_7series_ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:08:48 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:48 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig.v ..
MIG: 15:08:49 : Running simulation.xit
MIG: 15:08:49 : IGN:     <ModuleName>mig_7series_ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:08:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:49 : Added 90  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/example_design/*/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/example_design/*/*/*.vhd ..
MIG: 15:08:49 : Running vlog_sim_rpr.xit
MIG: 15:08:49 : IGN:     <ModuleName>mig_7series_ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:08:49 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:49 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig_sim.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v ..
MIG: 15:08:50 : Running vlog_sim_rpr.xit
MIG: 15:08:50 : IGN:     <ModuleName>mig_7series_ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:08:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:08:50 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig_sim.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v ..
MIG: 15:08:58 : xml_input_file: mig_a.prj
MIG: 15:08:58 : Absolute path of xml_input_file: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/mig_a.prj
MIG: 15:08:58 : xml_input_file: mig_a.prj
MIG: 15:08:58 : Absolute path of xml_input_file: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/mig_a.prj
MIG: 15:09:00 : xml_input_file: mig_a.prj
MIG: 15:09:00 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:09:00 : xml_input_file: mig_a.prj
MIG: 15:09:00 : Absolute path of xml_input_file: mig_a.prj
MIG: 15:09:00 : xml_input_file: ../../../../ddr3_ac701/mig_a.prj
MIG: 15:09:00 : Absolute path of xml_input_file: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/mig_a.prj
MIG: 15:09:00 : xml_input_file: ../../../../ddr3_ac701/mig_a.prj
MIG: 15:09:00 : Absolute path of xml_input_file: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/mig_a.prj
MIG: 15:09:00 : In updateAllModelParams
MIG: 15:09:00 : IGN:     <ModuleName>mig_7series_ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:09:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:09:00 : XGUI hdlLanguage: Verilog
MIG: 15:09:00 : xgui vivado_mode: xpg_pa
MIG: 15:09:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:09:00 : Reading /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig.v ...
MIG: 15:09:01 : 
MIG: 15:09:01 : Inside fn mem: DDR3
MIG: 15:09:01 : QDRII+ Inside fn ui: 100000000
MIG: 15:09:01 : 
MIG: 15:09:01 : 
MIG: 15:09:01 : 
MIG: 15:09:01 : 
MIG: 15:09:01 :  polarity_value: 0
MIG: 15:09:01 : 
MIG: 15:09:01 : 
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:09:01 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:09:01 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:09:01 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:09:01 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:09:01 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: ECC ==> OFF
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:09:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:09:01 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:09:01 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:09:01 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:09:01 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:09:01 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:09:01 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:09:01 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:09:01 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:09:01 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:09:01 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:09:01 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:09:01 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:09:01 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:09:01 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:09:01 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:09:01 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:09:01 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:09:01 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:09:01 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:09:01 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:09:01 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:09:01 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:09:01 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:09:01 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:09:01 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:09:01 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:09:01 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:09:01 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:09:01 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:09:01 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:09:01 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:09:01 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:09:01 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:09:01 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:09:01 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:09:01 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:09:01 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:09:01 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:09:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:09:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:09:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:09:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:09:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:09:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:09:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:09:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:09:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:09:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:09:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:09:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:09:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 15:09:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:09:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 15:09:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 15:09:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 15:09:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 15:09:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:09:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:09:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 15:09:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 15:09:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:09:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 15:09:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 15:09:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:09:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 15:09:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 15:09:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 15:09:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 15:09:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 15:09:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 15:09:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 15:09:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 15:09:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 15:09:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:09:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:09:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:09:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:09:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:09:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:09:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:09:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:09:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:09:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:09:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:09:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:09:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:09:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:09:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:09:01 :  Invalid Param: DDR3_IODELAY_GRP ==> "DDR3_AC701_IODELAY_MIG"
MIG: 15:09:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:09:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:09:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:09:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:09:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:09:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:09:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:09:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:09:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:09:01 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:09:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 15:09:01 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:09:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:09:01 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:09:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:09:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:09:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:09:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:09:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:09:01 : 
MIG: 15:09:01 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:09:01 : 
MIG: 15:09:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:09:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:09:01 : 
MIG: 15:09:01 : 
MIG: 15:09:01 : 
MIG: 15:09:01 : Same Interface
MIG: 15:09:03 : Running customizer.xit
MIG: 15:09:03 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 15:09:03 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-28459-MCmicro/coregen/ddr3_ac701
MIG: 15:09:03 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:03 : outputDirectory: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-28459-MCmicro/coregen/ddr3_ac701/_tmp/
MIG: 15:09:03 : vivado_mode: xpg_pa
MIG: 15:09:03 :  locked false  
MIG: 15:09:03 : HDL Language: Verilog
MIG: 15:09:03 : compInfo: false
MIG: 15:09:03 : Vivado Options xc7a200t fbg676 -2
MIG: 15:09:03 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:09:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 15:09:03 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 15:09:03 : I am in catch area
MIG: 15:09:03 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-28459-MCmicro/coregen/ddr3_ac701/xil_txt.in -cg_exc_out /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-28459-MCmicro/coregen/ddr3_ac701/xil_txt.out ... 
MIG: 15:09:54 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 15:09:54 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 15:09:54 : XML_INPUT_FILE: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/.Xil/Vivado-28459-MCmicro/coregen/ddr3_ac701/mig_b.prj
MIG: 15:09:54 : Component_Name: ddr3_ac701
MIG: 15:09:54 : Moving ddr3_ac701.veo ...
MIG: 15:09:54 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:09:54 : Moving ddr3_ac701 ...
MIG: 15:09:54 : Sending back 0
MIG: 15:10:03 : Running synthesis.xit
MIG: 15:10:03 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:10:03 : Added 85  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/constraints/*.xdc ..
MIG: 15:10:04 : Running vlog_synth_rpr.xit
MIG: 15:10:04 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:10:04 : Added 1  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig.v ..
MIG: 15:10:04 : Running implementation.xit
MIG: 15:10:04 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:10:04 : Added 0  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/constraints/*.xdc ..
MIG: 15:10:05 : Running vlog_synth_rpr.xit
MIG: 15:10:05 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:10:05 : Added 1  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig.v ..
MIG: 15:10:05 : Running simulation.xit
MIG: 15:10:05 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:05 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:10:05 : Added 85  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/example_design/*/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/example_design/*/*/*.vhd ..
MIG: 15:10:06 : Running vlog_sim_rpr.xit
MIG: 15:10:06 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:10:06 : Added 1  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig_sim.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v ..
MIG: 15:10:07 : Running vlog_sim_rpr.xit
MIG: 15:10:07 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:10:07 : Added 1  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig_sim.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v ..
MIG: 15:11:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:11:13 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2013.4/data/ip/xilinx/mig_7series_v2_0... instDirPath: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701
MIG: 15:11:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:11:13 : outputDirectory: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/_tmp/
MIG: 15:11:13 : vivado_mode: xpg_pa
MIG: 15:11:13 :  locked false  
MIG: 15:11:13 : HDL Language: Verilog
MIG: 15:11:13 : compInfo: false
MIG: 15:11:13 : Vivado Options xc7a200t fbg676 -2
MIG: 15:11:13 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:11:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig
MIG: 15:11:13 : xilinx_path: /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE
MIG: 15:11:13 : I am in catch area
MIG: 15:11:13 : Running /home/applications/Xilinx/Vivado/2013.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_0/bin/lin64/mig -cg_exc_inp /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/xil_txt.in -cg_exc_out /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/xil_txt.out ... 
MIG: 15:11:22 : XML_INPUT_FILE: /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/mig_b.prj
MIG: 15:11:22 : Component_Name: ddr3_ac701
MIG: 15:11:22 : Moving ddr3_ac701.veo ...
MIG: 15:11:22 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:11:22 : Moving ddr3_ac701 ...
MIG: 15:11:23 : Running synthesis.xit
MIG: 15:11:23 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:11:23 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:23 : Added 87  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/constraints/*.xdc ..
MIG: 15:11:23 : Running vlog_synth_rpr.xit
MIG: 15:11:23 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:11:23 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:23 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig.v ..
MIG: 15:11:24 : Running implementation.xit
MIG: 15:11:24 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:11:24 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:24 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/constraints/*.xdc ..
MIG: 15:11:25 : Running vlog_synth_rpr.xit
MIG: 15:11:25 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:11:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:25 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig.v ..
MIG: 15:11:25 : Running simulation.xit
MIG: 15:11:25 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:11:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:25 : Added 90  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/example_design/*/*/*.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/*/*.vhd /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/example_design/*/*/*.vhd ..
MIG: 15:11:26 : Running vlog_sim_rpr.xit
MIG: 15:11:26 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:11:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:26 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig_sim.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v ..
MIG: 15:11:26 : Running vlog_sim_rpr.xit
MIG: 15:11:26 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:11:26 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:11:26 : Added 2  files from /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig_sim.v /home/sanjayr/projects/AC701/AXI_JTAG_DEBUGGER/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701.v ..
MIG: 15:07:25 : xml_input_file: mig_b.prj
MIG: 15:07:25 : Absolute path of xml_input_file: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/mig_b.prj
MIG: 15:07:25 : xml_input_file: mig_b.prj
MIG: 15:07:25 : Absolute path of xml_input_file: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/mig_b.prj
MIG: 15:07:25 : In updateAllModelParams
MIG: 15:07:25 : ################# RUNNING MIG BATCH ###################
MIG: 15:07:25 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701
MIG: 15:07:25 : synp_flow:  -- synthesis_mode: Other
MIG: 15:07:25 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/_tmp/
MIG: 15:07:25 : vivado_mode: xpg_pa
MIG: 15:07:25 :  locked false  
MIG: 15:07:25 : HDL Language: Verilog
MIG: 15:07:25 : compInfo: true
MIG: 15:07:25 : Vivado Options xc7a200t fbg676 -2
MIG: 15:07:25 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:07:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:07:25 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 15:07:25 : I am in catch area
MIG: 15:07:25 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.out ... 
MIG: 15:07:40 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/mig_b.prj
MIG: 15:07:40 : Component_Name: ddr3_ac701
MIG: 15:07:41 : Moving ddr3_ac701 ...
MIG: 15:07:41 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:07:41 : Moving ddr3_ac701.veo ...
MIG: 15:07:41 : XGUI hdlLanguage: Verilog
MIG: 15:07:41 : xgui vivado_mode: xpg_pa
MIG: 15:07:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:07:41 : Reading /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/ddr3_ac701/user_design/rtl/ddr3_ac701_mig.v ...
MIG: 15:07:42 : 1
MIG: 15:07:42 : Inside fn mem: DDR3
MIG: 15:07:42 : QDRII+ Inside fn ui: 100000000
MIG: 15:07:42 : cntrl:  memtype: DDR3
MIG: 15:07:42 : 800
MIG: 15:07:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 15:07:42 : 
MIG: 15:07:42 : 1
MIG: 15:07:42 : 100000000
MIG: 15:07:42 : 
MIG: 15:07:42 :  polarity_value: 0
MIG: 15:07:42 : ACTIVE_HIGH
MIG: 15:07:42 : 
MIG: 15:07:42 : cntrl:  memtype: DDR3
MIG: 15:07:42 : 
MIG: 15:07:42 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 15:07:42 : 
MIG: 15:07:42 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 15:07:42 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 15:07:42 : 
MIG: 15:07:42 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 15:07:42 : 
MIG: 15:07:42 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 15:07:42 : 
MIG: 15:07:42 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 15:07:42 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:07:42 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 15:07:42 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 15:07:42 : 8
MIG: 15:07:42 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 15:07:42 : 64
MIG: 15:07:42 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 15:07:42 : 8
MIG: 15:07:42 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 15:07:42 : 3
MIG: 15:07:42 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 15:07:42 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 15:07:42 : 
MIG: 15:07:42 :  Valid Param: ECC ==> OFF
MIG: 15:07:42 : 64
MIG: 15:07:42 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 15:07:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:07:42 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:07:42 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:07:42 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 15:07:42 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 15:07:42 : 
MIG: 15:07:42 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 15:07:42 : 
MIG: 15:07:42 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 15:07:42 : 28
MIG: 15:07:42 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 15:07:42 : 
MIG: 15:07:43 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 15:07:43 : 
MIG: 15:07:43 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 15:07:43 : 
MIG: 15:07:43 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 15:07:43 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 15:07:43 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 15:07:43 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 15:07:43 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 15:07:43 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 15:07:43 :  Invalid Param: DDR3_AL ==> "0"
MIG: 15:07:43 :  Invalid Param: DDR3_nAL ==> 0
MIG: 15:07:43 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 15:07:43 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 15:07:43 :  Invalid Param: DDR3_CL ==> 6
MIG: 15:07:43 :  Invalid Param: DDR3_CWL ==> 5
MIG: 15:07:43 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 15:07:43 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 15:07:43 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 15:07:43 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 15:07:43 : 
MIG: 15:07:43 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 15:07:43 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 15:07:43 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 15:07:43 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 15:07:43 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 15:07:43 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 15:07:43 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 15:07:43 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 15:07:43 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 15:07:43 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 15:07:43 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 15:07:43 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 15:07:43 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 15:07:43 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:07:43 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 15:07:43 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 15:07:43 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 15:07:43 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 15:07:43 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 15:07:43 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 15:07:43 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 15:07:43 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 15:07:43 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 15:07:43 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 15:07:43 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 15:07:43 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:07:43 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 15:07:43 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:07:43 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 15:07:43 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 15:07:43 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:07:43 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 15:07:43 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 15:07:43 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 15:07:43 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:07:43 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 15:07:43 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3FE_2FF
MIG: 15:07:43 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 15:07:43 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 15:07:43 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 15:07:43 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 15:07:43 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:07:43 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 15:07:43 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 15:07:43 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 15:07:43 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 15:07:43 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 15:07:43 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 15:07:43 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_03_02_01_00_23_22_21_20
MIG: 15:07:43 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h209_207_206_205_204_203_202_201
MIG: 15:07:43 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h219_218_217_216_215_214_213_212
MIG: 15:07:43 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h229_228_227_226_225_224_223_222
MIG: 15:07:43 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h239_238_237_236_235_234_233_232
MIG: 15:07:43 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h009_007_006_005_004_003_002_001
MIG: 15:07:43 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h019_018_017_016_015_014_013_012
MIG: 15:07:43 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h029_028_027_026_025_024_023_022
MIG: 15:07:43 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h039_038_037_036_035_034_033_032
MIG: 15:07:43 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_031_021_011_000_231_221_211_200
MIG: 15:07:43 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:07:43 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:07:43 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:07:43 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:07:43 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:07:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 15:07:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:07:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 15:07:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 15:07:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 15:07:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 15:07:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:07:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 15:07:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 15:07:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 15:07:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 15:07:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 15:07:44 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 15:07:44 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 15:07:44 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DDR3_AC701_IODELAY_MIG0"
MIG: 15:07:44 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DDR3_AC701_IODELAY_MIG1"
MIG: 15:07:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:07:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:07:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 15:07:44 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 15:07:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:07:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 15:07:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 15:07:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 15:07:44 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 15:07:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 15:07:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:07:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 15:07:44 : 4
MIG: 15:07:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 15:07:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:07:44 : 
MIG: 15:07:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:07:44 : 
MIG: 15:07:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 15:07:44 : 1073741824
MIG: 15:07:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 15:07:44 : 30
MIG: 15:07:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 15:07:44 : 256
MIG: 15:07:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 256
MIG: 15:07:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 15:07:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:07:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:07:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:07:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:07:44 : 
MIG: 15:07:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:07:44 : 
MIG: 15:07:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:07:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:07:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:07:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:07:44 : 
MIG: 15:07:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 15:07:44 : 
MIG: 15:07:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:07:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 15:07:44 : NOBUF
MIG: 15:07:44 : NONE
MIG: 15:07:44 : 
MIG: 15:07:44 : Same Interface
MIG: 15:09:33 : Running synthesis.xit
MIG: 15:09:33 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:09:33 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:09:33 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:33 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701
MIG: 15:09:33 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:33 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/_tmp/
MIG: 15:09:33 : vivado_mode: xpg_pa
MIG: 15:09:33 :  locked false  
MIG: 15:09:33 : HDL Language: Verilog
MIG: 15:09:33 : compInfo: false
MIG: 15:09:33 : Vivado Options xc7a200t fbg676 -2
MIG: 15:09:33 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:09:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:09:33 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 15:09:33 : I am in catch area
MIG: 15:09:33 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.out ... 
MIG: 15:09:45 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/mig_b.prj
MIG: 15:09:45 : Component_Name: ddr3_ac701
MIG: 15:09:46 : Moving ddr3_ac701 ...
MIG: 15:09:47 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:09:47 : Moving ddr3_ac701.veo ...
MIG: 15:09:48 : Running vlog_synth_rpr.xit
MIG: 15:09:48 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:09:48 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:09:48 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:48 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701
MIG: 15:09:48 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:48 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/_tmp/
MIG: 15:09:48 : vivado_mode: xpg_pa
MIG: 15:09:48 :  locked false  
MIG: 15:09:48 : HDL Language: Verilog
MIG: 15:09:48 : compInfo: false
MIG: 15:09:48 : Vivado Options xc7a200t fbg676 -2
MIG: 15:09:48 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:09:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:09:48 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 15:09:48 : I am in catch area
MIG: 15:09:48 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.out ... 
MIG: 15:10:00 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/mig_b.prj
MIG: 15:10:00 : Component_Name: ddr3_ac701
MIG: 15:10:00 : Moving ddr3_ac701 ...
MIG: 15:10:01 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:10:01 : Moving ddr3_ac701.veo ...
MIG: 15:10:01 : Running simulation.xit
MIG: 15:10:02 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:02 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:10:02 : ################# RUNNING MIG BATCH ###################
MIG: 15:10:02 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701
MIG: 15:10:02 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:02 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/_tmp/
MIG: 15:10:02 : vivado_mode: xpg_pa
MIG: 15:10:02 :  locked false  
MIG: 15:10:02 : HDL Language: Verilog
MIG: 15:10:02 : compInfo: false
MIG: 15:10:02 : Vivado Options xc7a200t fbg676 -2
MIG: 15:10:02 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:10:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:10:02 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 15:10:02 : I am in catch area
MIG: 15:10:02 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.out ... 
MIG: 15:10:13 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/mig_b.prj
MIG: 15:10:13 : Component_Name: ddr3_ac701
MIG: 15:10:13 : Moving ddr3_ac701 ...
MIG: 15:10:15 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:10:15 : Moving ddr3_ac701.veo ...
MIG: 15:10:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:10:15 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:15 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:10:15 : ################# RUNNING MIG BATCH ###################
MIG: 15:10:15 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701
MIG: 15:10:15 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:15 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/_tmp/
MIG: 15:10:15 : vivado_mode: xpg_pa
MIG: 15:10:15 :  locked false  
MIG: 15:10:15 : HDL Language: Verilog
MIG: 15:10:15 : compInfo: false
MIG: 15:10:15 : Vivado Options xc7a200t fbg676 -2
MIG: 15:10:15 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:10:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:10:15 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 15:10:15 : I am in catch area
MIG: 15:10:15 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.out ... 
MIG: 15:10:27 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/mig_b.prj
MIG: 15:10:27 : Component_Name: ddr3_ac701
MIG: 15:10:28 : Moving ddr3_ac701 ...
MIG: 15:10:29 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:10:29 : Moving ddr3_ac701.veo ...
MIG: 15:10:29 : Running implementation.xit
MIG: 15:10:29 : IGN:     <ModuleName>ddr3_ac701</ModuleName> <==>     <ModuleName>ddr3_ac701</ModuleName> 
MIG: 15:10:29 : ERR:     <Version>2.0</Version> <==>     <Version>2.3</Version> 
MIG: 15:10:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:10:29 : Writing IN file for 'ddr3_ac701'...compDirPath: /home/applications/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701
MIG: 15:10:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:10:29 : outputDirectory: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/_tmp/
MIG: 15:10:29 : vivado_mode: xpg_pa
MIG: 15:10:29 :  locked false  
MIG: 15:10:29 : HDL Language: Verilog
MIG: 15:10:29 : compInfo: false
MIG: 15:10:29 : Vivado Options xc7a200t fbg676 -2
MIG: 15:10:29 : 1: xc7a200t 2: fbg676 3: -2
MIG: 15:10:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 15:10:29 : xilinx_path: /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 15:10:29 : I am in catch area
MIG: 15:10:29 : Running /home/applications/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.in -cg_exc_out /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/xil_txt.out ... 
MIG: 15:10:41 : XML_INPUT_FILE: /mnt/projects_MCshare/GIT_HUB_UPDATE_2014_4/AXI_JTAG_DEBUGGER/ARTIX_AC701/IP/ddr3_ac701/mig_b.prj
MIG: 15:10:41 : Component_Name: ddr3_ac701
MIG: 15:10:41 : Moving ddr3_ac701 ...
MIG: 15:10:42 : Moving ddr3_ac701_xmdf.tcl ...
MIG: 15:10:42 : Moving ddr3_ac701.veo ...
