{
  "design": {
    "design_info": {
      "boundary_crc": "0x2DB122F6C69BE5BD",
      "device": "xc7z020clg400-1",
      "name": "test",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "selectio_wiz_0": "",
      "xlconstant_0": ""
    },
    "ports": {
      "CLK_IN": {
        "direction": "I"
      },
      "CLK_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "test_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "97.841"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "800"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "1.000"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "selectio_wiz_0": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "test_selectio_wiz_0_0",
        "parameters": {
          "BUS_DIR": {
            "value": "OUTPUTS"
          },
          "BUS_IO_STD": {
            "value": "LVCMOS33"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVCMOS33"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "NONE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVCMOS33"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "4"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "test_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0b10"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "selectio_wiz_0/clk_in"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "selectio_wiz_0/data_out_from_device"
        ]
      },
      "Net": {
        "ports": [
          "RST",
          "selectio_wiz_0/io_reset",
          "clk_wiz_0/reset"
        ]
      },
      "CLK_IN_1": {
        "ports": [
          "CLK_IN",
          "clk_wiz_0/clk_in1"
        ]
      },
      "selectio_wiz_0_data_out_to_pins": {
        "ports": [
          "selectio_wiz_0/data_out_to_pins",
          "CLK_OUT"
        ]
      }
    }
  }
}