{"Source Block": ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@157:167@HdlIdDef", "\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5gt/system_top.v@156:166", "  inout             spi_sdio;\n\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@155:165", "  output            spi_clk;\n  inout             spi_sdio;\n\n  // internal registers\n\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@160:170", "  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n  // internal clocks and resets\n\n  wire              sys_125m_clk;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@159:169", "\n  reg               rx_sysref_m1 = 'd0;\n  reg               rx_sysref_m2 = 'd0;\n  reg               rx_sysref_m3 = 'd0;\n  reg               rx_sysref = 'd0;\n  reg     [  3:0]   phy_rst_cnt = 0;\n  reg               phy_rst_reg = 0;\n\n\n  // internal clocks and resets\n\n"]], "Diff Content": {"Delete": [[162, "  reg               rx_sysref_m3 = 'd0;\n"]], "Add": []}}