/* Definitions of QDSP6 target
   Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.

GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING.  If not, write to
the Free Software Foundation, 59 Temple Place - Suite 330,
Boston, MA 02111-1307, USA.  */


/*-----------------------------------------------------------------------
This target description is used for both GCC 3.4.6 and one of the latest
versions of GCC.  This macro and some includes in the machine description
are used to switch between the two implementations.
-----------------------------------------------------------------------*/

#ifndef GCC_QDSP6_H
#define GCC_QDSP6_H

#define GCC_3_4_6 0

#if GCC_3_4_6
/* Define these to enable using the newer conventions in both versions. */
#define gcc_assert(ASSERTION) ((void) (!(ASSERTION) ? abort(), 0 : 0))
#define gcc_unreachable abort
#define MEM_P(X) (GET_CODE (X) == MEM)
#define CALL_P(X) (GET_CODE (X) == CALL_INSN)
#endif /* GCC_3_4_6 */


/*--------------------------------------------------------
For documentation, please see the appropriate section of
the GCC Internals Manual, which can be found at
http://gcc.gnu.org/onlinedocs/gcc-<version.triplet>/gccint
--------------------------------------------------------*/

/*-------------------------------------
Controlling the Compilation Driver, gcc
-------------------------------------*/

/* Make the -mv* options aliases for the corresponding -march= option. */
#define TARGET_OPTION_TRANSLATE_TABLE \
  {"-mv1", "-march=qdsp6v1"}, \
  {"-mv2", "-march=qdsp6v2"}, \
  {"-mv3", "-march=qdsp6v3"}

/* As specified by the ABI, plain bitfields are unsigned.  This is a hack to
   compensate for the lack of a target hook for specifying this aspect of the
   ABI.  For some reason, RMS wants this bit of implementation defined behavior
   to be consistent for GCC across targets unlike everything else commonly
   specified by ABIs. */
#if GCC_3_4_6
#define CC1_SPEC "%{G*} -funsigned-bitfields"

#define CC1PLUS_SPEC "%{G*} -funsigned-bitfields"
#else /* !GCC_3_4_6 */
#define CC1_SPEC "%{G*} -funsigned-bitfields"

#define CC1PLUS_SPEC "%{G*} -funsigned-bitfields"
#endif /* !GCC_3_4_6 */


/*---------------------------
Run-time Target Specification
---------------------------*/

/* Define qdsp6 and __QDSP6_<architecture>__ */
#define TARGET_CPU_CPP_BUILTINS() \
  do { \
    switch(qdsp6_arch){ \
      case QDSP6_ARCH_V1: \
        builtin_define_std ("__QDSP6_V1__"); \
        builtin_define_std ("__QDSP6_ARCH__=1"); \
        break; \
      case QDSP6_ARCH_V2: \
        builtin_define_std ("__QDSP6_V2__"); \
        builtin_define_std ("__QDSP6_ARCH__=2"); \
        break; \
      case QDSP6_ARCH_V3: \
        builtin_define_std ("__QDSP6_V3__"); \
        builtin_define_std ("__QDSP6_ARCH__=3"); \
        break; \
      default: \
        abort(); \
    } \
    builtin_define_std ("qdsp6"); \
    builtin_assert ("machine=qdsp6"); \
  }while(0)

#if GCC_3_4_6 
extern int target_flags;

#define MASK_NO_FALIGN (1 << 0)
#define TARGET_NO_FALIGN ((target_flags & MASK_NO_FALIGN) != 0)

#define MASK_FALIGN_LOOPS (1 << 1)
#define TARGET_FALIGN_LOOPS ((target_flags & MASK_FALIGN_LOOPS) != 0)

#define MASK_FALIGN_LABELS (1 << 2)
#define TARGET_FALIGN_LABELS ((target_flags & MASK_FALIGN_LABELS) != 0)

#define MASK_G0_LIB (1 << 3)
#define TARGET_G0_LIB \
  ((target_flags & MASK_G0_LIB) != 0)

#define MASK_BUILDING_MULTILIB (1 << 4)
#define TARGET_BUILDING_MULTILIB \
  ((target_flags & MASK_BUILDING_MULTILIB) != 0)

#define MASK_LITERAL_POOL (1 << 5)
#define TARGET_LITERAL_POOL \
  ((target_flags & MASK_LITERAL_POOL) != 0)

#define MASK_LITERAL_POOL_ADDRESSES (1 << 6)
#define TARGET_LITERAL_POOL_ADDRESSES \
  ((target_flags & MASK_LITERAL_POOL_ADDRESSES) != 0)

#define MASK_HARDWARE_LOOPS (1 << 7)
#define TARGET_HARDWARE_LOOPS ((target_flags & MASK_HARDWARE_LOOPS) != 0)

#define MASK_DOT_NEW (1 << 8)
#define TARGET_DOT_NEW ((target_flags & MASK_DOT_NEW) != 0)

#define MASK_PULLUP (1 << 9)
#define TARGET_PULLUP ((target_flags & MASK_PULLUP) != 0)

#define MASK_LITERAL_INTRINSICS (1 << 10)
#define TARGET_LITERAL_INTRINSICS \
  ((target_flags & MASK_LITERAL_INTRINSICS) != 0)

#define MASK_INTERIM_ABI (1 << 11)
#define TARGET_INTERIM_ABI ((target_flags & MASK_INTERIM_ABI) != 0)

#define MASK_UNCACHED_DATA (1 << 12)
#define TARGET_UNCACHED_DATA ((target_flags & MASK_UNCACHED_DATA) != 0)

#define MASK_LONG_CALLS (1 << 13)
#define TARGET_LONG_CALLS ((target_flags & MASK_LONG_CALLS) != 0)

#define MASK_SECTION_SORTING (1 << 14)
#define TARGET_SECTION_SORTING ((target_flags & MASK_SECTION_SORTING) != 0)

#define MASK_SECTION_SORTING_CODE_SUPPORT (1 << 15)
#define TARGET_SECTION_SORTING_CODE_SUPPORT ((target_flags & MASK_SECTION_SORTING_CODE_SUPPORT) != 0)

#define TARGET_DEFAULT \
  (MASK_LITERAL_POOL | MASK_LITERAL_POOL_ADDRESSES | MASK_HARDWARE_LOOPS \
   | MASK_DOT_NEW | MASK_PULLUP | MASK_SECTION_SORTING | MASK_SECTION_SORTING_CODE_SUPPORT )

#define TARGET_SWITCHES                                                     \
  {                                                                         \
    {"v1", 0,                                                               \
     N_("alias for -march=qdsp6v1")},                                       \
    {"v2", 0,                                                               \
     N_("alias for -march=qdsp6v2")},                                       \
    {"v3", 0,                                                               \
     N_("alias for -march=qdsp6v3")},                                       \
    {"long-calls",                       MASK_LONG_CALLS,                   \
     N_("Make all calls indirect except those where the target is known "   \
        "to be close")},                                                    \
    {"no-long-calls",                   -MASK_LONG_CALLS,                   \
     N_("Assume all call targets are close enough to use a PC-relative "    \
        "call instruction (default)")},                                     \
    {"no-falign",                        MASK_NO_FALIGN,                    \
     N_("Do not use the falign directive (default with -O0 or -Os)")},      \
    {"falign-loops",                     MASK_FALIGN_LOOPS,                 \
     N_("Use the falign directive before loops (default with -O and not "   \
        "-Os)")},                                                           \
    {"falign-labels",                    MASK_FALIGN_LABELS,                \
     N_("Use the falign directive before all labels")},                     \
    {"G0lib",                            MASK_G0_LIB,                       \
     N_("Link with standard libraries compiled with -G 0")},                \
    {"building-multilib",                MASK_BUILDING_MULTILIB,            \
     ""},                                                                   \
    {"literal-pool",                     MASK_LITERAL_POOL,                 \
     N_("Enable placing literal values into .sdata (default)")},            \
    {"no-literal-pool",                 -MASK_LITERAL_POOL,                 \
     N_("Disable placing literal values into .sdata")},                     \
    {"literal-pool-addresses",           MASK_LITERAL_POOL_ADDRESSES,       \
     N_("Enable placing literal address values into .sdata (default)")},    \
    {"no-literal-pool-addresses",       -MASK_LITERAL_POOL_ADDRESSES,       \
     N_("Disable placing literal address values into .sdata")},             \
    {"hardware-loops",                   MASK_HARDWARE_LOOPS,               \
     N_("Enable hardware loops (default)")},                                \
    {"no-hardware-loops",               -MASK_HARDWARE_LOOPS,               \
     N_("Disable hardware loops")},                                         \
    {"dot-new",                          MASK_DOT_NEW,                      \
     N_("Enable .new instructions (default)")},                             \
    {"no-dot-new",                       -MASK_DOT_NEW,                     \
     N_("Disable .new instructions")},                                      \
    {"pullup",                           MASK_PULLUP,                       \
     N_("Pull up instructions across basic block boundaries (default)")},   \
    {"no-pullup",                       -MASK_PULLUP,                       \
     N_("Do not pull up instructions across basic block boundaries")},      \
    {"literal-intrinsics",               MASK_LITERAL_INTRINSICS,           \
     N_("Force intrinsics to mean the corresponding instruction, not just " \
        "the corresponding operation")},                                    \
    {"no-literal-intrinsics",           -MASK_LITERAL_INTRINSICS,           \
     N_("Internally expand some intrinsics into the corresponding "         \
        "operation to allow optimization (default)")},                      \
    {"interim-abi",                      MASK_INTERIM_ABI,                  \
     N_("Deprecated")},                                                     \
    {"v1-v2-uncached-data",              MASK_UNCACHED_DATA,                \
     ""},                                                                   \
    {"no-sort-sda",               -MASK_SECTION_SORTING,              	    \
     N_("Disable small data sections sorting")},			    \
    {"no-sort-sda-code-support",  -MASK_SECTION_SORTING_CODE_SUPPORT,       \
     N_("Disable small data sections sorting code support")},        	    \
    {"", TARGET_DEFAULT, NULL}                                              \
  }

#define TARGET_OPTIONS                                                        \
  {                                                                           \
    {"arch=", &qdsp6_arch_string,                                             \
     N_("Generate code for the specified architecture (default qdsp6v2)"),    \
     NULL},                                                                   \
    {"cpu=", &qdsp6_arch_string,                                              \
     N_("currently an alias for march (except that it does not affect which " \
        "libraries are included)"),                                           \
     NULL},                                                                   \
    {"abi=", &qdsp6_abi_string,                                               \
     N_("Adhere to the specified ABI (default abi1)"),                        \
     NULL},                                                                   \
    {"oslib=", &qdsp6_oslib_string,                                           \
     N_("Add the specified OS library to the link command in such a way "     \
        "that it can resolve symbols referenced by the C library."),          \
     NULL},                                                                   \
  }
#endif /* GCC_3_4_6 */

/* Append (qdsp6) to the version string. */
#define TARGET_VERSION fprintf(stderr, " (qdsp6)");

#define OVERRIDE_OPTIONS \
  qdsp6_override_options()

#define OPTIMIZATION_OPTIONS(LEVEL, SIZE) \
  qdsp6_optimization_options(LEVEL, SIZE)

#define CAN_DEBUG_WITHOUT_FP 1


/*---------------------------------------------------
Defining data structures for per-function information
---------------------------------------------------*/

#define INIT_EXPANDERS \
  qdsp6_init_expanders()


/*------------
Storage Layout
------------*/

/* QDSP6 is little endian. */
#define BITS_BIG_ENDIAN 0

#define BYTES_BIG_ENDIAN 0

#define WORDS_BIG_ENDIAN 0

/* Bytes (units) are 8 bits on QDSP6. */

/* QDSP6 general purpose registers each hold 4 bytes (32 bits). */
#define UNITS_PER_WORD 4

/* QDSP6 can operate on doubleword vectors, i.e. 8 units. */
// _LSY_ #define UNITS_PER_SIMD_WORD 8
#define UNITS_PER_SIMD_WORD(MODE)   \
  (((MODE) == DFmode || (MODE) == SFmode) ? 8 : 8)

/* Pointers on QDSP6 are 32 bits (word sized). */

/* Most QDSP6 instructions operate on words. */
#define PROMOTE_MODE(MODE, UNSIGNEDP, TYPE) \
  if(GET_MODE_CLASS (MODE) == MODE_INT \
     && GET_MODE_SIZE (MODE) < GET_MODE_SIZE (SImode)){ \
      (MODE) = SImode; \
  }

/* As specified by the ABI, all arguments passed on the stack are at least word
   aligned. */
#define PARM_BOUNDARY 32

/* The manual describes this macro poorly, but says that for most machines it
   should be the same as PARM_BOUNDARY.  OK.  I hope that is right for QDSP6. */
#define STACK_BOUNDARY PARM_BOUNDARY

/* As specified by the ABI, SP should be 8-byte aligned upon function entry. */
#define PREFERRED_STACK_BOUNDARY 64

/* Code must be 32-bit aligned. */
#define FUNCTION_BOUNDARY 32

/* No native data types have more than 8-byte alignment by default. */
#define BIGGEST_ALIGNMENT 64

/* QDSP6 has byte-sized stores. */

#define DATA_ALIGNMENT(TYPE, ALIGN) \
  qdsp6_data_alignment(TYPE, ALIGN)

/* Doubleword align constant strings. */
#define CONSTANT_ALIGNMENT(CONSTANT, ALIGN) \
  (TREE_CODE (CONSTANT) == STRING_CST \
   && (ALIGN) < BIGGEST_ALIGNMENT ? BIGGEST_ALIGNMENT : (ALIGN))

#define LOCAL_ALIGNMENT(TYPE, ALIGN) \
  qdsp6_local_alignment(TYPE, ALIGN)

/* Mis-aligned accesses are exceptions. */
#define STRICT_ALIGNMENT 1

/* As specified by the ABI, the type used to declare a bitfield affects the
  alignment of the containing struct as if a member of that type were present.
  Also, bitfields do not cross the alignment boundaries of their type. */
#define PCC_BITFIELD_TYPE_MATTERS 1

#if GCC_3_4_6
/* ??? Define this? */
/*#define VECTOR_MODE_SUPPORTED_P(MODE)*/
#endif /* GCC_3_4_6 */

/* QDSP6 emulates IEEE floating point. */

/* The prevailing floating point rounding mode is round towards nearest. */


/*----------------------------------
Layout of Source Language Data Types
----------------------------------*/

/* On QDSP6,
   ints         are word sized,
   shorts       are half-word sized,
   longs        are word sized,
   long longs   are doubleword sized,
   chars        are 8 bits,
   bools        are 8 bits,
   floats       are word sized,
   doubles      are doubleword sized, and
   long doubles are doubleword sized. */

/* As specified by the ABI, the "char" type behaves like the "unsigned char"
   type. */
#define DEFAULT_SIGNED_CHAR 0

#if GCC_3_4_6
/* As specified by the ABI, enumerated types behave like the smallest integer
   type that can hold all of the enumerated constants associated with the
   enumerated type. */
#define DEFAULT_SHORT_ENUMS 1
#endif /* GCC_3_4_6 */

/* Function pointers on QDSP6 should always be even. */


/*--------------------------------
Basic Characteristics of Registers
--------------------------------*/

/* 32 GPRs, 4 .old and 4 .new predicate regs, 8 CRs (sa0/lc0, sa1/lc1, m0/m1,
   usr, ugp), and fake frame pointer and argument pointer registers */
#define FIRST_PSEUDO_REGISTER (32 + 4 * 2 + 8 + 2)

#define FIXED_REGISTERS \
  { \
    0, 0, 0, 0, 0, 0, 0, 0, /*  0 -  7 */ \
    0, 0, 0, 0, 0, 0, 0, 0, /*  8 - 15 */ \
    0, 0, 0, 0, 0, 0, 0, 0, /* 16 - 23 */ \
    0, 0, 0, 0, 0, 1, 1, 0, /* 24 - 31 */ \
    0, 0, 0, 0,             /* p0 - p3 */ \
    1, 1, 1, 1,             /* p0 - p3 .new */ \
    1, 1, 1, 1, 1, 1, 1, 1, /* sa0, lc0, sa1, lc1, m0, m1, usr, ugp */ \
    1, 1,                   /* fake _fp and _ap */ \
  }

#define CALL_USED_REGISTERS \
  { \
    1, 1, 1, 1, 1, 1, 1, 1, /*  0 -  7 */ \
    1, 1, 1, 1, 1, 1, 1, 1, /*  8 - 15 */ \
    1, 1, 1, 1, 1, 1, 1, 1, /* 16 - 23 */ \
    0, 0, 0, 0, 1, 1, 1, 0, /* 24 - 31 */ \
    1, 1, 1, 1,             /* p0 - p3 */ \
    1, 1, 1, 1,             /* p0 - p3 .new */ \
    1, 1, 1, 1, 1, 1, 1, 1, /* sa0, lc0, sa1, lc1, m0, m1, usr, ugp */ \
    1, 1,                   /* fake _fp and _ap */ \
  }

#define CONDITIONAL_REGISTER_USAGE \
  qdsp6_conditional_register_usage();


/*------------------------------
Order of Allocation of Registers
------------------------------*/

/* Allocate the callee-save registers in reverse numerical order. */
#define REG_ALLOC_ORDER \
  { \
     0,  1,  2,  3,  4,  5,  6,  7, /*  0 -  7 */ \
     8,  9, 10, 11, 12, 13, 14, 15, /*  8 - 15 */ \
    27, 26, 25, 24, 23, 22, 21, 20, /* 27 - 20 */ \
    19, 18, 17, 16, 28, 29, 30, 31, /* 19 - 16, 28 - 31 */ \
    32, 33, 34, 35,                 /* p0 - p3 */ \
    36, 37, 38, 39,                 /* p0 - p3 .new */ \
    40, 41, 42, 43, 44, 45, 46, 47, /* sa0, lc0, sa1, lc1, m0, m1, usr, ugp */ \
    48, 49,                         /* fake _fp and _ap */ \
  }


/*-------------------------
How Values Fit in Registers
-------------------------*/

/* Values are stored in the smallest number of word sized registers needed to
   fit the mode. */
#define HARD_REGNO_NREGS(REGNO, MODE) \
  (P_REGNO_P (REGNO) ? 1 \
   : ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD))

/* For QDSP6, register pairs must start on an even numbered register. */
#define HARD_REGNO_MODE_OK(REGNO, MODE) \
  (P_REGNO_P (REGNO) \
   ? ((MODE) == BImode || (MODE) == QImode) \
   : G_REGNO_P(REGNO) \
     ? (GET_MODE_SIZE(MODE) > UNITS_PER_WORD ? (REGNO) % 2 == 0 : 1) \
     : (REGNO) == FRAME_POINTER_REGNUM || (REGNO) == ARG_POINTER_REGNUM \
       ? GET_MODE_CLASS (MODE) == MODE_INT \
       : 0 /* HARD_REGNO_MODE_OK(control-reg) == 0 */)

/* ??? not sure about this one: */
#define MODES_TIEABLE_P(MODE1, MODE2) \
  (GET_MODE_CLASS (MODE1) == GET_MODE_CLASS (MODE2) \
   && (((MODE1) == BImode) == ((MODE2) == BImode)))

/* ??? Does this affect us? */
#define AVOID_CCMODE_COPIES 1


/*---------------------
Handling Leaf Functions
---------------------*/

/* QDSP6 does not have register windows. */


/*-------------------------
Registers That Form a Stack
-------------------------*/

/* QDSP6 does not have any stack-like registers. */


/*--------------
Register Classes
--------------*/

enum reg_class {
  NO_REGS,
  GENERAL_REGS,           /* registers r0 through r31 */
  PREDICATE_DOT_OLD_REGS, /* predicates p0 through p3 */
  PREDICATE_DOT_NEW_REGS, /* predicates p0 through p3 .new */
  PREDICATE_REGS,         /* predicates p0 through p3 and their .new forms */
  CONTROL_REGS,           /* sa0, lc0, sa1, lc1, m0, m1, usr, ugp */
  FAKE_REGS,              /* _fp, _ap */
  ALL_REGS,
  LIM_REG_CLASSES
};

#define N_REG_CLASSES ((int) LIM_REG_CLASSES)

#define REG_CLASS_NAMES       \
  {                           \
    "NO_REGS",                \
    "GENERAL_REGS",           \
    "PREDICATE_DOT_OLD_REGS", \
    "PREDICATE_DOT_NEW_REGS", \
    "PREDICATE_REGS",         \
    "CONTROL_REGS",           \
    "FAKE_REGS",              \
    "ALL_REGS"                \
  }

#define REG_CLASS_CONTENTS       \
  {                              \
    /* NO_REGS */                \
    {0x00000000, 0x00000},       \
    /* GENERAL_REGS */           \
    {0xffffffff, 0x00000},       \
    /* PREDICATE_DOT_OLD_REGS */ \
    {0x00000000, 0x0000f},       \
    /* PREDICATE_DOT_NEW_REGS */ \
    {0x00000000, 0x000f0},       \
    /* PREDICATE_REGS */         \
    {0x00000000, 0x000ff},       \
    /* CONTROL_REGS */           \
    {0x00000000, 0x0ff00},       \
    /* FAKE_REGS */              \
    {0x00000000, 0x30000},       \
    /* ALL_REGS */               \
    {0xffffffff, 0x3ffff},       \
  }

#define REGNO_REG_CLASS(REGNO) \
  ( (REGNO) <  32 ? GENERAL_REGS \
  : (REGNO) < (32 + 4) ? PREDICATE_DOT_OLD_REGS \
  : (REGNO) < (32 + 4 + 4) ? PREDICATE_DOT_NEW_REGS \
  : (REGNO) < (32 + 4 + 4 + 8) ? CONTROL_REGS \
  : (REGNO) < (32 + 4 + 4 + 8 + 2) ? FAKE_REGS \
  : ALL_REGS)

/* In base+offset addressing, the base must be a general purpose register. */
#define BASE_REG_CLASS GENERAL_REGS

/* QDSP6 does not have base+index addressing. */
#define INDEX_REG_CLASS NO_REGS

/* The following macro defines cover classes for Integrated Register
   Allocator.  Cover classes is a set of non-intersected register
   classes covering all hard registers used for register allocation
   purpose.  Any move between two registers of a cover class should be
   cheaper than load or store of the registers.  The macro value is
   array of register classes with LIM_REG_CLASSES used as the end
   marker.  */
/* _LSY_ GENERAL_REGS, PREDICATE_DOT_OLD_REGS, PREDICATE_DOT_NEW_REGS, */  
#define IRA_COVER_CLASSES                                                    \
{                                                                            \
  ALL_REGS,\
  LIM_REG_CLASSES                                                            \
}


/* used by CONSTRAINT_LEN
   See REG_CLASS_FROM_CONSTRAINT for meanings. */
#define CONSTRAINT_LEN_FOR_R(CHAR, STR) \
  ( (STR)[1] == 'g' ? 2 \
  : (STR)[1] == 'p' ? 2 \
  : (STR)[1] == 'n' ? ( (STR)[2] == 'p' ? 3 \
                      : DEFAULT_CONSTRAINT_LEN(CHAR, STR)) \
  : (STR)[1] == 'c' ? 2 \
  : DEFAULT_CONSTRAINT_LEN(CHAR, STR))

/* used by CONSTRAINT_LEN
   See qdsp6_const_ok_for_constraint_p for meanings. */
#define CONSTRAINT_LEN_FOR_I(CHAR, STR) \
  ((   (STR)[1] == 's' \
    || (STR)[1] == 'u' \
    || (STR)[1] == 'n' \
    || (STR)[1] == 'm') \
   && ISDIGIT ((STR)[2]) ? ISDIGIT ((STR)[3]) ? 4 : 3 \
  : DEFAULT_CONSTRAINT_LEN(CHAR, STR))

/* Gotta love preprocessing. */
#define QDSP6_KOOKY_KONSTANTS(STR) \
  QDSP6_KOOKY_KONSTANT(STR, 16) \
  QDSP6_KOOKY_KONSTANT(STR, 32) \
  QDSP6_KOOKY_KONSTANT(STR, s8s8) \
  QDSP6_KOOKY_KONSTANT(STR, onehot32) \
  QDSP6_KOOKY_KONSTANT(STR, onenot32)

/* assumes the first letter in STR is 'K' */
#define QDSP6_KOOKY_KONSTANT_P(STR, KONSTRAINT) \
  (!strncmp(&(STR)[1], #KONSTRAINT, strlen(#KONSTRAINT)))

#define QDSP6_KOOKY_KONSTANT(STR, KONSTRAINT) \
  QDSP6_KOOKY_KONSTANT_P(STR, KONSTRAINT) ? (signed) strlen(#KONSTRAINT) + 1 :

/* used by CONSTRAINT_LEN
   See qdsp6_const_ok_for_constraint_p for meanings. */
#define CONSTRAINT_LEN_FOR_K(CHAR, STR) \
  (QDSP6_KOOKY_KONSTANTS(STR) DEFAULT_CONSTRAINT_LEN(CHAR, STR))

/* Don't use 'E'-'P' 'V' 'X' 'g' 'i' 'm' 'n' 'o' 'p' 'r' 's' as an initial
   character. */
#define CONSTRAINT_LEN(CHAR, STR) \
  ( (CHAR) == 'R' ? CONSTRAINT_LEN_FOR_R(CHAR, STR) \
  : (CHAR) == 'I' ? CONSTRAINT_LEN_FOR_I(CHAR, STR) \
  : (CHAR) == 'K' ? CONSTRAINT_LEN_FOR_K(CHAR, STR) \
  : DEFAULT_CONSTRAINT_LEN(CHAR, STR))

/* Rg  means general purpose register (r0-r31)
   Rp  means predicate register (p0-p3)
   Rnp means .new form of a predicate register (p0.new-p3.new)
   Rc  means control register (sa0, lc0, sa1, lc1, m0, m1) */
#define REG_CLASS_FROM_CONSTRAINT(CHAR, STR) \
  ( (CHAR) != 'R' ? NO_REGS \
  : (STR)[1] == 'g' ? GENERAL_REGS \
  : (STR)[1] == 'p' ? PREDICATE_DOT_OLD_REGS \
  : (STR)[1] == 'n' ? ( (STR)[2] == 'p' ? PREDICATE_DOT_NEW_REGS \
                      : NO_REGS) \
  : (STR)[1] == 'c' ? CONTROL_REGS \
  : NO_REGS)

/* In base+offset addressing, the base must be a general purpose register. */
#define REGNO_OK_FOR_BASE_P(NUM) ((NUM) < 32)

/* QDSP6 does not have base+index addressing. */
#define REGNO_OK_FOR_INDEX_P(NUM) 0

#define PREFERRED_RELOAD_CLASS(X, CLASS) CLASS

#if GCC_3_4_6
#define SECONDARY_RELOAD_CLASS(CLASS, MODE, X) \
  qdsp6_secondary_reload_class(X, CLASS)
#endif /* GCC_3_4_6 */

/* ??? maybe try this with predicates? */
/*#define SMALL_REGISTER_CLASSES*/
/*#define CLASS_LIKELY_SPILLED_P(CLASS)*/

#define CLASS_MAX_NREGS(CLASS, MODE) HARD_REGNO_NREGS (0, MODE)

#define CONST_OK_FOR_CONSTRAINT_P(VALUE, C, STR) \
  qdsp6_const_ok_for_constraint_p(VALUE, C, STR)

/* used by CONST_DOUBLE_OK_FOR_LETTER_P */
/* true for 0 */
#define CONST_DOUBLE_OK_FOR_G(VALUE) \
  ((GET_MODE (VALUE) == VOIDmode \
    && CONST_DOUBLE_LOW (VALUE) == 0 \
    && CONST_DOUBLE_HIGH (VALUE) == 0) \
   || ((GET_MODE (VALUE) == SFmode \
        || GET_MODE (VALUE) == DFmode) \
       && (VALUE) == CONST0_RTX (GET_MODE (VALUE))))

/* Only use 'G' and 'H'. */
#define CONST_DOUBLE_OK_FOR_LETTER_P(VALUE, C) \
  ( (C) == 'G' ? CONST_DOUBLE_OK_FOR_G (VALUE) \
  : 0)

/* used by EXTRA_CONSTRAINT */
#define EXTRA_CONSTRAINT_FOR_Q(VALUE) \
  (GET_CODE (VALUE) == SYMBOL_REF)

/* used by EXTRA_CONSTRAINT */
#define EXTRA_CONSTRAINT_FOR_U(VALUE) \
  (GET_CODE (VALUE) == MEM \
   && qdsp6_legitimate_address_p(GET_MODE (VALUE), XEXP (VALUE, 0), \
                                 REG_OK_STRICT_P, true))

/* Don't use 'E'-'P' 'V' 'X' 'g' 'i' 'm' 'n' 'o' 'p' 'r' 's'.

   Q is for a symbol or label.
   U is for conditional memory references, which have smaller offset ranges. */
#define EXTRA_CONSTRAINT(VALUE, C) \
  ( (C) == 'Q' ? EXTRA_CONSTRAINT_FOR_Q(VALUE) \
  : (C) == 'U' ? EXTRA_CONSTRAINT_FOR_U(VALUE) \
  : 0)

#define EXTRA_MEMORY_CONSTRAINT(C, STR) ((C) == 'U')


/*----------------
Basic Stack Layout
----------------*/

/* See the comment in qdsp6.c containing "QDSP6 stack frames look like:" for a
   diagram of stack frames on QDSP6. */
#define STACK_GROWS_DOWNWARD 1

#define STARTING_FRAME_OFFSET 0

#define FIRST_PARM_OFFSET(FUNDECL) 0

#define RETURN_ADDR_RTX(COUNT, FRAMEADDR) \
  qdsp6_return_addr_rtx(COUNT, FRAMEADDR)

#define INCOMING_RETURN_ADDR_RTX gen_rtx_REG (Pmode, LINK_REGNUM)

#define INCOMING_FRAME_SP_OFFSET 0


/*------------------------
Exception Handling Support
------------------------*/

#define EH_RETURN_DATA_REGNO(N) ((N) < 4 ? (N + 20) : INVALID_REGNUM)

#define EH_RETURN_STACKADJ_RTX gen_rtx_REG (Pmode, 28)

#define EH_RETURN_HANDLER_RTX \
  gen_rtx_MEM (Pmode, plus_constant(hard_frame_pointer_rtx, UNITS_PER_WORD))

/* ??? do we want this? */
/*#define ASM_PREFERRED_EH_DATA_FORMAT(CODE, GLOBAL)*/
/*#define ASM_MAYBE_OUTPUT_ENCODED_ADDR_RTX(FILE, ENCODING, SIZE, ADDR, DONE)*/


/*------------------------------------
Registers That Address the Stack Frame
------------------------------------*/

#define STACK_POINTER_REGNUM 29

/* Fake frame pointer register that will always be eliminated */
#define FRAME_POINTER_REGNUM 48

#define HARD_FRAME_POINTER_REGNUM 30

/* Fake argument pointer register that will always be eliminated */
#define ARG_POINTER_REGNUM 49

/* needs to be caller-save and not arg? */
#define STATIC_CHAIN_REGNUM 28

/*#define DWARF_FRAME_REGISTERS*/ /* ??? 6? */

#define DWARF_FRAME_RETURN_COLUMN DWARF_FRAME_REGNUM (LINK_REGNUM)


/*---------------------------------------
Eliminating Frame Pointer and Arg Pointer
---------------------------------------*/

#define FRAME_POINTER_REQUIRED 0

/* Eliminate the fake frame pointer and argument pointer and use the stack
   pointer instead of the frame pointer whenever possible. */
#define ELIMINABLE_REGS                                \
  {                                                    \
    {ARG_POINTER_REGNUM,   STACK_POINTER_REGNUM},      \
    {FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM},      \
    {HARD_FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
    {ARG_POINTER_REGNUM,   HARD_FRAME_POINTER_REGNUM}, \
    {FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}  \
  }

#define CAN_ELIMINATE(FROM, TO) 1

#define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
  (OFFSET) = qdsp6_initial_elimination_offset(FROM, TO)


/*-------------------------------------
Passing Function Arguments on the Stack
-------------------------------------*/

/* We allocate stack for all stack-passed arguments in one go instead of pushing
   them. */
#define PUSH_ARGS 0

/* All of the space needed to pass arguments is allocated in the prologue. */
#define ACCUMULATE_OUTGOING_ARGS 1

/* Calls leave the caller's frame alone. */
#define RETURN_POPS_ARGS(FUNDECL, FUNTYPE, STACK_SIZE) 0

#define CALL_POPS_ARGS(CUM) 0


/*----------------------------
Passing Arguments in Registers
----------------------------*/

#define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \
  qdsp6_function_arg(CUM, MODE, TYPE, NAMED)

#if GCC_3_4_6
#define MUST_PASS_IN_STACK(MODE, TYPE) \
  qdsp6_must_pass_in_stack(MODE, TYPE)
#endif /* GCC_3_4_6 */

#if GCC_3_4_6
#define FUNCTION_ARG_PARTIAL_NREGS(CUM, MODE, TYPE, NAMED) 0

#define FUNCTION_ARG_PASS_BY_REFERENCE(CUM, MODE, TYPE, NAMED) 0
#endif /* GCC_3_4_6 */

/* On the QDSP6 this value is an accumulating count of the number of argument
   registers that have been filled with argument values or skipped. */
#define CUMULATIVE_ARGS int

#define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT, N_NAMED_ARGS) \
  (CUM) = 0

#define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
  (CUM) = qdsp6_function_arg_advance(CUM, MODE, TYPE, NAMED)

/* Align stack arguments to the minimum of PARM_BOUNDARY and the alignment of
   the type. */
#define FUNCTION_ARG_BOUNDARY(MODE, TYPE) \
  ((TYPE) \
   ? ((TYPE_ALIGN (TYPE) <= PARM_BOUNDARY) \
      ? PARM_BOUNDARY \
      : TYPE_ALIGN (TYPE)) \
   : ((GET_MODE_ALIGNMENT (MODE) <= PARM_BOUNDARY) \
      ? PARM_BOUNDARY \
      : GET_MODE_ALIGNMENT (MODE)))

#define FUNCTION_ARG_REGNO_P(REGNO) \
  (IN_RANGE ((REGNO), FIRST_ARG_REGNUM, \
                      FIRST_ARG_REGNUM + QDSP6_NUM_ARG_REGS - 1))


/*-------------------------------------
How Scalar Function Values Are Returned
-------------------------------------*/

#if GCC_3_4_6
#define FUNCTION_VALUE(VALTYPE, FUNC) \
  qdsp6_function_value(VALTYPE, FUNC, false)
#endif /* GCC_3_4_6 */

#define LIBCALL_VALUE(MODE) gen_rtx_REG (MODE, RETURN_VALUE_REGNUM)

#define FUNCTION_VALUE_REGNO_P(REGNO) ((REGNO) == RETURN_VALUE_REGNUM)


/*---------------------------
How Large Values Are Returned
---------------------------*/

/* Structs that fit in a register or register pair should be returned in one. */
#define DEFAULT_PCC_STRUCT_RETURN 0


/*----------------------------
How big is the largest possible alignment 
due to a declaration could be
----------------------------*/ 
#define DEFAULT_LARGEST_ALIGNMENT 1024

/*---------------------
Function Entry and Exit
---------------------*/

/* ??? maybe? */
/*#define EXIT_IGNORE_STACK*/

/* ??? maybe? */
/*#define EH_USES(REGNO)*/


/*---------------------------
Generating Code for Profiling
---------------------------*/

#define FUNCTION_PROFILER(FILE, LABELNO) fprintf(FILE, "\tcall mcount\n");

/* ??? dunno */
#define NO_PROFILE_COUNTERS 1


/*------------------------------
Trampolines for Nested Functions
------------------------------*/

/* QDSP6 does not support nested function callbacks. */
#define TRAMPOLINE_SIZE 0

#define INITIALIZE_TRAMPOLINE(ADDR, FNADDR, STATIC_CHAIN)


/*--------------
Addressing Modes
--------------*/

#define HAVE_PRE_INCREMENT 0

#define HAVE_PRE_DECREMENT 0

#define HAVE_POST_INCREMENT 1

#define HAVE_POST_DECREMENT 1

#define HAVE_PRE_MODIFY_DISP 0

#define HAVE_POST_MODIFY_DISP 1

#define HAVE_PRE_MODIFY_REG 0

#define HAVE_POST_MODIFY_REG 0

/* ??? What happens if I change this to CONSTANT_P (X)? */
/*#define CONSTANT_ADDRESS_P(X) (GET_CODE (X) == LABEL_REF)*/
#define CONSTANT_ADDRESS_P(X) CONSTANT_P (X)

/* QDSP6 does not have base + index addressing. */
#define MAX_REGS_PER_ADDRESS 1

#ifdef REG_OK_STRICT
#define REG_OK_STRICT_P true
#else
#define REG_OK_STRICT_P false
#endif

#define GO_IF_LEGITIMATE_ADDRESS(MODE, X, LABEL) \
  if(qdsp6_legitimate_address_p(MODE, X, REG_OK_STRICT_P, false)){ \
    goto LABEL; \
  }

#if GCC_3_4_6
#define REG_OK_FOR_BASE_P(X) \
  qdsp6_reg_ok_for_base_p(X, REG_OK_STRICT_P)
#endif /* GCC_3_4_6 */

#if GCC_3_4_6
#define REG_OK_FOR_INDEX_P(X) 0
#endif /* GCC_3_4_6 */

#if GCC_3_4_6
#define LEGITIMIZE_ADDRESS(X, OLDX, MODE, WIN)
#endif /* GCC_3_4_6 */

#define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR, LABEL) \
  if(GET_CODE (ADDR) == POST_INC || GET_CODE (ADDR) == POST_DEC){ \
    goto LABEL; \
  }

#define LEGITIMATE_CONSTANT_P(X) 1


/*----------------
Anchored Addresses
----------------*/

/* ??? maybe? */


/*-------------------------------------
Describing Relative Costs of Operations
-------------------------------------*/

#define PREDICATE_CLASS(CLASS) \
  (   (CLASS) == PREDICATE_REGS \
   || (CLASS) == PREDICATE_DOT_OLD_REGS \
   || (CLASS) == PREDICATE_DOT_NEW_REGS)

/* Non general purpose transfers have slot restrictions. */
#define REGISTER_MOVE_COST(MODE, FROM, TO)             \
  ( FROM == GENERAL_REGS  ? ( TO == GENERAL_REGS  ? 2  \
                            : PREDICATE_CLASS(TO) ? 3  \
                            :     /*CONTROL_REGS*/  3) \
  : PREDICATE_CLASS(FROM) ? ( TO == GENERAL_REGS  ? 3  \
                            : PREDICATE_CLASS(TO) ? 6  \
                            :     /*CONTROL_REGS*/  6) \
  :       /*CONTROL_REGS*/  ( TO == GENERAL_REGS  ? 3  \
                            : PREDICATE_CLASS(TO) ? 6  \
                            :     /*CONTROL_REGS*/  6))

/* Loads and stores are cheap on QDSP6.  Yay, IMT. */
#define MEMORY_MOVE_COST(MODE, CLASS, IN) 4

/* _LSY_ ARM Moves to and from memory are quite expensive */
//#define MEMORY_MOVE_COST(M, CLASS, IN)                  \
//  (TARGET_32BIT ? 10 :                                  \
//   ((GET_MODE_SIZE (M) < 4 ? 8 : 2 * GET_MODE_SIZE (M)) \
//    * (CLASS == LO_REGS ? 1 : 2)))

/* Try to generate sequences that don't involve branches, we can then use
   conditional instructions */
//#define BRANCH_COST(speed_p, predictable_p) \
//  (TARGET_32BIT ? 4 : (optimize > 0 ? 2 : 0))

/* Branches are very cheap on QDSP6, but they restrict scheduling. */
#define BRANCH_COST(speed_p, predictable_p) (speed_p ? (predictable_p ? 1 : 3) : (predictable_p ? 1 : 3))

/* Load and store cycles are independent of access size. */
#define SLOW_BYTE_ACCESS 1

/* Direct calls can be executed on more slots than indirect calls. */
#define NO_FUNCTION_CSE 1

#if GCC_3_4_6
#define NO_RECURSIVE_FUNCTION_CSE 1
#endif /* GCC_3_4_6 */


/*--------------------------------------------------
Dividing the Output into Sections (Texts, Data, ...)
--------------------------------------------------*/

#define TEXT_SECTION_ASM_OP "\t.text"

#define DATA_SECTION_ASM_OP "\t.data"

#if !GCC_3_4_6
#define SDATA_SECTION_ASM_OP "\t.section .sdata"
#endif /* !GCC_3_4_6 */

#define BSS_SECTION_ASM_OP "\t.section .bss"

#if !GCC_3_4_6
#define SBSS_SECTION_ASM_OP "\t.section .sbss"
#endif /* !GCC_3_4_6 */

//#define EXTRA_SECTIONS in_sorted_data_1, in_sorted_data_2, in_sorted_data_4, in_sorted_data_8 

/*----------------------------------------
The Overall Framework of an Assembler File
----------------------------------------*/

#define ASM_COMMENT_START "//"

#define ASM_APP_ON "//APP\n"

#define ASM_APP_OFF "//NO_APP\n"


/*-------------------------------
Output of Uninitialized Variables
-------------------------------*/

#define ASM_OUTPUT_ALIGNED_DECL_COMMON(STREAM, DECL, NAME, SIZE, ALIGNMENT) \
  qdsp6_asm_output_aligned_decl_common(STREAM, DECL, NAME, SIZE, ALIGNMENT)

#define ASM_OUTPUT_ALIGNED_DECL_LOCAL(STREAM, DECL, NAME, SIZE, ALIGNMENT) \
  qdsp6_asm_output_aligned_decl_local(STREAM, DECL, NAME, SIZE, ALIGNMENT)


/*-----------------------------
Output and Generation of Labels
-----------------------------*/

/* used by the default version of TARGET_ASM_GLOBALIZE_LABEL */
#define GLOBAL_ASM_OP "\t.globl "


/*------------------------------
Output of Assembler Instructions
------------------------------*/

#define REGISTER_NAMES                                      \
  { /* general purpose registers */                         \
     "r0",  "r1",  "r2",  "r3",  "r4",  "r5",  "r6",  "r7", \
     "r8",  "r9", "r10", "r11", "r12", "r13", "r14", "r15", \
    "r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23", \
    "r24", "r25", "r26", "r27", "r28", "r29", "r30", "r31", \
    /* predicate registers */                               \
    "p0",     "p1",     "p2",     "p3",                     \
    "p0.new", "p1.new", "p2.new", "p3.new",                 \
    /* control registers */                                 \
    "sa0", "lc0", "sa1", "lc1", "m0", "m1", "usr", "ugp",   \
    /* fake frame pointer and argument pointer */           \
    "_fp", "_ap"                                            \
  }

#define ADDITIONAL_REGISTER_NAMES \
  { \
    {"sp", 29}, \
    {"fp", 30}, \
    {"lr", 31}, \
  }

#define ASM_OUTPUT_OPCODE(STREAM, PTR) \
   (PTR) = qdsp6_asm_output_opcode(STREAM, PTR)

#define FINAL_PRESCAN_INSN(INSN, OPVEC, NOPERANDS) \
  qdsp6_final_prescan_insn(INSN, OPVEC, NOPERANDS)

#define PRINT_OPERAND(STREAM, X, CODE) \
  qdsp6_print_operand(STREAM, X, CODE)

#define PRINT_OPERAND_ADDRESS(STREAM, X) \
  qdsp6_print_operand_address(STREAM, X)


/*-----------------------
Output of Dispatch Tables
-----------------------*/

#define ASM_OUTPUT_ADDR_DIFF_ELT(STREAM, BODY, VALUE, REL) \
  fprintf(STREAM, "\t.word .L%d-.L%d\n", VALUE, REL)

#define ASM_OUTPUT_ADDR_VEC_ELT(STREAM, VALUE) \
  fprintf(STREAM, "\t.word .L%d\n", VALUE)


/*------------------------------
Assembler Commands for Alignment
------------------------------*/

#define ASM_OUTPUT_ALIGN(STREAM, POWER) \
  fprintf((STREAM), "\t.p2align %d\n", (POWER))

#define ASM_OUTPUT_MAX_SKIP_ALIGN(STREAM, POWER, MAX_SKIP) \
  fprintf((STREAM), "\t.p2align %d,,%d\n", (POWER), (MAX_SKIP))

#define ASM_OUTPUT_SUBSECTION(STREAM, POWER) \
  fprintf((STREAM), "\t.subsection -%d\n", (POWER))

/*----------------------
Miscellaneous Parameters
----------------------*/

#if GCC_3_4_6
#define PREDICATE_CODES                                                     \
  {"gr_register_operand",         {REG, SUBREG}},                           \
  {"pr_register_operand",         {REG, SUBREG}},                           \
  {"nongr_register_operand",      {REG, SUBREG}},                           \
  {"splattable_vector",           {REG, SUBREG}},                           \
  {"indirect_memory_operand",     {MEM}},                                   \
  {"call_target_operand",         {SYMBOL_REF, REG, SUBREG}},               \
  {"sdata_symbolic_operand",      {SYMBOL_REF, CONST}},                     \
  {"s16_const_int_operand",       {CONST_INT}},                             \
  {"s12_const_int_operand",       {CONST_INT}},                             \
  {"s10_const_int_operand",       {CONST_INT}},                             \
  {"s8_const_int_operand",        {CONST_INT}},                             \
  {"u9_const_int_operand",        {CONST_INT}},                             \
  {"u8_const_int_operand",        {CONST_INT}},                             \
  {"u7_const_int_operand",        {CONST_INT}},                             \
  {"u6_const_int_operand",        {CONST_INT}},                             \
  {"u5_const_int_operand",        {CONST_INT}},                             \
  {"u3_const_int_operand",        {CONST_INT}},                             \
  {"u2_const_int_operand",        {CONST_INT}},                             \
  {"u1_const_int_operand",        {CONST_INT}},                             \
  {"zero_constant",               {CONST_INT, CONST_DOUBLE, CONST_VECTOR}}, \
  {"m9_const_int_operand",        {CONST_INT}},                             \
  {"power_of_two_operand",        {CONST_INT}},                             \
  {"addasl_const_int_operand",    {CONST_INT}},                             \
  {"immediate_not_s16_operand",   {CONST_INT, CONST_DOUBLE, CONST_VECTOR,   \
                                   CONST, LABEL_REF, SYMBOL_REF}},          \
  {"nongr_reg_or_memory_operand", {REG, SUBREG, MEM}},                      \
  {"conditional_dest_operand",    {REG, SUBREG, MEM}},                      \
  {"conditional_add_operand",     {REG, SUBREG, CONST_INT}},                \
  {"conditional_src_operand",     {REG, SUBREG, MEM, CONST_INT}},           \
  {"predicate_operator",          {NE, EQ}},
#endif /* GCC_3_4_6 */

#define CASE_VECTOR_MODE Pmode

/* ??? smaller? */
/*#define CASE_VALUES_THRESHOLD*/

#define WORD_REGISTER_OPERATIONS 1

/* ??? maybe? */
/*#define SHORT_IMMEDIATES_SIGN_EXTEND*/

#define MOVE_MAX 8

#define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1

#if !GCC_3_4_6
/* ??? const1_rtx? */
/*#define VECTOR_STORE_FLAG_VALUE(MODE)*/
#endif /* !GCC_3_4_6 */

#define CLZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) ((VALUE) = 32)

#define CTZ_DEFINED_VALUE_AT_ZERO(MODE, VALUE) ((VALUE) = 32)

#define Pmode SImode

#define FUNCTION_MODE HImode

/* ??? play with this? */
/*#define MAX_CONDITIONAL_EXECUTE*/


/*------------
QDSP6 specific
------------*/

/* Don't include this section in code that is not part of GCC. */
#ifndef USED_FOR_TARGET

/* wrapper for QDSP6 specific changes outside the back-end */
#define TARGET_QDSP6

/* option handling code */
enum qdsp6_architecture {
  QDSP6_ARCH_V1,
  QDSP6_ARCH_V2,
  QDSP6_ARCH_V3,
  NUM_QDSP6_ARCH,
  QDSP6_ARCH_UNSPECIFIED
};

extern enum qdsp6_architecture qdsp6_arch;
#if GCC_3_4_6
extern const char *qdsp6_arch_string;
#endif /* GCC_3_4_6 */

#define QDSP6_FEAT_V1 (1 << QDSP6_ARCH_V1)
#define QDSP6_FEAT_V2 (1 << QDSP6_ARCH_V2)
#define QDSP6_FEAT_V3 (1 << QDSP6_ARCH_V3)

extern int qdsp6_features;

#define TARGET_V1_FEATURES ((qdsp6_features & QDSP6_FEAT_V1) != 0)
#define TARGET_V2_FEATURES ((qdsp6_features & QDSP6_FEAT_V2) != 0)
#define TARGET_V3_FEATURES ((qdsp6_features & QDSP6_FEAT_V3) != 0)

struct qdsp6_arch_table_entry {
  const char *const name;
  const enum qdsp6_architecture arch;
  const int features;
};

#define QDSP6_ARCH_TABLE_INITIALIZER \
  { \
    {"qdsp6v1", QDSP6_ARCH_V1, QDSP6_FEAT_V1}, \
    {"qdsp6v2", QDSP6_ARCH_V2, QDSP6_FEAT_V1 | QDSP6_FEAT_V2}, \
    {"qdsp6v3", QDSP6_ARCH_V3, QDSP6_FEAT_V1 | QDSP6_FEAT_V2 | QDSP6_FEAT_V3} \
  }

#if GCC_3_4_6
#define QDSP6_ARCH_DEFAULT_STRING "qdsp6v2"
#else /* !GCC_3_4_6 */
#define QDSP6_ARCH_TABLE_DEFAULT_INDEX 1
#endif /* !GCC_3_4_6 */

enum qdsp6_abi {
  QDSP6_ABI_1,
  QDSP6_ABI_2,
  NUM_QDSP6_ABI,
  QDSP6_ABI_UNSPECIFIED
};

extern enum qdsp6_abi qdsp6_abi;
#if GCC_3_4_6
extern const char *qdsp6_abi_string;
#endif /* GCC_3_4_6 */

struct qdsp6_abi_table_entry {
  const char *const name;
  const enum qdsp6_abi abi;
};

#define QDSP6_ABI_TABLE_INITIALIZER \
  { \
    {"abi1", QDSP6_ABI_1}, \
    {"abi2", QDSP6_ABI_2} \
  }

#define QDSP6_ABI_TABLE_DEFAULT_INDEX 0

#if GCC_3_4_6
extern const char *qdsp6_oslib_string;
#endif /* GCC_3_4_6 */

enum qdsp6_falign {
  QDSP6_NO_FALIGN,
  QDSP6_FALIGN_LOOPS,
  QDSP6_FALIGN_LABELS,
  QDSP6_FALIGN_UNSPECIFIED
};

extern bool qdsp6_dual_memory_accesses;

#define TARGET_CONST32 \
  (TARGET_V2_FEATURES && TARGET_LITERAL_POOL \
   && g_switch_value >= UNITS_PER_WORD)
#define TARGET_CONST64 \
  (TARGET_V2_FEATURES && TARGET_LITERAL_POOL \
   && g_switch_value >= 2 * UNITS_PER_WORD)

/* ranges for the various kinds of registers */
#define G_REGNO_P(REGNO) (IN_RANGE ((REGNO), 0, 31))
#define PO_REGNO_P(REGNO) (IN_RANGE ((REGNO), 32, 35))
#define PN_REGNO_P(REGNO) (IN_RANGE ((REGNO), 36, 39))
#define P_REGNO_P(REGNO) (IN_RANGE ((REGNO), 32, 39))
#define C_REGNO_P(REGNO) (IN_RANGE ((REGNO), 40, 47))

#define G_REG_P(RTX) (REG_P (RTX) && G_REGNO_P (REGNO (RTX)))
#define PO_REG_P(RTX) (REG_P (RTX) && PO_REGNO_P (REGNO (RTX)))
#define PN_REG_P(RTX) (REG_P (RTX) && PN_REGNO_P (REGNO (RTX)))
#define P_REG_P(RTX) (REG_P (RTX) && P_REGNO_P (REGNO (RTX)))
#define C_REG_P(RTX) (REG_P (RTX) && C_REGNO_P (REGNO (RTX)))

#define G_REG(REGNO) ((REGNO) + 0)
#define P_REG(REGNO) ((REGNO) + 32)

#define DOT_NEW_OFFSET (P0_DOT_NEW_REGNUM - P0_REGNUM)

/* Fixed register assignments: */

/* The register that contains the result of a function call. */
#define RETURN_VALUE_REGNUM 0

/* The first register that can contain the arguments to a function. */
#define FIRST_ARG_REGNUM 0

/* The number of register assigned to holding function arguments. */
#define QDSP6_NUM_ARG_REGS 6

/* The maximum number of instructions allowed in a packet */
#define QDSP6_MAX_INSNS_PER_PACKET 6

/* If cross-compiling, don't require stdio.h etc to build libgcc.a. */
#if defined CROSS_COMPILE && ! defined inhibit_libc
#define inhibit_libc
#endif

enum qdsp6_builtins {
#define BUILTIN_INFO(TAG, TYPE, NARGS) QDSP6_BUILTIN_##TAG,
#include "builtins.def"
#include "manual_builtins.def"
#undef BUILTIN_INFO
  QDSP6_BUILTIN_NONEXISTANT_THING_TO_SHUT_UP_GCC_WARNING
};

/* Structure to be filled in by qdsp6_compute_frame_info() with sizes of various
   parts of the stack frame and which registers need to be saved in the prologue
   and restored in the epilogue for the current function. */
struct qdsp6_frame_info GTY(()) {
  unsigned HOST_WIDE_INT total_size; /* # bytes in the entire frame */
  unsigned HOST_WIDE_INT frame_size; /* # bytes in the frame excluding LR:FP */
  unsigned HOST_WIDE_INT var_size;   /* # bytes for locals and spills */
  unsigned HOST_WIDE_INT args_size;  /* # bytes for outgoing arguments */
  unsigned HOST_WIDE_INT reg_size;   /* # bytes for callee save registers */
  unsigned HOST_WIDE_INT lrfp_size;  /* # bytes for LR:FP */
  unsigned int saved_pairs[FIRST_PSEUDO_REGISTER / 2];
  unsigned int num_saved_pairs;
  unsigned int saved_singles[FIRST_PSEUDO_REGISTER];
  unsigned int num_saved_singles;
  /* argument to allocframe */
  unsigned HOST_WIDE_INT allocframe_size;
  /* # bytes to decrement SP after or instead of using allocframe */
  unsigned HOST_WIDE_INT sp_adjustment;
  /* register used to address the callee-save register save of the frame */
  rtx base_reg;
  /* offset from base_reg to the callee-save register area of the frame */
  HOST_WIDE_INT offset;
  /* function to implement a common prologue sequence */
  int prologue_function;
  /* number of callee-save register pairs saved by that function */
  unsigned int num_function_saved_pairs;
  /* function to implement a common epilogue sequence */
  int epilogue_function;
  /* number of callee-save register pairs restored by that function */
  unsigned int num_function_restored_pairs;
  /* function to implement a common sibcall epilogue sequence */
  int sibcall_epilogue_function;
  /* number of callee-save register pairs restored by that function */
  unsigned int num_sibcall_function_restored_pairs;
  bool computed;  /* true if frame info has already been computed */
};

struct qdsp6_final_info GTY(()) {
  /* the operands of the current instruction */
  rtx * GTY ((skip)) insn_ops;
  /* whether the current insn starts a packet */
  bool start_packet;
  /* whether the current insn ends a packet */
  bool end_packet;
  /* whether the current packet ends a hardware loop */
  int endloop;
  /* the label at the start of an inner hardware loop */
  rtx endloop0_label;
  /* whether the current insn should be printed */
  bool print_insn;
  /* whether the current insn should be indented */
  bool indent_insn;
  int insns_left_in_packet;
  bool form_packet;
  bool dot_new_predicate_p;
  bool dot_new_gpr_p;
};

struct machine_function GTY(()) {
  struct qdsp6_frame_info frame_info;
  struct qdsp6_final_info final_info;
  rtx compare_op0;
  rtx compare_op1;
  int calls_builtin_return_address;
  int has_hardware_loops;
};
#endif /* !USED_FOR_TARGET */

#endif /* !GCC_QDSP6_H */
