From 374fc88cecb3a7733c15fc7bd020cccd13c7eec7 Mon Sep 17 00:00:00 2001
From: hienhuynh <hien.huynh.px@renesas.com>
Date: Tue, 23 Jun 2020 20:59:32 +0700
Subject: [PATCH 5/5] renesas: rzg: add support HiHope Rev3 and 4 Board

Signed-off-by: hienhuynh <hien.huynh.px@renesas.com>
---
 drivers/renesas/rzg/board/board.c                  | 52 ++++++++++++++++++++--
 .../renesas/rzg/ddr/ddr_b/boot_init_dram_config.c  | 15 ++++++-
 drivers/renesas/rzg/pfc/G2H/pfc_init_h3_v2.c       |  3 +-
 drivers/renesas/rzg/pfc/G2M/pfc_init_m3.c          |  3 +-
 drivers/renesas/rzg/pfc/G2N/pfc_init_m3n.c         |  3 +-
 5 files changed, 65 insertions(+), 11 deletions(-)

diff --git a/drivers/renesas/rzg/board/board.c b/drivers/renesas/rzg/board/board.c
index 9b9fdc6..f933269 100644
--- a/drivers/renesas/rzg/board/board.c
+++ b/drivers/renesas/rzg/board/board.c
@@ -10,6 +10,8 @@
 #include <lib/utils_def.h>
 
 #include <iic_dvfs.h>
+#include <lib/mmio.h>
+#include "rcar_def.h"
 
 #include "board.h"
 
@@ -30,6 +32,11 @@
 #define BOARD_CODE_SHIFT	(0x03)
 #define BOARD_ID_UNKNOWN	(0xFF)
 
+#define		GPIO_INDT5	0xE605500C
+#define		GP5_19_BIT	(0x01 << 19)
+#define		GP5_21_BIT	(0x01 << 21)
+#define		GP5_25_BIT	(0x01 << 25)
+
 #define SXS_ID	{ 0x10U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
 #define SX_ID	{ 0x10U, 0x11U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
 #define SKP_ID	{ 0x10U, 0x10U, 0x20U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
@@ -40,7 +47,7 @@
 #define EA_ID	{ 0x10U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
 #define KK_ID	{ 0x10U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
 #define HM_ID	{ 0x10U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
-#define HN_ID	{ 0x10U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
+#define HN_ID	{ 0x20U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
 #define HH_ID	{ 0x10U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
 #define EK_ID	{ 0x10U, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU }
 
@@ -75,11 +82,19 @@ int32_t rcar_get_board_type(uint32_t *type, uint32_t *rev)
 		[BOARD_EAGLE] = EA_ID,
 		[BOARD_KRIEK] = KK_ID,
 		[BOARD_HIHOPE_RZG2M] = HM_ID,
-		[BOARD_HIHOPE_RZG2M] = HN_ID,
+		[BOARD_HIHOPE_RZG2N] = HN_ID,
 		[BOARD_HIHOPE_RZG2H] = HH_ID,
 		[BOARD_EK874] = EK_ID,
 	};
 	static uint8_t board_id = BOARD_ID_UNKNOWN;
+#if (RZG_HIHOPE_RZG2H)
+	uint32_t boardInfo;
+#else /* RZG_HIHOPE_RZG2H */
+	uint32_t read_rev;
+#endif /* RZG_HIHOPE_RZG2H */
+#if (RZG_HIHOPE_RZG2N) | (RZG_HIHOPE_RZG2M)
+	uint32_t reg, boardInfo;
+#endif /* RZG_HIHOPE_RZG2N | RZG_HIHOPE_RZG2M */
 
 	if (board_id != BOARD_ID_UNKNOWN)
 		goto get_type;
@@ -107,7 +122,36 @@ get_type:
 		return ret;
 	}
 
-	*rev = board_tbl[*type][(uint8_t) (board_id & BOARD_REV_MASK)];
-
+#if (RZG_HIHOPE_RZG2M)
+	reg = mmio_read_32(RCAR_PRR);
+	if (RCAR_M3_CUT_VER11 == (reg & PRR_CUT_MASK))
+	{
+		read_rev = (uint8_t)(board_id & BOARD_REV_MASK);
+		*rev = board_tbl[*type][read_rev];
+	}
+	else
+	{
+		boardInfo = mmio_read_32(GPIO_INDT5) & (GP5_19_BIT |GP5_21_BIT);
+		*rev = (((boardInfo & GP5_19_BIT) >> 14) | ((boardInfo & GP5_21_BIT) >> 17)) + 0x30;
+	}
+#elif (RZG_HIHOPE_RZG2N)
+	reg = mmio_read_32(GPIO_INDT5);
+	if (reg & GP5_25_BIT)
+	{
+		read_rev = (uint8_t)(board_id & BOARD_REV_MASK);
+		*rev = board_tbl[*type][read_rev];
+	}
+	else
+	{
+		boardInfo = reg & (GP5_19_BIT |GP5_21_BIT);
+		*rev = (((boardInfo & GP5_19_BIT) >> 14) | ((boardInfo & GP5_21_BIT) >> 17)) + 0x30;
+	}
+#elif (RZG_HIHOPE_RZG2H)
+	boardInfo = mmio_read_32(GPIO_INDT5) & (GP5_19_BIT |GP5_21_BIT);
+	*rev = (((boardInfo & GP5_19_BIT) >> 14) | ((boardInfo & GP5_21_BIT) >> 17)) + 0x30;
+#else
+	read_rev = (uint8_t)(board_id & BOARD_REV_MASK);
+	*rev = board_tbl[*type][read_rev];
+#endif
 	return ret;
 }
diff --git a/drivers/renesas/rzg/ddr/ddr_b/boot_init_dram_config.c b/drivers/renesas/rzg/ddr/ddr_b/boot_init_dram_config.c
index 4d51cb1..b546ead 100644
--- a/drivers/renesas/rzg/ddr/ddr_b/boot_init_dram_config.c
+++ b/drivers/renesas/rzg/ddr/ddr_b/boot_init_dram_config.c
@@ -2021,17 +2021,30 @@ static uint32_t opencheck_SSI_WS6(void)
 
 #endif
 
+#if (RZG_HIHOPE_RZG2M) // RZG_HIHOPE_RZG2M
+#define		LPDDR4_2RANK	(0x01 << 25)
+#endif
+
 static uint32_t _board_judge(void)
 {
 	uint32_t brd;
 #if (RZG_HIHOPE_RZG2M) // RZG_HIHOPE_RZG2M
 	uint32_t reg;
+	uint32_t boardInfo;
 
 	reg = mmio_read_32(PRR);
 
 	if (RCAR_M3_CUT_VER11 != (reg & PRR_CUT_MASK))
 	{
-		return (22);
+		boardInfo = mmio_read_32(GPIO_INDT5);
+		if (boardInfo & LPDDR4_2RANK)
+		{
+			return (23);
+		}
+		else
+		{
+			return (22);
+		}
 	}
 	else
 	{
diff --git a/drivers/renesas/rzg/pfc/G2H/pfc_init_h3_v2.c b/drivers/renesas/rzg/pfc/G2H/pfc_init_h3_v2.c
index a54b14b..0f2b15b 100644
--- a/drivers/renesas/rzg/pfc/G2H/pfc_init_h3_v2.c
+++ b/drivers/renesas/rzg/pfc/G2H/pfc_init_h3_v2.c
@@ -821,8 +821,7 @@ void pfc_init_h3_v2(void)
 		      | GPSR2_IRQ2
 		      | GPSR2_IRQ1
 		      | GPSR2_IRQ0);
-	pfc_reg_write(PFC_GPSR3, GPSR3_SD0_WP
-		      | GPSR3_SD0_CD
+	pfc_reg_write(PFC_GPSR3, GPSR3_SD0_CD
 		      | GPSR3_SD1_DAT3
 		      | GPSR3_SD1_DAT2
 		      | GPSR3_SD1_DAT1
diff --git a/drivers/renesas/rzg/pfc/G2M/pfc_init_m3.c b/drivers/renesas/rzg/pfc/G2M/pfc_init_m3.c
index 2c5a63a..b87bced 100644
--- a/drivers/renesas/rzg/pfc/G2M/pfc_init_m3.c
+++ b/drivers/renesas/rzg/pfc/G2M/pfc_init_m3.c
@@ -927,8 +927,7 @@ void pfc_init_m3(void)
 		      | GPSR2_IRQ2
 		      | GPSR2_IRQ1
 		      | GPSR2_IRQ0);
-	pfc_reg_write(PFC_GPSR3, GPSR3_SD0_WP
-		      | GPSR3_SD0_CD
+	pfc_reg_write(PFC_GPSR3, GPSR3_SD0_CD
 		      | GPSR3_SD1_DAT3
 		      | GPSR3_SD1_DAT2
 		      | GPSR3_SD1_DAT1
diff --git a/drivers/renesas/rzg/pfc/G2N/pfc_init_m3n.c b/drivers/renesas/rzg/pfc/G2N/pfc_init_m3n.c
index 3896ee0..53a7698 100644
--- a/drivers/renesas/rzg/pfc/G2N/pfc_init_m3n.c
+++ b/drivers/renesas/rzg/pfc/G2N/pfc_init_m3n.c
@@ -834,8 +834,7 @@ void pfc_init_m3n(void)
 		      | GPSR2_IRQ2
 		      | GPSR2_IRQ1
 		      | GPSR2_IRQ0);
-	pfc_reg_write(PFC_GPSR3, GPSR3_SD0_WP
-		      | GPSR3_SD0_CD
+	pfc_reg_write(PFC_GPSR3, GPSR3_SD0_CD
 		      | GPSR3_SD1_DAT3
 		      | GPSR3_SD1_DAT2
 		      | GPSR3_SD1_DAT1
-- 
2.7.4

