#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff5.Q[0] (dffsre at (7,1) clocked by clock0)
Endpoint  : out:ff5.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff5.C[0] (dffsre at (7,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff5.Q[0] (dffsre at (7,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:33219 side:RIGHT (7,1))                                  0.000     2.951
| (CHANY:1135856 L4 length:3 (7,1)->(7,4))                       0.120     3.071
| (CHANY:1136056 L4 length:3 (7,3)->(7,6))                       0.120     3.191
| (CHANX:741790 L4 length:3 (8,4)->(11,4))                       0.120     3.311
| (CHANY:1155327 L4 length:3 (11,4)->(11,1))                     0.120     3.431
| (CHANX:719188 L4 length:3 (12,0)->(15,0))                      0.120     3.551
| (CHANY:1169868 L4 length:3 (14,1)->(14,4))                     0.120     3.671
| (CHANX:736560 L4 length:3 (15,3)->(18,3))                      0.120     3.791
| (CHANX:736776 L4 length:3 (18,3)->(21,3))                      0.120     3.911
| (CHANY:1199304 L4 length:3 (20,4)->(20,7))                     0.120     4.031
| (CHANX:754164 L4 length:3 (21,6)->(24,6))                      0.120     4.151
| (CHANY:1214100 L4 length:3 (23,7)->(23,10))                    0.120     4.271
| (CHANY:1214316 L4 length:3 (23,10)->(23,13))                   0.120     4.391
| (CHANY:1214532 L4 length:3 (23,13)->(23,16))                   0.120     4.511
| (CHANY:1214748 L4 length:3 (23,16)->(23,19))                   0.120     4.631
| (CHANY:1214964 L4 length:3 (23,19)->(23,22))                   0.120     4.751
| (CHANY:1215180 L4 length:3 (23,22)->(23,25))                   0.120     4.871
| (CHANY:1215396 L4 length:3 (23,25)->(23,28))                   0.120     4.991
| (CHANY:1215612 L4 length:3 (23,28)->(23,31))                   0.120     5.111
| (CHANY:1215828 L4 length:3 (23,31)->(23,34))                   0.120     5.231
| (CHANY:1216044 L4 length:3 (23,34)->(23,37))                   0.120     5.351
| (CHANY:1216260 L4 length:3 (23,37)->(23,40))                   0.120     5.471
| (CHANY:1216476 L4 length:3 (23,40)->(23,43))                   0.120     5.591
| (CHANX:960444 L4 length:3 (24,42)->(27,42))                    0.120     5.711
| (CHANX:960660 L4 length:3 (27,42)->(30,42))                    0.120     5.831
| (CHANX:960876 L4 length:3 (30,42)->(33,42))                    0.120     5.951
| (CHANX:961092 L4 length:3 (33,42)->(36,42))                    0.120     6.071
| (CHANX:961308 L4 length:3 (36,42)->(39,42))                    0.120     6.191
| (CHANX:961524 L4 length:3 (39,42)->(42,42))                    0.120     6.311
| (CHANX:961740 L4 length:3 (42,42)->(45,42))                    0.120     6.431
| (CHANX:961956 L4 length:3 (45,42)->(48,42))                    0.120     6.551
| (CHANX:962172 L4 length:3 (48,42)->(51,42))                    0.120     6.671
| (CHANX:962388 L4 length:3 (51,42)->(54,42))                    0.120     6.791
| (CHANX:962604 L4 length:3 (54,42)->(57,42))                    0.120     6.911
| (CHANX:962820 L4 length:3 (57,42)->(60,42))                    0.120     7.031
| (CHANX:963036 L4 length:3 (60,42)->(63,42))                    0.120     7.151
| (CHANX:963252 L4 length:3 (63,42)->(66,42))                    0.120     7.271
| (CHANX:963468 L4 length:3 (66,42)->(69,42))                    0.120     7.391
| (CHANX:963684 L4 length:3 (69,42)->(72,42))                    0.120     7.511
| (CHANY:1449972 L4 length:3 (71,43)->(71,46))                   0.120     7.631
| (CHANY:1450188 L4 length:3 (71,46)->(71,49))                   0.120     7.751
| (CHANY:1450404 L4 length:3 (71,49)->(71,52))                   0.120     7.871
| (CHANY:1450620 L4 length:3 (71,52)->(71,55))                   0.120     7.991
| (CHANY:1450836 L4 length:3 (71,55)->(71,58))                   0.120     8.111
| (CHANY:1451052 L4 length:3 (71,58)->(71,61))                   0.120     8.231
| (CHANY:1451268 L4 length:3 (71,61)->(71,64))                   0.120     8.351
| (CHANX:1078378 L4 length:3 (72,62)->(75,62))                   0.120     8.471
| (CHANX:1078590 L4 length:3 (75,62)->(78,62))                   0.120     8.591
| (CHANY:1485442 L4 length:3 (78,63)->(78,66))                   0.120     8.711
| (IPIN:686980 side:LEFT (79,66))                                0.164     8.875
| (intra 'io' routing)                                           0.118     8.992
out:ff5.outpad[0] (.output at (79,66))                           0.000     8.992
data arrival time                                                          8.992

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -8.992
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.192


#Path 2
Startpoint: ff4.Q[0] (dffsre at (5,1) clocked by clock0)
Endpoint  : ff5.D[0] (dffsre at (7,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff4.C[0] (dffsre at (5,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff4.Q[0] (dffsre at (5,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:32287 side:RIGHT (5,1))                                  0.000     2.951
| (CHANY:1126065 L4 length:0 (5,1)->(5,1))                       0.120     3.071
| (CHANX:718726 L4 length:3 (6,0)->(9,0))                        0.120     3.191
| (CHANY:1135756 L1 length:0 (7,1)->(7,1))                       0.108     3.299
| (IPIN:33252 side:RIGHT (7,1))                                  0.164     3.463
| (intra 'clb' routing)                                          0.378     3.841
ff5.D[0] (dffsre at (7,1))                                       0.000     3.841
data arrival time                                                          3.841

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff5.C[0] (dffsre at (7,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.841
--------------------------------------------------------------------------------
slack (MET)                                                                4.995


#Path 3
Startpoint: ff2.Q[0] (dffsre at (2,1) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (4,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (2,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (2,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:31781 side:RIGHT (2,1))                                  0.000     2.951
| (CHANY:1111485 L4 length:0 (2,1)->(2,1))                       0.120     3.071
| (CHANX:718510 L4 length:3 (3,0)->(6,0))                        0.120     3.191
| (CHANY:1121176 L1 length:0 (4,1)->(4,1))                       0.108     3.299
| (IPIN:32200 side:RIGHT (4,1))                                  0.164     3.463
| (intra 'clb' routing)                                          0.378     3.841
ff3.D[0] (dffsre at (4,1))                                       0.000     3.841
data arrival time                                                          3.841

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff3.C[0] (dffsre at (4,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.841
--------------------------------------------------------------------------------
slack (MET)                                                                4.995


#Path 4
Startpoint: ff3.Q[0] (dffsre at (4,1) clocked by clock0)
Endpoint  : ff4.D[0] (dffsre at (5,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff3.C[0] (dffsre at (4,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff3.Q[0] (dffsre at (4,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:32167 side:RIGHT (4,1))                                  0.000     2.951
| (CHANY:1121258 L4 length:0 (4,1)->(4,1))                       0.120     3.071
| (CHANX:724360 L1 length:0 (5,1)->(5,1))                        0.108     3.179
| (CHANY:1126047 L1 length:0 (5,1)->(5,1))                       0.108     3.287
| (IPIN:32325 side:RIGHT (5,1))                                  0.164     3.451
| (intra 'clb' routing)                                          0.378     3.829
ff4.D[0] (dffsre at (5,1))                                       0.000     3.829
data arrival time                                                          3.829

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff4.C[0] (dffsre at (5,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.829
--------------------------------------------------------------------------------
slack (MET)                                                                5.007


#Path 5
Startpoint: ff1.Q[0] (dffsre at (1,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (2,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing:global net)                               0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (1,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (1,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (OPIN:31661 side:RIGHT (1,1))                                  0.000     2.951
| (CHANY:1106606 L1 length:0 (1,1)->(1,1))                       0.108     3.059
| (CHANX:724174 L4 length:3 (2,1)->(5,1))                        0.120     3.179
| (IPIN:31789 side:TOP (2,1))                                    0.164     3.343
| (intra 'clb' routing)                                          0.378     3.721
ff2.D[0] (dffsre at (2,1))                                       0.000     3.721
data arrival time                                                          3.721

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (2,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.721
--------------------------------------------------------------------------------
slack (MET)                                                                5.115


#Path 6
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (4,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst2.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (OPIN:3014 side:TOP (8,0))                                                                                                                                                                                                           0.000     1.099
| (CHANX:718657 L4 length:3 (8,0)->(5,0))                                                                                                                                                                                              0.120     1.219
| (CHANY:1121206 L4 length:2 (4,1)->(4,3))                                                                                                                                                                                             0.120     1.339
| (CHANX:724271 L1 length:0 (4,1)->(4,1))                                                                                                                                                                                              0.108     1.447
| (IPIN:32172 side:TOP (4,1))                                                                                                                                                                                                          0.164     1.611
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.819
$abc$438$techmap$techmap426$abc$271$auto$blifparse.cc:362:parse_blif$272.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.in[0] (.names at (4,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.889
$abc$438$techmap$techmap426$abc$271$auto$blifparse.cc:362:parse_blif$272.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.out[0] (.names at (4,1))                       0.000     1.889
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     2.038
| (OPIN:32157 side:TOP (4,1))                                                                                                                                                                                                          0.000     2.038
| (CHANX:724289 L1 length:0 (4,1)->(4,1))                                                                                                                                                                                              0.108     2.146
| (CHANY:1116506 L1 length:0 (3,2)->(3,2))                                                                                                                                                                                             0.108     2.254
| (CHANX:730042 L4 length:3 (4,2)->(7,2))                                                                                                                                                                                              0.120     2.374
| (CHANY:1121231 L4 length:1 (4,2)->(4,1))                                                                                                                                                                                             0.120     2.494
| (IPIN:32217 side:RIGHT (4,1))                                                                                                                                                                                                        0.164     2.657
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.678
ff3.R[0] (dffsre at (4,1))                                                                                                                                                                                                             0.000     2.678
data arrival time                                                                                                                                                                                                                                2.678

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff3.C[0] (dffsre at (4,1))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.678
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.309


#Path 7
Startpoint: rst3.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff4.R[0] (dffsre at (5,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst3.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (OPIN:3032 side:TOP (8,0))                                                                                                                                                                                                           0.000     1.099
| (CHANX:718663 L4 length:3 (8,0)->(5,0))                                                                                                                                                                                              0.120     1.219
| (CHANY:1126062 L1 length:0 (5,1)->(5,1))                                                                                                                                                                                             0.108     1.327
| (CHANX:724161 L4 length:3 (5,1)->(2,1))                                                                                                                                                                                              0.120     1.447
| (IPIN:32291 side:TOP (5,1))                                                                                                                                                                                                          0.164     1.611
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.819
$abc$438$techmap$techmap427$abc$267$auto$blifparse.cc:362:parse_blif$268.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.in[0] (.names at (5,1))                        0.000     1.819
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.889
$abc$438$techmap$techmap427$abc$267$auto$blifparse.cc:362:parse_blif$268.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.out[0] (.names at (5,1))                       0.000     1.889
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     2.038
| (OPIN:32277 side:TOP (5,1))                                                                                                                                                                                                          0.000     2.038
| (CHANX:724361 L1 length:0 (5,1)->(5,1))                                                                                                                                                                                              0.108     2.146
| (CHANY:1121366 L1 length:0 (4,2)->(4,2))                                                                                                                                                                                             0.108     2.254
| (CHANX:730114 L4 length:3 (5,2)->(8,2))                                                                                                                                                                                              0.120     2.374
| (CHANY:1126091 L4 length:1 (5,2)->(5,1))                                                                                                                                                                                             0.120     2.494
| (IPIN:32337 side:RIGHT (5,1))                                                                                                                                                                                                        0.164     2.657
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.678
ff4.R[0] (dffsre at (5,1))                                                                                                                                                                                                             0.000     2.678
data arrival time                                                                                                                                                                                                                                2.678

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff4.C[0] (dffsre at (5,1))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.678
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.309


#Path 8
Startpoint: rst4.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff5.R[0] (dffsre at (7,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst4.inpad[0] (.input at (9,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (OPIN:3434 side:TOP (9,0))                                                                                                                                                                                                           0.000     1.099
| (CHANX:718725 L4 length:3 (9,0)->(6,0))                                                                                                                                                                                              0.120     1.219
| (CHANY:1135750 L1 length:0 (7,1)->(7,1))                                                                                                                                                                                             0.108     1.327
| (CHANX:724489 L1 length:0 (7,1)->(7,1))                                                                                                                                                                                              0.108     1.435
| (IPIN:33225 side:TOP (7,1))                                                                                                                                                                                                          0.164     1.599
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.807
$abc$438$techmap$techmap428$abc$263$auto$blifparse.cc:362:parse_blif$264.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.in[0] (.names at (7,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.877
$abc$438$techmap$techmap428$abc$263$auto$blifparse.cc:362:parse_blif$264.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$362_Y.out[0] (.names at (7,1))                       0.000     1.877
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     2.026
| (OPIN:33209 side:TOP (7,1))                                                                                                                                                                                                          0.000     2.026
| (CHANX:724505 L1 length:0 (7,1)->(7,1))                                                                                                                                                                                              0.108     2.134
| (CHANY:1131086 L1 length:0 (6,2)->(6,2))                                                                                                                                                                                             0.108     2.242
| (CHANX:730258 L4 length:3 (7,2)->(10,2))                                                                                                                                                                                             0.120     2.362
| (CHANY:1135811 L4 length:1 (7,2)->(7,1))                                                                                                                                                                                             0.120     2.482
| (IPIN:33269 side:RIGHT (7,1))                                                                                                                                                                                                        0.164     2.645
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.666
ff5.R[0] (dffsre at (7,1))                                                                                                                                                                                                             0.000     2.666
data arrival time                                                                                                                                                                                                                                2.666

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing:global net)                                                                                                                                                                                                     0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff5.C[0] (dffsre at (7,1))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.666
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.321


#Path 9
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (2,1) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                    0.000     1.000
| (intra 'io' routing)                                                                             0.099     1.099
| (OPIN:2624 side:TOP (7,0))                                                                       0.000     1.099
| (CHANX:718607 L4 length:3 (7,0)->(4,0))                                                          0.120     1.219
| (CHANY:1121250 L4 length:0 (4,1)->(4,1))                                                         0.120     1.339
| (CHANX:724035 L4 length:3 (4,1)->(1,1))                                                          0.120     1.459
| (IPIN:31676 side:TOP (1,1))                                                                      0.164     1.623
| (intra 'clb' routing)                                                                            0.208     1.831
$abc$438$auto$simplemap.cc:333:simplemap_lut$429[1].in[0] (.names at (1,1))                        0.000     1.831
| (primitive '.names' combinational delay)                                                         0.120     1.951
$abc$438$auto$simplemap.cc:333:simplemap_lut$429[1].out[0] (.names at (1,1))                       0.000     1.951
| (intra 'clb' routing)                                                                            0.149     2.100
| (OPIN:31660 side:RIGHT (1,1))                                                                    0.000     2.100
| (CHANY:1106730 L4 length:2 (1,1)->(1,3))                                                         0.120     2.220
| (CHANX:724132 L1 length:0 (2,1)->(2,1))                                                          0.108     2.328
| (CHANY:1111455 L1 length:0 (2,1)->(2,1))                                                         0.108     2.436
| (IPIN:31831 side:RIGHT (2,1))                                                                    0.164     2.599
| (intra 'clb' routing)                                                                            0.020     2.620
ff2.R[0] (dffsre at (2,1))                                                                         0.000     2.620
data arrival time                                                                                            2.620

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing:global net)                                                                 0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
ff2.C[0] (dffsre at (2,1))                                                                         0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                    0.087     8.986
data required time                                                                                           8.986
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.986
data arrival time                                                                                           -2.620
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  6.367


#Path 10
Startpoint: start.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (1,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (9,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (OPIN:3402 side:TOP (9,0))                                     0.000     1.099
| (CHANX:718741 L4 length:3 (9,0)->(6,0))                        0.120     1.219
| (CHANX:718525 L4 length:3 (6,0)->(3,0))                        0.120     1.339
| (CHANY:1121218 L4 length:0 (4,1)->(4,1))                       0.120     1.459
| (CHANX:724003 L4 length:3 (4,1)->(1,1))                        0.120     1.579
| (IPIN:31668 side:TOP (1,1))                                    0.164     1.743
| (intra 'clb' routing)                                          0.208     1.951
$abc$279$li0_li0.in[0] (.names at (1,1))                         0.000     1.951
| (primitive '.names' combinational delay)                       0.280     2.231
$abc$279$li0_li0.out[0] (.names at (1,1))                        0.000     2.231
| (intra 'clb' routing)                                          0.000     2.231
ff1.D[0] (dffsre at (1,1))                                       0.000     2.231
data arrival time                                                          2.231

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing:global net)                               0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (1,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.231
--------------------------------------------------------------------------------
slack (MET)                                                                6.605


#End of timing report
